;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 18-Mar-16 11:23:35 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x13F10000  	5105
0x0008	0x138D0000  	5005
0x000C	0x138D0000  	5005
0x0010	0x138D0000  	5005
0x0014	0x138D0000  	5005
0x0018	0x138D0000  	5005
0x001C	0x138D0000  	5005
0x0020	0x138D0000  	5005
0x0024	0x138D0000  	5005
0x0028	0x138D0000  	5005
0x002C	0x138D0000  	5005
0x0030	0x138D0000  	5005
0x0034	0x138D0000  	5005
0x0038	0x138D0000  	5005
0x003C	0x138D0000  	5005
0x0040	0x138D0000  	5005
0x0044	0x138D0000  	5005
0x0048	0x138D0000  	5005
0x004C	0x13950000  	5013
0x0050	0x138D0000  	5005
0x0054	0x138D0000  	5005
0x0058	0x138D0000  	5005
0x005C	0x138D0000  	5005
0x0060	0x138D0000  	5005
0x0064	0x138D0000  	5005
0x0068	0x138D0000  	5005
0x006C	0x138D0000  	5005
0x0070	0x138D0000  	5005
0x0074	0x138D0000  	5005
0x0078	0x138D0000  	5005
0x007C	0x138D0000  	5005
0x0080	0x138D0000  	5005
0x0084	0x138D0000  	5005
0x0088	0x138D0000  	5005
0x008C	0x138D0000  	5005
0x0090	0x138D0000  	5005
0x0094	0x138D0000  	5005
0x0098	0x138D0000  	5005
0x009C	0x138D0000  	5005
0x00A0	0x138D0000  	5005
0x00A4	0x138D0000  	5005
0x00A8	0x138D0000  	5005
0x00AC	0x138D0000  	5005
0x00B0	0x138D0000  	5005
0x00B4	0x138D0000  	5005
0x00B8	0x138D0000  	5005
0x00BC	0x138D0000  	5005
0x00C0	0x138D0000  	5005
0x00C4	0x138D0000  	5005
0x00C8	0x138D0000  	5005
0x00CC	0x138D0000  	5005
0x00D0	0x138D0000  	5005
0x00D4	0x138D0000  	5005
0x00D8	0x138D0000  	5005
0x00DC	0x138D0000  	5005
0x00E0	0x138D0000  	5005
0x00E4	0x138D0000  	5005
0x00E8	0x138D0000  	5005
0x00EC	0x138D0000  	5005
0x00F0	0x138D0000  	5005
0x00F4	0x138D0000  	5005
0x00F8	0x138D0000  	5005
0x00FC	0x138D0000  	5005
0x0100	0x138D0000  	5005
0x0104	0x138D0000  	5005
0x0108	0x138D0000  	5005
0x010C	0x138D0000  	5005
0x0110	0x138D0000  	5005
0x0114	0x138D0000  	5005
0x0118	0x138D0000  	5005
0x011C	0x138D0000  	5005
0x0120	0x138D0000  	5005
0x0124	0x138D0000  	5005
0x0128	0x138D0000  	5005
0x012C	0x138D0000  	5005
; end of ____SysVT
_main:
;emrtc.c, 61 :: 		void main()
0x13F0	0xB084    SUB	SP, SP, #16
0x13F2	0xF000F879  BL	5352
0x13F6	0xF000F95D  BL	5812
0x13FA	0xF7FFFFEF  BL	5084
0x13FE	0xF000F90B  BL	5656
;emrtc.c, 63 :: 		setup_mcu();
0x1402	0xF7FFFEA1  BL	_setup_mcu+0
;emrtc.c, 65 :: 		lcd_out(1, 7, ":  :");
0x1406	0x203A    MOVS	R0, #58
0x1408	0xF88D0004  STRB	R0, [SP, #4]
0x140C	0x2020    MOVS	R0, #32
0x140E	0xF88D0005  STRB	R0, [SP, #5]
0x1412	0x2020    MOVS	R0, #32
0x1414	0xF88D0006  STRB	R0, [SP, #6]
0x1418	0x203A    MOVS	R0, #58
0x141A	0xF88D0007  STRB	R0, [SP, #7]
0x141E	0x2000    MOVS	R0, #0
0x1420	0xF88D0008  STRB	R0, [SP, #8]
0x1424	0xA801    ADD	R0, SP, #4
0x1426	0x4602    MOV	R2, R0
0x1428	0x2107    MOVS	R1, #7
0x142A	0x2001    MOVS	R0, #1
0x142C	0xF7FFFD26  BL	_Lcd_Out+0
;emrtc.c, 66 :: 		lcd_out(2, 6, "/  /");
0x1430	0x202F    MOVS	R0, #47
0x1432	0xF88D0009  STRB	R0, [SP, #9]
0x1436	0x2020    MOVS	R0, #32
0x1438	0xF88D000A  STRB	R0, [SP, #10]
0x143C	0x2020    MOVS	R0, #32
0x143E	0xF88D000B  STRB	R0, [SP, #11]
0x1442	0x202F    MOVS	R0, #47
0x1444	0xF88D000C  STRB	R0, [SP, #12]
0x1448	0x2000    MOVS	R0, #0
0x144A	0xF88D000D  STRB	R0, [SP, #13]
0x144E	0xF10D0009  ADD	R0, SP, #9
0x1452	0x4602    MOV	R2, R0
0x1454	0x2106    MOVS	R1, #6
0x1456	0x2002    MOVS	R0, #2
0x1458	0xF7FFFD10  BL	_Lcd_Out+0
;emrtc.c, 68 :: 		while(1)
L_main3:
;emrtc.c, 70 :: 		settings();
0x145C	0xF7FFFECC  BL	_settings+0
;emrtc.c, 72 :: 		if(update_time)
0x1460	0x491A    LDR	R1, [PC, #104]
0x1462	0x6808    LDR	R0, [R1, #0]
0x1464	0x2800    CMP	R0, #0
0x1466	0xD02E    BEQ	L_main5
;emrtc.c, 74 :: 		get_RTC();
0x1468	0xF7FFFDB2  BL	_get_RTC+0
;emrtc.c, 75 :: 		show_value(5, 1, cal_hour);
0x146C	0x4818    LDR	R0, [PC, #96]
0x146E	0x7800    LDRB	R0, [R0, #0]
0x1470	0xB2C2    UXTB	R2, R0
0x1472	0x2101    MOVS	R1, #1
0x1474	0x2005    MOVS	R0, #5
0x1476	0xF7FEFEF3  BL	_show_value+0
;emrtc.c, 76 :: 		show_value(8, 1, cal_minute);
0x147A	0x4816    LDR	R0, [PC, #88]
0x147C	0x7800    LDRB	R0, [R0, #0]
0x147E	0xB2C2    UXTB	R2, R0
0x1480	0x2101    MOVS	R1, #1
0x1482	0x2008    MOVS	R0, #8
0x1484	0xF7FEFEEC  BL	_show_value+0
;emrtc.c, 77 :: 		show_value(11, 1, cal_second);
0x1488	0x4813    LDR	R0, [PC, #76]
0x148A	0x7800    LDRB	R0, [R0, #0]
0x148C	0xB2C2    UXTB	R2, R0
0x148E	0x2101    MOVS	R1, #1
0x1490	0x200B    MOVS	R0, #11
0x1492	0xF7FEFEE5  BL	_show_value+0
;emrtc.c, 78 :: 		show_value(4, 2, cal_date);
0x1496	0x4811    LDR	R0, [PC, #68]
0x1498	0x7800    LDRB	R0, [R0, #0]
0x149A	0xB2C2    UXTB	R2, R0
0x149C	0x2102    MOVS	R1, #2
0x149E	0x2004    MOVS	R0, #4
0x14A0	0xF7FEFEDE  BL	_show_value+0
;emrtc.c, 79 :: 		show_value(7, 2, cal_month);
0x14A4	0x480E    LDR	R0, [PC, #56]
0x14A6	0x7800    LDRB	R0, [R0, #0]
0x14A8	0xB2C2    UXTB	R2, R0
0x14AA	0x2102    MOVS	R1, #2
0x14AC	0x2007    MOVS	R0, #7
0x14AE	0xF7FEFED7  BL	_show_value+0
;emrtc.c, 80 :: 		show_year(10, 2, cal_year);
0x14B2	0x480C    LDR	R0, [PC, #48]
0x14B4	0x8800    LDRH	R0, [R0, #0]
0x14B6	0xB282    UXTH	R2, R0
0x14B8	0x2102    MOVS	R1, #2
0x14BA	0x200A    MOVS	R0, #10
0x14BC	0xF7FFF812  BL	_show_year+0
;emrtc.c, 81 :: 		update_time = 0;
0x14C0	0x2100    MOVS	R1, #0
0x14C2	0x4802    LDR	R0, [PC, #8]
0x14C4	0x6001    STR	R1, [R0, #0]
;emrtc.c, 82 :: 		}
L_main5:
;emrtc.c, 83 :: 		};
0x14C6	0xE7C9    B	L_main3
;emrtc.c, 84 :: 		}
L_end_main:
L__main_end_loop:
0x14C8	0xE7FE    B	L__main_end_loop
0x14CA	0xBF00    NOP
0x14CC	0x00A02200  	_update_time+0
0x14D0	0x00002000  	_cal_hour+0
0x14D4	0x00012000  	_cal_minute+0
0x14D8	0x00022000  	_cal_second+0
0x14DC	0x00032000  	_cal_date+0
0x14E0	0x00042000  	_cal_month+0
0x14E4	0x00062000  	_cal_year+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0FBC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0FBE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0FC2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0FC6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0FCA	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0FCC	0xB001    ADD	SP, SP, #4
0x0FCE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x1350	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x1352	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x1356	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x135A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x135E	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x1360	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x1364	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x1366	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x1368	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x136A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x136E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x1372	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x1374	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x1378	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x137A	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x137C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x1380	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x1384	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x1386	0xB001    ADD	SP, SP, #4
0x1388	0x4770    BX	LR
; end of ___FillZeros
_setup_mcu:
;emrtc.c, 87 :: 		void setup_mcu()
0x1148	0xB08D    SUB	SP, SP, #52
0x114A	0xF8CDE000  STR	LR, [SP, #0]
;emrtc.c, 89 :: 		unsigned char i = 0;
;emrtc.c, 91 :: 		setup_GPIOs();
0x114E	0xF7FFFDE9  BL	_setup_GPIOs+0
;emrtc.c, 93 :: 		Lcd_Init();
0x1152	0xF7FFFCC1  BL	_Lcd_Init+0
;emrtc.c, 94 :: 		Lcd_Cmd(_LCD_CLEAR);
0x1156	0x2001    MOVS	R0, #1
0x1158	0xF7FFFECA  BL	_Lcd_Cmd+0
;emrtc.c, 95 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x115C	0x200C    MOVS	R0, #12
0x115E	0xF7FFFEC7  BL	_Lcd_Cmd+0
;emrtc.c, 97 :: 		Lcd_Out(1, 4, "STM32 RTC.");
0x1162	0xF10D0B04  ADD	R11, SP, #4
0x1166	0xF10B0A0B  ADD	R10, R11, #11
0x116A	0xF8DFC080  LDR	R12, [PC, #128]
0x116E	0xF7FFFF25  BL	___CC2DW+0
0x1172	0xA801    ADD	R0, SP, #4
0x1174	0x4602    MOV	R2, R0
0x1176	0x2104    MOVS	R1, #4
0x1178	0x2001    MOVS	R0, #1
0x117A	0xF7FFFE7F  BL	_Lcd_Out+0
;emrtc.c, 98 :: 		i = RTC_init();
0x117E	0xF7FFFBDF  BL	_RTC_init+0
; i start address is: 0 (R0)
;emrtc.c, 100 :: 		switch(i)
0x1182	0xE029    B	L_setup_mcu6
; i end address is: 0 (R0)
;emrtc.c, 102 :: 		case 1:
L_setup_mcu8:
;emrtc.c, 104 :: 		lcd_out(2, 1, "RTC init. failed");
0x1184	0xF10D0B0F  ADD	R11, SP, #15
0x1188	0xF10B0A11  ADD	R10, R11, #17
0x118C	0xF8DFC060  LDR	R12, [PC, #96]
0x1190	0xF7FFFF14  BL	___CC2DW+0
0x1194	0xF10D000F  ADD	R0, SP, #15
0x1198	0x4602    MOV	R2, R0
0x119A	0x2101    MOVS	R1, #1
0x119C	0x2002    MOVS	R0, #2
0x119E	0xF7FFFE6D  BL	_Lcd_Out+0
;emrtc.c, 105 :: 		while(1);
L_setup_mcu9:
0x11A2	0xE7FE    B	L_setup_mcu9
;emrtc.c, 107 :: 		default:
L_setup_mcu11:
;emrtc.c, 109 :: 		lcd_out(2, 1, "RTC init success");
0x11A4	0xF10D0B20  ADD	R11, SP, #32
0x11A8	0xF10B0A11  ADD	R10, R11, #17
0x11AC	0xF8DFC044  LDR	R12, [PC, #68]
0x11B0	0xF7FFFF04  BL	___CC2DW+0
0x11B4	0xA808    ADD	R0, SP, #32
0x11B6	0x4602    MOV	R2, R0
0x11B8	0x2101    MOVS	R1, #1
0x11BA	0x2002    MOVS	R0, #2
0x11BC	0xF7FFFE5E  BL	_Lcd_Out+0
;emrtc.c, 110 :: 		delay_ms(2000);
0x11C0	0xF24357FF  MOVW	R7, #13823
0x11C4	0xF2C0176E  MOVT	R7, #366
L_setup_mcu12:
0x11C8	0x1E7F    SUBS	R7, R7, #1
0x11CA	0xD1FD    BNE	L_setup_mcu12
0x11CC	0xBF00    NOP
0x11CE	0xBF00    NOP
0x11D0	0xBF00    NOP
0x11D2	0xBF00    NOP
0x11D4	0xBF00    NOP
;emrtc.c, 111 :: 		break;
0x11D6	0xE002    B	L_setup_mcu7
;emrtc.c, 113 :: 		}
L_setup_mcu6:
; i start address is: 0 (R0)
0x11D8	0x2801    CMP	R0, #1
0x11DA	0xD0D3    BEQ	L_setup_mcu8
; i end address is: 0 (R0)
0x11DC	0xE7E2    B	L_setup_mcu11
L_setup_mcu7:
;emrtc.c, 115 :: 		Lcd_Cmd(_LCD_CLEAR);
0x11DE	0x2001    MOVS	R0, #1
0x11E0	0xF7FFFE86  BL	_Lcd_Cmd+0
;emrtc.c, 116 :: 		}
L_end_setup_mcu:
0x11E4	0xF8DDE000  LDR	LR, [SP, #0]
0x11E8	0xB00D    ADD	SP, SP, #52
0x11EA	0x4770    BX	LR
0x11EC	0x15D80000  	?ICS?lstr3_emrtc+0
0x11F0	0x15E30000  	?ICS?lstr4_emrtc+0
0x11F4	0x15F40000  	?ICS?lstr5_emrtc+0
; end of _setup_mcu
_setup_GPIOs:
;emrtc.c, 119 :: 		void setup_GPIOs()
0x0D24	0xB081    SUB	SP, SP, #4
;emrtc.c, 121 :: 		enable_GPIOA(true);
0x0D26	0x2101    MOVS	R1, #1
0x0D28	0x484F    LDR	R0, [PC, #316]
0x0D2A	0x6001    STR	R1, [R0, #0]
;emrtc.c, 122 :: 		setup_GPIOA(set_button_pin, digital_input);
0x0D2C	0x484F    LDR	R0, [PC, #316]
0x0D2E	0x6801    LDR	R1, [R0, #0]
0x0D30	0xF06F000F  MVN	R0, #15
0x0D34	0x4001    ANDS	R1, R0
0x0D36	0x484D    LDR	R0, [PC, #308]
0x0D38	0x6001    STR	R1, [R0, #0]
0x0D3A	0x484C    LDR	R0, [PC, #304]
0x0D3C	0x6800    LDR	R0, [R0, #0]
0x0D3E	0xF0400108  ORR	R1, R0, #8
0x0D42	0x484A    LDR	R0, [PC, #296]
0x0D44	0x6001    STR	R1, [R0, #0]
L_setup_GPIOs23:
;emrtc.c, 123 :: 		enable_pull_up_GPIOA(set_button_pin);
0x0D46	0x484A    LDR	R0, [PC, #296]
0x0D48	0x6800    LDR	R0, [R0, #0]
0x0D4A	0xF0400101  ORR	R1, R0, #1
0x0D4E	0x4848    LDR	R0, [PC, #288]
0x0D50	0x6001    STR	R1, [R0, #0]
;emrtc.c, 125 :: 		setup_GPIOA(inc_button_pin, digital_input);
0x0D52	0x4846    LDR	R0, [PC, #280]
0x0D54	0x6800    LDR	R0, [R0, #0]
0x0D56	0xF000010F  AND	R1, R0, #15
0x0D5A	0x4844    LDR	R0, [PC, #272]
0x0D5C	0x6001    STR	R1, [R0, #0]
0x0D5E	0x4843    LDR	R0, [PC, #268]
0x0D60	0x6800    LDR	R0, [R0, #0]
0x0D62	0xF0400180  ORR	R1, R0, #128
0x0D66	0x4841    LDR	R0, [PC, #260]
0x0D68	0x6001    STR	R1, [R0, #0]
L_setup_GPIOs36:
;emrtc.c, 126 :: 		enable_pull_up_GPIOA(inc_button_pin);
0x0D6A	0x4841    LDR	R0, [PC, #260]
0x0D6C	0x6800    LDR	R0, [R0, #0]
0x0D6E	0xF0400102  ORR	R1, R0, #2
0x0D72	0x483F    LDR	R0, [PC, #252]
0x0D74	0x6001    STR	R1, [R0, #0]
;emrtc.c, 128 :: 		setup_GPIOA(dec_button_pin, digital_input);
0x0D76	0x483D    LDR	R0, [PC, #244]
0x0D78	0x6801    LDR	R1, [R0, #0]
0x0D7A	0xF46F6070  MVN	R0, #3840
0x0D7E	0x4001    ANDS	R1, R0
0x0D80	0x483A    LDR	R0, [PC, #232]
0x0D82	0x6001    STR	R1, [R0, #0]
0x0D84	0x4839    LDR	R0, [PC, #228]
0x0D86	0x6800    LDR	R0, [R0, #0]
0x0D88	0xF4406100  ORR	R1, R0, #2048
0x0D8C	0x4837    LDR	R0, [PC, #220]
0x0D8E	0x6001    STR	R1, [R0, #0]
L_setup_GPIOs49:
;emrtc.c, 129 :: 		enable_pull_up_GPIOA(dec_button_pin);
0x0D90	0x4837    LDR	R0, [PC, #220]
0x0D92	0x6800    LDR	R0, [R0, #0]
0x0D94	0xF0400104  ORR	R1, R0, #4
0x0D98	0x4835    LDR	R0, [PC, #212]
0x0D9A	0x6001    STR	R1, [R0, #0]
;emrtc.c, 131 :: 		setup_GPIOA(esc_button_pin, digital_input);
0x0D9C	0x4833    LDR	R0, [PC, #204]
0x0D9E	0x6801    LDR	R1, [R0, #0]
0x0DA0	0xF64070FF  MOVW	R0, #4095
0x0DA4	0x4001    ANDS	R1, R0
0x0DA6	0x4831    LDR	R0, [PC, #196]
0x0DA8	0x6001    STR	R1, [R0, #0]
0x0DAA	0x4830    LDR	R0, [PC, #192]
0x0DAC	0x6800    LDR	R0, [R0, #0]
0x0DAE	0xF4404100  ORR	R1, R0, #32768
0x0DB2	0x482E    LDR	R0, [PC, #184]
0x0DB4	0x6001    STR	R1, [R0, #0]
L_setup_GPIOs62:
;emrtc.c, 132 :: 		enable_pull_up_GPIOA(esc_button_pin);
0x0DB6	0x482E    LDR	R0, [PC, #184]
0x0DB8	0x6800    LDR	R0, [R0, #0]
0x0DBA	0xF0400108  ORR	R1, R0, #8
0x0DBE	0x482C    LDR	R0, [PC, #176]
0x0DC0	0x6001    STR	R1, [R0, #0]
;emrtc.c, 134 :: 		enable_GPIOB(true);
0x0DC2	0x2101    MOVS	R1, #1
0x0DC4	0x482B    LDR	R0, [PC, #172]
0x0DC6	0x6001    STR	R1, [R0, #0]
;emrtc.c, 135 :: 		setup_GPIOB(10, (GPIO_PP_output | output_mode_medium_speed));
L_setup_GPIOs69:
0x0DC8	0x482B    LDR	R0, [PC, #172]
0x0DCA	0x6801    LDR	R1, [R0, #0]
0x0DCC	0xF46F6070  MVN	R0, #3840
0x0DD0	0x4001    ANDS	R1, R0
0x0DD2	0x4829    LDR	R0, [PC, #164]
0x0DD4	0x6001    STR	R1, [R0, #0]
0x0DD6	0x4828    LDR	R0, [PC, #160]
0x0DD8	0x6800    LDR	R0, [R0, #0]
0x0DDA	0xF4407180  ORR	R1, R0, #256
0x0DDE	0x4826    LDR	R0, [PC, #152]
0x0DE0	0x6001    STR	R1, [R0, #0]
;emrtc.c, 136 :: 		setup_GPIOB(11, (GPIO_PP_output | output_mode_medium_speed));
L_setup_GPIOs80:
0x0DE2	0x4825    LDR	R0, [PC, #148]
0x0DE4	0x6801    LDR	R1, [R0, #0]
0x0DE6	0xF64070FF  MOVW	R0, #4095
0x0DEA	0x4001    ANDS	R1, R0
0x0DEC	0x4822    LDR	R0, [PC, #136]
0x0DEE	0x6001    STR	R1, [R0, #0]
0x0DF0	0x4821    LDR	R0, [PC, #132]
0x0DF2	0x6800    LDR	R0, [R0, #0]
0x0DF4	0xF4405180  ORR	R1, R0, #4096
0x0DF8	0x481F    LDR	R0, [PC, #124]
0x0DFA	0x6001    STR	R1, [R0, #0]
;emrtc.c, 137 :: 		setup_GPIOB(12, (GPIO_PP_output | output_mode_medium_speed));
L_setup_GPIOs91:
0x0DFC	0x481E    LDR	R0, [PC, #120]
0x0DFE	0x6801    LDR	R1, [R0, #0]
0x0E00	0xF46F2070  MVN	R0, #983040
0x0E04	0x4001    ANDS	R1, R0
0x0E06	0x481C    LDR	R0, [PC, #112]
0x0E08	0x6001    STR	R1, [R0, #0]
0x0E0A	0x481B    LDR	R0, [PC, #108]
0x0E0C	0x6800    LDR	R0, [R0, #0]
0x0E0E	0xF4403180  ORR	R1, R0, #65536
0x0E12	0x4819    LDR	R0, [PC, #100]
0x0E14	0x6001    STR	R1, [R0, #0]
;emrtc.c, 138 :: 		setup_GPIOB(13, (GPIO_PP_output | output_mode_medium_speed));
L_setup_GPIOs102:
0x0E16	0x4818    LDR	R0, [PC, #96]
0x0E18	0x6801    LDR	R1, [R0, #0]
0x0E1A	0xF46F0070  MVN	R0, #15728640
0x0E1E	0x4001    ANDS	R1, R0
0x0E20	0x4815    LDR	R0, [PC, #84]
0x0E22	0x6001    STR	R1, [R0, #0]
0x0E24	0x4814    LDR	R0, [PC, #80]
0x0E26	0x6800    LDR	R0, [R0, #0]
0x0E28	0xF4401180  ORR	R1, R0, #1048576
0x0E2C	0x4812    LDR	R0, [PC, #72]
0x0E2E	0x6001    STR	R1, [R0, #0]
;emrtc.c, 139 :: 		setup_GPIOB(14, (GPIO_PP_output | output_mode_medium_speed));
L_setup_GPIOs113:
0x0E30	0x4811    LDR	R0, [PC, #68]
0x0E32	0x6801    LDR	R1, [R0, #0]
0x0E34	0xF06F6070  MVN	R0, #251658240
0x0E38	0x4001    ANDS	R1, R0
0x0E3A	0x480F    LDR	R0, [PC, #60]
0x0E3C	0x6001    STR	R1, [R0, #0]
0x0E3E	0x480E    LDR	R0, [PC, #56]
0x0E40	0x6800    LDR	R0, [R0, #0]
0x0E42	0xF0407180  ORR	R1, R0, #16777216
0x0E46	0x480C    LDR	R0, [PC, #48]
0x0E48	0x6001    STR	R1, [R0, #0]
;emrtc.c, 140 :: 		setup_GPIOB(15, (GPIO_PP_output | output_mode_medium_speed));
L_setup_GPIOs124:
0x0E4A	0x480B    LDR	R0, [PC, #44]
0x0E4C	0x6801    LDR	R1, [R0, #0]
0x0E4E	0xF06F4070  MVN	R0, #-268435456
0x0E52	0x4001    ANDS	R1, R0
0x0E54	0x4808    LDR	R0, [PC, #32]
0x0E56	0x6001    STR	R1, [R0, #0]
0x0E58	0x4807    LDR	R0, [PC, #28]
0x0E5A	0x6800    LDR	R0, [R0, #0]
0x0E5C	0xF0405180  ORR	R1, R0, #268435456
0x0E60	0x4805    LDR	R0, [PC, #20]
0x0E62	0x6001    STR	R1, [R0, #0]
;emrtc.c, 141 :: 		}
L_end_setup_GPIOs:
0x0E64	0xB001    ADD	SP, SP, #4
0x0E66	0x4770    BX	LR
0x0E68	0x03084242  	RCC_APB2ENRbits+0
0x0E6C	0x08004001  	GPIOA_CRL+0
0x0E70	0x080C4001  	GPIOA_ODR+0
0x0E74	0x030C4242  	RCC_APB2ENRbits+0
0x0E78	0x0C044001  	GPIOB_CRH+0
; end of _setup_GPIOs
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x0AD8	0xB086    SUB	SP, SP, #24
0x0ADA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x0ADE	0xF640400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x0AE2	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x0AE6	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x0AEA	0xEA4F21C1  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0AEE	0x4A85    LDR	R2, [PC, #532]
0x0AF0	0xB289    UXTH	R1, R1
0x0AF2	0xF7FFFD1F  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x0AF6	0xF640400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x0AFA	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0AFE	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x0B02	0xEA4F2181  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x0B06	0x4A7F    LDR	R2, [PC, #508]
0x0B08	0xB289    UXTH	R1, R1
0x0B0A	0xF7FFFD13  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0B0E	0xF640400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0B12	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0B16	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0B1A	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0B1E	0x4A79    LDR	R2, [PC, #484]
0x0B20	0xB289    UXTH	R1, R1
0x0B22	0xF7FFFD07  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0B26	0xF640400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0B2A	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0B2E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0B32	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0B36	0x4A73    LDR	R2, [PC, #460]
0x0B38	0xB289    UXTH	R1, R1
0x0B3A	0xF7FFFCFB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0B3E	0xF640400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0B42	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0B46	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x0B4A	0xEA4F3181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0B4E	0x4A6D    LDR	R2, [PC, #436]
0x0B50	0xB289    UXTH	R1, R1
0x0B52	0xF7FFFCEF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0B56	0xF640400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x0B5A	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0B5E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0B62	0xEA4F31C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0B66	0x4A67    LDR	R2, [PC, #412]
0x0B68	0xB289    UXTH	R1, R1
0x0B6A	0xF7FFFCE3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0B6E	0x2100    MOVS	R1, #0
0x0B70	0xB249    SXTB	R1, R1
0x0B72	0x4865    LDR	R0, [PC, #404]
0x0B74	0x9005    STR	R0, [SP, #20]
0x0B76	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0B78	0x4864    LDR	R0, [PC, #400]
0x0B7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0B7C	0x4864    LDR	R0, [PC, #400]
0x0B7E	0x9004    STR	R0, [SP, #16]
0x0B80	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0B82	0x4864    LDR	R0, [PC, #400]
0x0B84	0x9003    STR	R0, [SP, #12]
0x0B86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0B88	0x4863    LDR	R0, [PC, #396]
0x0B8A	0x9002    STR	R0, [SP, #8]
0x0B8C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x0B8E	0x4863    LDR	R0, [PC, #396]
0x0B90	0x9001    STR	R0, [SP, #4]
0x0B92	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0B94	0xF7FFFDC8  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0B98	0xF7FFFDC6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x0B9C	0xF7FFFDC4  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x0BA0	0x2101    MOVS	R1, #1
0x0BA2	0xB249    SXTB	R1, R1
0x0BA4	0x485C    LDR	R0, [PC, #368]
0x0BA6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0BA8	0x9801    LDR	R0, [SP, #4]
0x0BAA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0BAC	0x9805    LDR	R0, [SP, #20]
0x0BAE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x0BB0	0xF7FFFC2A  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x0BB4	0x2100    MOVS	R1, #0
0x0BB6	0xB249    SXTB	R1, R1
0x0BB8	0x4853    LDR	R0, [PC, #332]
0x0BBA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x0BBC	0xF7FFFDB4  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x0BC0	0x2101    MOVS	R1, #1
0x0BC2	0xB249    SXTB	R1, R1
0x0BC4	0x4850    LDR	R0, [PC, #320]
0x0BC6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x0BC8	0xF7FFFC1E  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x0BCC	0x2100    MOVS	R1, #0
0x0BCE	0xB249    SXTB	R1, R1
0x0BD0	0x484D    LDR	R0, [PC, #308]
0x0BD2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x0BD4	0xF7FFFDA8  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x0BD8	0x2101    MOVS	R1, #1
0x0BDA	0xB249    SXTB	R1, R1
0x0BDC	0x484A    LDR	R0, [PC, #296]
0x0BDE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0BE0	0xF7FFFC12  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0BE4	0x2100    MOVS	R1, #0
0x0BE6	0xB249    SXTB	R1, R1
0x0BE8	0x4847    LDR	R0, [PC, #284]
0x0BEA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0BEC	0xF7FFFD9C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0BF0	0x2100    MOVS	R1, #0
0x0BF2	0xB249    SXTB	R1, R1
0x0BF4	0x4849    LDR	R0, [PC, #292]
0x0BF6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0BF8	0x2101    MOVS	R1, #1
0x0BFA	0xB249    SXTB	R1, R1
0x0BFC	0x9805    LDR	R0, [SP, #20]
0x0BFE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0C00	0xF7FFFC02  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0C04	0x2100    MOVS	R1, #0
0x0C06	0xB249    SXTB	R1, R1
0x0C08	0x483F    LDR	R0, [PC, #252]
0x0C0A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0C0C	0xF7FFFD8C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0C10	0x2101    MOVS	R1, #1
0x0C12	0xB249    SXTB	R1, R1
0x0C14	0x483C    LDR	R0, [PC, #240]
0x0C16	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0C18	0xF7FFFBF6  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0C1C	0x2100    MOVS	R1, #0
0x0C1E	0xB249    SXTB	R1, R1
0x0C20	0x4839    LDR	R0, [PC, #228]
0x0C22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0C24	0x9802    LDR	R0, [SP, #8]
0x0C26	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0C28	0x2101    MOVS	R1, #1
0x0C2A	0xB249    SXTB	R1, R1
0x0C2C	0x9804    LDR	R0, [SP, #16]
0x0C2E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0C30	0x9805    LDR	R0, [SP, #20]
0x0C32	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0C34	0xF7FFFBE8  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0C38	0x2100    MOVS	R1, #0
0x0C3A	0xB249    SXTB	R1, R1
0x0C3C	0x4832    LDR	R0, [PC, #200]
0x0C3E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0C40	0xF7FFFD72  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0C44	0x2100    MOVS	R1, #0
0x0C46	0xB249    SXTB	R1, R1
0x0C48	0x4831    LDR	R0, [PC, #196]
0x0C4A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0C4C	0x2101    MOVS	R1, #1
0x0C4E	0xB249    SXTB	R1, R1
0x0C50	0x9801    LDR	R0, [SP, #4]
0x0C52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0C54	0x9805    LDR	R0, [SP, #20]
0x0C56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0C58	0xF7FFFBD6  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0C5C	0x2100    MOVS	R1, #0
0x0C5E	0xB249    SXTB	R1, R1
0x0C60	0x4829    LDR	R0, [PC, #164]
0x0C62	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0C64	0x9801    LDR	R0, [SP, #4]
0x0C66	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0C68	0x2101    MOVS	R1, #1
0x0C6A	0xB249    SXTB	R1, R1
0x0C6C	0x9805    LDR	R0, [SP, #20]
0x0C6E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0C70	0xF7FFFBCA  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0C74	0x2100    MOVS	R1, #0
0x0C76	0xB249    SXTB	R1, R1
0x0C78	0x4823    LDR	R0, [PC, #140]
0x0C7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0C7C	0xF7FFFD54  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0C80	0x2101    MOVS	R1, #1
0x0C82	0xB249    SXTB	R1, R1
0x0C84	0x4820    LDR	R0, [PC, #128]
0x0C86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0C88	0xF7FFFBBE  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0C8C	0x2100    MOVS	R1, #0
0x0C8E	0xB249    SXTB	R1, R1
0x0C90	0x481D    LDR	R0, [PC, #116]
0x0C92	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0C94	0x2101    MOVS	R1, #1
0x0C96	0xB249    SXTB	R1, R1
0x0C98	0x9801    LDR	R0, [SP, #4]
0x0C9A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0C9C	0x9805    LDR	R0, [SP, #20]
0x0C9E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0CA0	0xF7FFFBB2  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0CA4	0x2100    MOVS	R1, #0
0x0CA6	0xB249    SXTB	R1, R1
0x0CA8	0x4817    LDR	R0, [PC, #92]
0x0CAA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0CAC	0xF7FFFD3C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0CB0	0x2100    MOVS	R1, #0
0x0CB2	0xB249    SXTB	R1, R1
0x0CB4	0x4819    LDR	R0, [PC, #100]
0x0CB6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0CB8	0x2101    MOVS	R1, #1
0x0CBA	0xB249    SXTB	R1, R1
0x0CBC	0x9805    LDR	R0, [SP, #20]
0x0CBE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0CC0	0xF7FFFBA2  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0CC4	0x2100    MOVS	R1, #0
0x0CC6	0xB249    SXTB	R1, R1
0x0CC8	0x480F    LDR	R0, [PC, #60]
0x0CCA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0CCC	0x2101    MOVS	R1, #1
0x0CCE	0xB249    SXTB	R1, R1
0x0CD0	0x9804    LDR	R0, [SP, #16]
0x0CD2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0CD4	0x9803    LDR	R0, [SP, #12]
0x0CD6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0CD8	0x9802    LDR	R0, [SP, #8]
0x0CDA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0CDC	0x9801    LDR	R0, [SP, #4]
0x0CDE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0CE0	0x9805    LDR	R0, [SP, #20]
0x0CE2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0CE4	0xF7FFFB90  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0CE8	0x2100    MOVS	R1, #0
0x0CEA	0xB249    SXTB	R1, R1
0x0CEC	0x4806    LDR	R0, [PC, #24]
0x0CEE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0CF0	0xF7FFFD1A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0CF4	0x2101    MOVS	R1, #1
0x0CF6	0xB249    SXTB	R1, R1
0x0CF8	0x4809    LDR	R0, [PC, #36]
0x0CFA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0CFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0D00	0xB006    ADD	SP, SP, #24
0x0D02	0x4770    BX	LR
0x0D04	0x00140008  	#524308
0x0D08	0x81AC4221  	LCD_EN+0
0x0D0C	0x81A84221  	LCD_RS+0
0x0D10	0x81BC4221  	LCD_D7+0
0x0D14	0x81B84221  	LCD_D6+0
0x0D18	0x81B44221  	LCD_D5+0
0x0D1C	0x81B04221  	LCD_D4+0
0x0D20	0x00A42200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0534	0xB081    SUB	SP, SP, #4
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0xB28C    UXTH	R4, R1
0x053C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x053E	0x4B77    LDR	R3, [PC, #476]
0x0540	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0544	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0546	0x4618    MOV	R0, R3
0x0548	0xF7FFFE26  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x054C	0xF1B40FFF  CMP	R4, #255
0x0550	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0552	0x4B73    LDR	R3, [PC, #460]
0x0554	0x429D    CMP	R5, R3
0x0556	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0558	0xF04F3333  MOV	R3, #858993459
0x055C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x055E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0560	0x2D42    CMP	R5, #66
0x0562	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0564	0xF04F3344  MOV	R3, #1145324612
0x0568	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x056A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x056C	0xF64F73FF  MOVW	R3, #65535
0x0570	0x429C    CMP	R4, R3
0x0572	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0574	0x4B6A    LDR	R3, [PC, #424]
0x0576	0x429D    CMP	R5, R3
0x0578	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x057A	0xF04F3333  MOV	R3, #858993459
0x057E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0580	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0582	0xF04F3333  MOV	R3, #858993459
0x0586	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0588	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x058A	0x2D42    CMP	R5, #66
0x058C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x058E	0xF04F3344  MOV	R3, #1145324612
0x0592	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0594	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0596	0xF04F3344  MOV	R3, #1145324612
0x059A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x059C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x059E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x05A0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x05A2	0xF0050301  AND	R3, R5, #1
0x05A6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x05A8	0x2100    MOVS	R1, #0
0x05AA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x05AC	0xF0050302  AND	R3, R5, #2
0x05B0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x05B2	0xF40573C0  AND	R3, R5, #384
0x05B6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x05B8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x05BA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x05BC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x05BE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x05C0	0xF0050304  AND	R3, R5, #4
0x05C4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x05C6	0xF0050320  AND	R3, R5, #32
0x05CA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x05CC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x05CE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x05D0	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x05D2	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x05D4	0xF0050308  AND	R3, R5, #8
0x05D8	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x05DA	0xF0050320  AND	R3, R5, #32
0x05DE	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x05E0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x05E2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x05E4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x05E6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x05E8	0x4B4E    LDR	R3, [PC, #312]
0x05EA	0xEA050303  AND	R3, R5, R3, LSL #0
0x05EE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x05F0	0x2003    MOVS	R0, #3
0x05F2	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x05F4	0xF4057300  AND	R3, R5, #512
0x05F8	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x05FA	0x2002    MOVS	R0, #2
0x05FC	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x05FE	0xF4056380  AND	R3, R5, #1024
0x0602	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0604	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0606	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0608	0xF005030C  AND	R3, R5, #12
0x060C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x060E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0610	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0612	0xF00403FF  AND	R3, R4, #255
0x0616	0xB29B    UXTH	R3, R3
0x0618	0x2B00    CMP	R3, #0
0x061A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x061C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x061E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0620	0xFA1FF884  UXTH	R8, R4
0x0624	0x4632    MOV	R2, R6
0x0626	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0628	0x2808    CMP	R0, #8
0x062A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x062C	0xF04F0301  MOV	R3, #1
0x0630	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0634	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0638	0x42A3    CMP	R3, R4
0x063A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x063C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x063E	0xF04F030F  MOV	R3, #15
0x0642	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0644	0x43DB    MVN	R3, R3
0x0646	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x064A	0xFA01F305  LSL	R3, R1, R5
0x064E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0652	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0654	0xF4067381  AND	R3, R6, #258
0x0658	0xF5B37F81  CMP	R3, #258
0x065C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x065E	0xF2020414  ADDW	R4, R2, #20
0x0662	0xF04F0301  MOV	R3, #1
0x0666	0x4083    LSLS	R3, R0
0x0668	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x066A	0xF0060382  AND	R3, R6, #130
0x066E	0x2B82    CMP	R3, #130
0x0670	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0672	0xF2020410  ADDW	R4, R2, #16
0x0676	0xF04F0301  MOV	R3, #1
0x067A	0x4083    LSLS	R3, R0
0x067C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x067E	0x462F    MOV	R7, R5
0x0680	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0682	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0684	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0686	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0688	0xFA1FF088  UXTH	R0, R8
0x068C	0x460F    MOV	R7, R1
0x068E	0x4631    MOV	R1, R6
0x0690	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0692	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0694	0x460F    MOV	R7, R1
0x0696	0x4629    MOV	R1, R5
0x0698	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x069A	0xF1B00FFF  CMP	R0, #255
0x069E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x06A0	0x1D33    ADDS	R3, R6, #4
0x06A2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x06A6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x06A8	0x2A08    CMP	R2, #8
0x06AA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x06AC	0xF2020408  ADDW	R4, R2, #8
0x06B0	0xF04F0301  MOV	R3, #1
0x06B4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x06B8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x06BC	0x42A3    CMP	R3, R4
0x06BE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x06C0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x06C2	0xF04F030F  MOV	R3, #15
0x06C6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x06C8	0x43DB    MVN	R3, R3
0x06CA	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x06CE	0xFA07F305  LSL	R3, R7, R5
0x06D2	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x06D6	0xF4017381  AND	R3, R1, #258
0x06DA	0xF5B37F81  CMP	R3, #258
0x06DE	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x06E0	0xF2060514  ADDW	R5, R6, #20
0x06E4	0xF2020408  ADDW	R4, R2, #8
0x06E8	0xF04F0301  MOV	R3, #1
0x06EC	0x40A3    LSLS	R3, R4
0x06EE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x06F0	0xF0010382  AND	R3, R1, #130
0x06F4	0x2B82    CMP	R3, #130
0x06F6	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x06F8	0xF2060510  ADDW	R5, R6, #16
0x06FC	0xF2020408  ADDW	R4, R2, #8
0x0700	0xF04F0301  MOV	R3, #1
0x0704	0x40A3    LSLS	R3, R4
0x0706	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0708	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x070A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x070C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x070E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0710	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0714	0xF8DDE000  LDR	LR, [SP, #0]
0x0718	0xB001    ADD	SP, SP, #4
0x071A	0x4770    BX	LR
0x071C	0xFC00FFFF  	#-1024
0x0720	0x00140008  	#524308
0x0724	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0198	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x019A	0x4919    LDR	R1, [PC, #100]
0x019C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01A0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x01A2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x01A4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01A6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01AA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01AC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01AE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01B0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01B2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01B4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01B6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01BA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01BC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01BE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01C2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01C4	0x490F    LDR	R1, [PC, #60]
0x01C6	0x4288    CMP	R0, R1
0x01C8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x01CA	0x490F    LDR	R1, [PC, #60]
0x01CC	0x4288    CMP	R0, R1
0x01CE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x01D0	0x490E    LDR	R1, [PC, #56]
0x01D2	0x4288    CMP	R0, R1
0x01D4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x01D6	0x490E    LDR	R1, [PC, #56]
0x01D8	0x4288    CMP	R0, R1
0x01DA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x01DC	0x490D    LDR	R1, [PC, #52]
0x01DE	0x4288    CMP	R0, R1
0x01E0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x01E2	0x490D    LDR	R1, [PC, #52]
0x01E4	0x4288    CMP	R0, R1
0x01E6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01E8	0x490C    LDR	R1, [PC, #48]
0x01EA	0x4288    CMP	R0, R1
0x01EC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01EE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01F0	0x490B    LDR	R1, [PC, #44]
0x01F2	0x6809    LDR	R1, [R1, #0]
0x01F4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01F8	0x4909    LDR	R1, [PC, #36]
0x01FA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01FC	0xB001    ADD	SP, SP, #4
0x01FE	0x4770    BX	LR
0x0200	0xFC00FFFF  	#-1024
0x0204	0x08004001  	#1073809408
0x0208	0x0C004001  	#1073810432
0x020C	0x10004001  	#1073811456
0x0210	0x14004001  	#1073812480
0x0214	0x18004001  	#1073813504
0x0218	0x1C004001  	#1073814528
0x021C	0x20004001  	#1073815552
0x0220	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
0x0728	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x072A	0xF24017CF  MOVW	R7, #463
0x072E	0xF2C00701  MOVT	R7, #1
L_Delay_5500us12:
0x0732	0x1E7F    SUBS	R7, R7, #1
0x0734	0xD1FD    BNE	L_Delay_5500us12
0x0736	0xBF00    NOP
0x0738	0xBF00    NOP
0x073A	0xBF00    NOP
0x073C	0xBF00    NOP
0x073E	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x0740	0xB001    ADD	SP, SP, #4
0x0742	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0408	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x040A	0xF240070B  MOVW	R7, #11
0x040E	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0412	0x1E7F    SUBS	R7, R7, #1
0x0414	0xD1FD    BNE	L_Delay_1us0
0x0416	0xBF00    NOP
0x0418	0xBF00    NOP
0x041A	0xBF00    NOP
0x041C	0xBF00    NOP
0x041E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0420	0xB001    ADD	SP, SP, #4
0x0422	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x0EF0	0xB088    SUB	SP, SP, #32
0x0EF2	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x0EF6	0xF3C012C0  UBFX	R2, R0, #7, #1
0x0EFA	0x4929    LDR	R1, [PC, #164]
0x0EFC	0x9107    STR	R1, [SP, #28]
0x0EFE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x0F00	0xF3C01280  UBFX	R2, R0, #6, #1
0x0F04	0x4927    LDR	R1, [PC, #156]
0x0F06	0x9106    STR	R1, [SP, #24]
0x0F08	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x0F0A	0xF3C01240  UBFX	R2, R0, #5, #1
0x0F0E	0x4926    LDR	R1, [PC, #152]
0x0F10	0x9105    STR	R1, [SP, #20]
0x0F12	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x0F14	0xF3C01200  UBFX	R2, R0, #4, #1
0x0F18	0x4924    LDR	R1, [PC, #144]
0x0F1A	0x9104    STR	R1, [SP, #16]
0x0F1C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x0F1E	0x4A24    LDR	R2, [PC, #144]
0x0F20	0x9203    STR	R2, [SP, #12]
0x0F22	0x6811    LDR	R1, [R2, #0]
0x0F24	0xF0810201  EOR	R2, R1, #1
0x0F28	0x4922    LDR	R1, [PC, #136]
0x0F2A	0x9102    STR	R1, [SP, #8]
0x0F2C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x0F2E	0x2201    MOVS	R2, #1
0x0F30	0xB252    SXTB	R2, R2
0x0F32	0x4921    LDR	R1, [PC, #132]
0x0F34	0x9101    STR	R1, [SP, #4]
0x0F36	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0F38	0xF7FFFA66  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0F3C	0x2200    MOVS	R2, #0
0x0F3E	0xB252    SXTB	R2, R2
0x0F40	0x491D    LDR	R1, [PC, #116]
0x0F42	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0F44	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0F48	0x9907    LDR	R1, [SP, #28]
0x0F4A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0F4C	0xF3C00280  UBFX	R2, R0, #2, #1
0x0F50	0x9906    LDR	R1, [SP, #24]
0x0F52	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0F54	0xF3C00240  UBFX	R2, R0, #1, #1
0x0F58	0x9905    LDR	R1, [SP, #20]
0x0F5A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0F5C	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0F60	0x9904    LDR	R1, [SP, #16]
0x0F62	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0F64	0x9903    LDR	R1, [SP, #12]
0x0F66	0x460A    MOV	R2, R1
0x0F68	0x6811    LDR	R1, [R2, #0]
0x0F6A	0xF0810201  EOR	R2, R1, #1
0x0F6E	0x9902    LDR	R1, [SP, #8]
0x0F70	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x0F72	0x2201    MOVS	R2, #1
0x0F74	0xB252    SXTB	R2, R2
0x0F76	0x9901    LDR	R1, [SP, #4]
0x0F78	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x0F7A	0xF7FFFA45  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x0F7E	0x2200    MOVS	R2, #0
0x0F80	0xB252    SXTB	R2, R2
0x0F82	0x490D    LDR	R1, [PC, #52]
0x0F84	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0F86	0x9903    LDR	R1, [SP, #12]
0x0F88	0x460A    MOV	R2, R1
0x0F8A	0x6811    LDR	R1, [R2, #0]
0x0F8C	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x0F8E	0xF7FFFBCB  BL	_Delay_5500us+0
0x0F92	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0F94	0xF7FFFA98  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0F98	0xF8DDE000  LDR	LR, [SP, #0]
0x0F9C	0xB008    ADD	SP, SP, #32
0x0F9E	0x4770    BX	LR
0x0FA0	0x81BC4221  	LCD_D7+0
0x0FA4	0x81B84221  	LCD_D6+0
0x0FA8	0x81B44221  	LCD_D5+0
0x0FAC	0x81B04221  	LCD_D4+0
0x0FB0	0x00A42200  	__Lib_Lcd_cmd_status+0
0x0FB4	0x81A84221  	LCD_RS+0
0x0FB8	0x81AC4221  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
0x04C8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x04CA	0xF2402757  MOVW	R7, #599
0x04CE	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x04D2	0x1E7F    SUBS	R7, R7, #1
0x04D4	0xD1FD    BNE	L_Delay_50us6
0x04D6	0xBF00    NOP
0x04D8	0xBF00    NOP
0x04DA	0xBF00    NOP
0x04DC	0xBF00    NOP
0x04DE	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x04E0	0xB001    ADD	SP, SP, #4
0x04E2	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0E7C	0xB081    SUB	SP, SP, #4
0x0E7E	0xF8CDE000  STR	LR, [SP, #0]
0x0E82	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x0E84	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x0E86	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0E88	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x0E8A	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0E8C	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x0E8E	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x0E90	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x0E92	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0E94	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x0E96	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0E98	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0E9A	0x2801    CMP	R0, #1
0x0E9C	0xD0F3    BEQ	L_Lcd_Out13
0x0E9E	0x2802    CMP	R0, #2
0x0EA0	0xD0F3    BEQ	L_Lcd_Out14
0x0EA2	0x2803    CMP	R0, #3
0x0EA4	0xD0F3    BEQ	L_Lcd_Out15
0x0EA6	0x2804    CMP	R0, #4
0x0EA8	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x0EAA	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x0EAC	0x1E4B    SUBS	R3, R1, #1
0x0EAE	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0EB0	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x0EB2	0xB2D8    UXTB	R0, R3
0x0EB4	0xF000F81C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x0EB8	0x2400    MOVS	R4, #0
0x0EBA	0xB264    SXTB	R4, R4
0x0EBC	0x4B0B    LDR	R3, [PC, #44]
0x0EBE	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x0EC0	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x0EC2	0x462C    MOV	R4, R5
0x0EC4	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x0EC6	0x1963    ADDS	R3, R4, R5
0x0EC8	0x781B    LDRB	R3, [R3, #0]
0x0ECA	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0ECC	0x1963    ADDS	R3, R4, R5
0x0ECE	0x781B    LDRB	R3, [R3, #0]
0x0ED0	0xB2D8    UXTB	R0, R3
0x0ED2	0xF7FFFAA7  BL	_Lcd_Chr_CP+0
0x0ED6	0x1C6D    ADDS	R5, R5, #1
0x0ED8	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0EDA	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0EDC	0x2401    MOVS	R4, #1
0x0EDE	0xB264    SXTB	R4, R4
0x0EE0	0x4B02    LDR	R3, [PC, #8]
0x0EE2	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x0EE4	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE8	0xB001    ADD	SP, SP, #4
0x0EEA	0x4770    BX	LR
0x0EEC	0x00A42200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x0424	0xB081    SUB	SP, SP, #4
0x0426	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x042A	0x2200    MOVS	R2, #0
0x042C	0xB252    SXTB	R2, R2
0x042E	0x4906    LDR	R1, [PC, #24]
0x0430	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x0432	0xF000FD5D  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x0436	0x2201    MOVS	R2, #1
0x0438	0xB252    SXTB	R2, R2
0x043A	0x4903    LDR	R1, [PC, #12]
0x043C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x043E	0xF8DDE000  LDR	LR, [SP, #0]
0x0442	0xB001    ADD	SP, SP, #4
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x00A42200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_RTC_init:
;emrtc.c, 144 :: 		unsigned char RTC_init()
0x0940	0xB081    SUB	SP, SP, #4
0x0942	0xF8CDE000  STR	LR, [SP, #0]
;emrtc.c, 146 :: 		unsigned char timeout = 0;
; timeout start address is: 12 (R3)
0x0946	0x2300    MOVS	R3, #0
;emrtc.c, 148 :: 		if(BKP_DR1 != rtc_access_code)
0x0948	0x484F    LDR	R0, [PC, #316]
0x094A	0x6801    LDR	R1, [R0, #0]
0x094C	0xF6491099  MOVW	R0, #39321
0x0950	0x4281    CMP	R1, R0
0x0952	0xF0008081  BEQ	L_RTC_init132
;emrtc.c, 150 :: 		enable_power_control_module(true);
0x0956	0x2201    MOVS	R2, #1
0x0958	0x484C    LDR	R0, [PC, #304]
0x095A	0x6002    STR	R2, [R0, #0]
;emrtc.c, 151 :: 		enable_backup_module(true);
0x095C	0x484C    LDR	R0, [PC, #304]
0x095E	0x6002    STR	R2, [R0, #0]
;emrtc.c, 153 :: 		disable_backup_domain_write_protection(true);
0x0960	0x484C    LDR	R0, [PC, #304]
0x0962	0x6002    STR	R2, [R0, #0]
;emrtc.c, 154 :: 		set_backup_domain_software_reset(true);
0x0964	0x484C    LDR	R0, [PC, #304]
0x0966	0x6002    STR	R2, [R0, #0]
;emrtc.c, 155 :: 		set_backup_domain_software_reset(false);
0x0968	0x2100    MOVS	R1, #0
0x096A	0x484B    LDR	R0, [PC, #300]
0x096C	0x6001    STR	R1, [R0, #0]
;emrtc.c, 157 :: 		bypass_LSE_with_external_clock(false);
0x096E	0x484B    LDR	R0, [PC, #300]
0x0970	0x6001    STR	R1, [R0, #0]
;emrtc.c, 158 :: 		enable_LSE(true);
0x0972	0x484B    LDR	R0, [PC, #300]
0x0974	0x6002    STR	R2, [R0, #0]
; timeout end address is: 12 (R3)
0x0976	0xB2D9    UXTB	R1, R3
;emrtc.c, 159 :: 		while((LSE_ready() == false) && (timeout < 250))
L_RTC_init133:
; timeout start address is: 4 (R1)
0x0978	0x484A    LDR	R0, [PC, #296]
0x097A	0x6800    LDR	R0, [R0, #0]
0x097C	0xF0000002  AND	R0, R0, #2
0x0980	0xB978    CBNZ	R0, L__RTC_init229
0x0982	0x29FA    CMP	R1, #250
0x0984	0xD20D    BCS	L__RTC_init228
L__RTC_init227:
;emrtc.c, 161 :: 		timeout++;
0x0986	0x1C49    ADDS	R1, R1, #1
0x0988	0xB2C9    UXTB	R1, R1
;emrtc.c, 162 :: 		delay_ms(10);
0x098A	0xF24D47BF  MOVW	R7, #54463
0x098E	0xF2C00701  MOVT	R7, #1
L_RTC_init137:
0x0992	0x1E7F    SUBS	R7, R7, #1
0x0994	0xD1FD    BNE	L_RTC_init137
0x0996	0xBF00    NOP
0x0998	0xBF00    NOP
0x099A	0xBF00    NOP
0x099C	0xBF00    NOP
0x099E	0xBF00    NOP
;emrtc.c, 163 :: 		};
0x09A0	0xE7EA    B	L_RTC_init133
;emrtc.c, 159 :: 		while((LSE_ready() == false) && (timeout < 250))
L__RTC_init229:
L__RTC_init228:
;emrtc.c, 165 :: 		if(timeout > 250)
0x09A2	0x29FA    CMP	R1, #250
0x09A4	0xD901    BLS	L_RTC_init139
; timeout end address is: 4 (R1)
;emrtc.c, 167 :: 		return 1;
0x09A6	0x2001    MOVS	R0, #1
0x09A8	0xE06A    B	L_end_RTC_init
;emrtc.c, 168 :: 		}
L_RTC_init139:
;emrtc.c, 170 :: 		select_RTC_clock_source(LSE_clock);
0x09AA	0x483E    LDR	R0, [PC, #248]
0x09AC	0x6801    LDR	R1, [R0, #0]
0x09AE	0xF46F7040  MVN	R0, #768
0x09B2	0x4001    ANDS	R1, R0
0x09B4	0x483B    LDR	R0, [PC, #236]
0x09B6	0x6001    STR	R1, [R0, #0]
0x09B8	0x483A    LDR	R0, [PC, #232]
0x09BA	0x6800    LDR	R0, [R0, #0]
0x09BC	0xF4407180  ORR	R1, R0, #256
0x09C0	0x4838    LDR	R0, [PC, #224]
0x09C2	0x6001    STR	R1, [R0, #0]
;emrtc.c, 171 :: 		enable_RTC_clock(true);
0x09C4	0x2101    MOVS	R1, #1
0x09C6	0x4838    LDR	R0, [PC, #224]
0x09C8	0x6001    STR	R1, [R0, #0]
;emrtc.c, 173 :: 		while(get_RTC_operation_state() == false);
L_RTC_init143:
0x09CA	0x4838    LDR	R0, [PC, #224]
0x09CC	0x6800    LDR	R0, [R0, #0]
0x09CE	0xF0000020  AND	R0, R0, #32
0x09D2	0xB900    CBNZ	R0, L_RTC_init144
0x09D4	0xE7F9    B	L_RTC_init143
L_RTC_init144:
;emrtc.c, 174 :: 		while(get_RTC_register_sync_state() == false);
L_RTC_init145:
0x09D6	0x4835    LDR	R0, [PC, #212]
0x09D8	0x6800    LDR	R0, [R0, #0]
0x09DA	0xF0000008  AND	R0, R0, #8
0x09DE	0xB900    CBNZ	R0, L_RTC_init146
0x09E0	0xE7F9    B	L_RTC_init145
L_RTC_init146:
;emrtc.c, 175 :: 		enable_RTC_second_interrupt(true);
0x09E2	0x2101    MOVS	R1, #1
0x09E4	0x4832    LDR	R0, [PC, #200]
0x09E6	0x6001    STR	R1, [R0, #0]
;emrtc.c, 176 :: 		while(get_RTC_operation_state() == false);
L_RTC_init147:
0x09E8	0x4830    LDR	R0, [PC, #192]
0x09EA	0x6800    LDR	R0, [R0, #0]
0x09EC	0xF0000020  AND	R0, R0, #32
0x09F0	0xB900    CBNZ	R0, L_RTC_init148
0x09F2	0xE7F9    B	L_RTC_init147
L_RTC_init148:
;emrtc.c, 178 :: 		set_RTC_configuration_flag(true);
0x09F4	0x2101    MOVS	R1, #1
0x09F6	0x482F    LDR	R0, [PC, #188]
0x09F8	0x6001    STR	R1, [R0, #0]
;emrtc.c, 179 :: 		set_RTC_prescalar(32767);
0x09FA	0x2100    MOVS	R1, #0
0x09FC	0x482E    LDR	R0, [PC, #184]
0x09FE	0x6001    STR	R1, [R0, #0]
0x0A00	0x2100    MOVS	R1, #0
0x0A02	0x482E    LDR	R0, [PC, #184]
0x0A04	0x6001    STR	R1, [R0, #0]
0x0A06	0xF64771FF  MOVW	R1, #32767
0x0A0A	0x482B    LDR	R0, [PC, #172]
0x0A0C	0x6001    STR	R1, [R0, #0]
0x0A0E	0x2100    MOVS	R1, #0
0x0A10	0x482A    LDR	R0, [PC, #168]
0x0A12	0x6001    STR	R1, [R0, #0]
;emrtc.c, 180 :: 		set_RTC_configuration_flag(false);
0x0A14	0x2100    MOVS	R1, #0
0x0A16	0x4827    LDR	R0, [PC, #156]
0x0A18	0x6001    STR	R1, [R0, #0]
;emrtc.c, 182 :: 		while(get_RTC_operation_state() == false);
L_RTC_init152:
0x0A1A	0x4824    LDR	R0, [PC, #144]
0x0A1C	0x6800    LDR	R0, [R0, #0]
0x0A1E	0xF0000020  AND	R0, R0, #32
0x0A22	0xB900    CBNZ	R0, L_RTC_init153
0x0A24	0xE7F9    B	L_RTC_init152
L_RTC_init153:
;emrtc.c, 183 :: 		BKP_DR1 = rtc_access_code;
0x0A26	0xF6491199  MOVW	R1, #39321
0x0A2A	0x4817    LDR	R0, [PC, #92]
0x0A2C	0x6001    STR	R1, [R0, #0]
;emrtc.c, 184 :: 		disable_backup_domain_write_protection(false);
0x0A2E	0x2100    MOVS	R1, #0
0x0A30	0x4818    LDR	R0, [PC, #96]
0x0A32	0x6001    STR	R1, [R0, #0]
;emrtc.c, 186 :: 		set_RTC(cal_year, cal_month, cal_date, cal_hour, cal_minute, cal_second);
0x0A34	0x4822    LDR	R0, [PC, #136]
0x0A36	0x7805    LDRB	R5, [R0, #0]
0x0A38	0x4822    LDR	R0, [PC, #136]
0x0A3A	0x7804    LDRB	R4, [R0, #0]
0x0A3C	0x4822    LDR	R0, [PC, #136]
0x0A3E	0x7803    LDRB	R3, [R0, #0]
0x0A40	0x4822    LDR	R0, [PC, #136]
0x0A42	0x7802    LDRB	R2, [R0, #0]
0x0A44	0x4822    LDR	R0, [PC, #136]
0x0A46	0x7801    LDRB	R1, [R0, #0]
0x0A48	0x4822    LDR	R0, [PC, #136]
0x0A4A	0x8800    LDRH	R0, [R0, #0]
0x0A4C	0xB420    PUSH	(R5)
0x0A4E	0xB410    PUSH	(R4)
0x0A50	0xF7FFFC30  BL	_set_RTC+0
0x0A54	0xB002    ADD	SP, SP, #8
;emrtc.c, 187 :: 		}
0x0A56	0xE00E    B	L_RTC_init154
L_RTC_init132:
;emrtc.c, 191 :: 		while(get_RTC_register_sync_state() == false);
L_RTC_init155:
0x0A58	0x4814    LDR	R0, [PC, #80]
0x0A5A	0x6800    LDR	R0, [R0, #0]
0x0A5C	0xF0000008  AND	R0, R0, #8
0x0A60	0xB900    CBNZ	R0, L_RTC_init156
0x0A62	0xE7F9    B	L_RTC_init155
L_RTC_init156:
;emrtc.c, 192 :: 		enable_RTC_second_interrupt(true);
0x0A64	0x2101    MOVS	R1, #1
0x0A66	0x4812    LDR	R0, [PC, #72]
0x0A68	0x6001    STR	R1, [R0, #0]
;emrtc.c, 193 :: 		while(get_RTC_operation_state() == false);
L_RTC_init157:
0x0A6A	0x4810    LDR	R0, [PC, #64]
0x0A6C	0x6800    LDR	R0, [R0, #0]
0x0A6E	0xF0000020  AND	R0, R0, #32
0x0A72	0xB900    CBNZ	R0, L_RTC_init158
0x0A74	0xE7F9    B	L_RTC_init157
L_RTC_init158:
;emrtc.c, 194 :: 		}
L_RTC_init154:
;emrtc.c, 196 :: 		NVIC_IntEnable(IVT_INT_RTC);
0x0A76	0xF2400013  MOVW	R0, #19
0x0A7A	0xF7FFFCE7  BL	_NVIC_IntEnable+0
;emrtc.c, 198 :: 		return 0;
0x0A7E	0x2000    MOVS	R0, #0
;emrtc.c, 199 :: 		}
L_end_RTC_init:
0x0A80	0xF8DDE000  LDR	LR, [SP, #0]
0x0A84	0xB001    ADD	SP, SP, #4
0x0A86	0x4770    BX	LR
0x0A88	0x6C044000  	BKP_DR1+0
0x0A8C	0x03F04242  	RCC_APB1ENRbits+0
0x0A90	0x03EC4242  	RCC_APB1ENRbits+0
0x0A94	0x0020420E  	PWR_CRbits+0
0x0A98	0x04404242  	RCC_BDCRbits+0
0x0A9C	0x04084242  	RCC_BDCRbits+0
0x0AA0	0x04004242  	RCC_BDCRbits+0
0x0AA4	0x10204002  	RCC_BDCR+0
0x0AA8	0x043C4242  	RCC_BDCRbits+0
0x0AAC	0x28044000  	RTC_CRL+0
0x0AB0	0x00004205  	RTC_CRHbits+0
0x0AB4	0x00904205  	RTC_CRLbits+0
0x0AB8	0x280C4000  	RTC_PRLL+0
0x0ABC	0x28084000  	RTC_PRLH+0
0x0AC0	0x00022000  	_cal_second+0
0x0AC4	0x00012000  	_cal_minute+0
0x0AC8	0x00002000  	_cal_hour+0
0x0ACC	0x00032000  	_cal_date+0
0x0AD0	0x00042000  	_cal_month+0
0x0AD4	0x00062000  	_cal_year+0
; end of _RTC_init
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 185 :: 		
; ivt start address is: 0 (R0)
0x044C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 197 :: 		
0x044E	0x2804    CMP	R0, #4
0x0450	0xD106    BNE	L_NVIC_IntEnable9
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 202 :: 		
0x0452	0x4919    LDR	R1, [PC, #100]
0x0454	0x6809    LDR	R1, [R1, #0]
0x0456	0xF4413280  ORR	R2, R1, #65536
0x045A	0x4917    LDR	R1, [PC, #92]
0x045C	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 203 :: 		
0x045E	0xE028    B	L_NVIC_IntEnable10
L_NVIC_IntEnable9:
;__Lib_System_101_102_103.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0460	0x2805    CMP	R0, #5
0x0462	0xD106    BNE	L_NVIC_IntEnable11
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 209 :: 		
0x0464	0x4914    LDR	R1, [PC, #80]
0x0466	0x6809    LDR	R1, [R1, #0]
0x0468	0xF4413200  ORR	R2, R1, #131072
0x046C	0x4912    LDR	R1, [PC, #72]
0x046E	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 210 :: 		
0x0470	0xE01F    B	L_NVIC_IntEnable12
L_NVIC_IntEnable11:
;__Lib_System_101_102_103.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0472	0x2806    CMP	R0, #6
0x0474	0xD106    BNE	L_NVIC_IntEnable13
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 216 :: 		
0x0476	0x4910    LDR	R1, [PC, #64]
0x0478	0x6809    LDR	R1, [R1, #0]
0x047A	0xF4412280  ORR	R2, R1, #262144
0x047E	0x490E    LDR	R1, [PC, #56]
0x0480	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 217 :: 		
0x0482	0xE016    B	L_NVIC_IntEnable14
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 218 :: 		
; ivt start address is: 0 (R0)
0x0484	0x280F    CMP	R0, #15
0x0486	0xD106    BNE	L_NVIC_IntEnable15
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 223 :: 		
0x0488	0x490C    LDR	R1, [PC, #48]
0x048A	0x6809    LDR	R1, [R1, #0]
0x048C	0xF0410202  ORR	R2, R1, #2
0x0490	0x490A    LDR	R1, [PC, #40]
0x0492	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 224 :: 		
0x0494	0xE00D    B	L_NVIC_IntEnable16
L_NVIC_IntEnable15:
;__Lib_System_101_102_103.c, 225 :: 		
; ivt start address is: 0 (R0)
0x0496	0x2810    CMP	R0, #16
0x0498	0xD30B    BCC	L_NVIC_IntEnable17
;__Lib_System_101_102_103.c, 230 :: 		
0x049A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x049E	0x0961    LSRS	R1, R4, #5
0x04A0	0x008A    LSLS	R2, R1, #2
0x04A2	0x4907    LDR	R1, [PC, #28]
0x04A4	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 231 :: 		
0x04A6	0xF004021F  AND	R2, R4, #31
0x04AA	0xF04F0101  MOV	R1, #1
0x04AE	0x4091    LSLS	R1, R2
0x04B0	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 232 :: 		
L_NVIC_IntEnable17:
L_NVIC_IntEnable16:
L_NVIC_IntEnable14:
L_NVIC_IntEnable12:
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 233 :: 		
L_end_NVIC_IntEnable:
0x04B2	0xB001    ADD	SP, SP, #4
0x04B4	0x4770    BX	LR
0x04B6	0xBF00    NOP
0x04B8	0xED24E000  	SCB_SHCRS+0
0x04BC	0xE010E000  	STK_CTRL+0
0x04C0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_set_RTC:
;emrtc.c, 290 :: 		void set_RTC(unsigned int year, unsigned char month, unsigned char date, unsigned char hour, unsigned char minute, unsigned char second)
; hour start address is: 12 (R3)
; date start address is: 8 (R2)
; month start address is: 4 (R1)
; year start address is: 0 (R0)
0x02B4	0xB081    SUB	SP, SP, #4
0x02B6	0xF8CDE000  STR	LR, [SP, #0]
0x02BA	0xB287    UXTH	R7, R0
; hour end address is: 12 (R3)
; date end address is: 8 (R2)
; month end address is: 4 (R1)
; year end address is: 0 (R0)
; year start address is: 28 (R7)
; month start address is: 4 (R1)
; date start address is: 8 (R2)
; hour start address is: 12 (R3)
; minute start address is: 0 (R0)
0x02BC	0xF89D0004  LDRB	R0, [SP, #4]
; second start address is: 20 (R5)
0x02C0	0xF89D5008  LDRB	R5, [SP, #8]
;emrtc.c, 292 :: 		unsigned int i = 0;
;emrtc.c, 293 :: 		unsigned long counts = 0;
; counts start address is: 24 (R6)
0x02C4	0xF04F0600  MOV	R6, #0
;emrtc.c, 295 :: 		if(year > 2099)
0x02C8	0xF6400433  MOVW	R4, #2099
0x02CC	0x42A7    CMP	R7, R4
0x02CE	0xD903    BLS	L__set_RTC224
; year end address is: 28 (R7)
;emrtc.c, 297 :: 		year = 2099;
; year start address is: 16 (R4)
0x02D0	0xF6400433  MOVW	R4, #2099
; year end address is: 16 (R4)
0x02D4	0xB2A7    UXTH	R7, R4
;emrtc.c, 298 :: 		}
0x02D6	0xE7FF    B	L_set_RTC176
L__set_RTC224:
;emrtc.c, 295 :: 		if(year > 2099)
;emrtc.c, 298 :: 		}
L_set_RTC176:
;emrtc.c, 300 :: 		if(year < 1970)
; year start address is: 28 (R7)
0x02D8	0xF24074B2  MOVW	R4, #1970
0x02DC	0x42A7    CMP	R7, R4
0x02DE	0xD202    BCS	L__set_RTC225
; year end address is: 28 (R7)
;emrtc.c, 302 :: 		year = 1970;
; year start address is: 16 (R4)
0x02E0	0xF24074B2  MOVW	R4, #1970
; year end address is: 16 (R4)
;emrtc.c, 303 :: 		}
0x02E4	0xE000    B	L_set_RTC177
L__set_RTC225:
;emrtc.c, 300 :: 		if(year < 1970)
0x02E6	0xB2BC    UXTH	R4, R7
;emrtc.c, 303 :: 		}
L_set_RTC177:
;emrtc.c, 305 :: 		for(i = 1970; i < year; i++)
; year start address is: 16 (R4)
; i start address is: 40 (R10)
0x02E8	0xF2407AB2  MOVW	R10, #1970
; month end address is: 4 (R1)
; date end address is: 8 (R2)
; minute end address is: 0 (R0)
; second end address is: 20 (R5)
; counts end address is: 24 (R6)
; year end address is: 16 (R4)
; i end address is: 40 (R10)
; hour end address is: 12 (R3)
0x02EC	0xFA5FF981  UXTB	R9, R1
0x02F0	0xFA5FF885  UXTB	R8, R5
0x02F4	0xB2D5    UXTB	R5, R2
0x02F6	0xB2C7    UXTB	R7, R0
0x02F8	0x46B3    MOV	R11, R6
0x02FA	0xB2A6    UXTH	R6, R4
L_set_RTC178:
; i start address is: 40 (R10)
; year start address is: 24 (R6)
; counts start address is: 44 (R11)
; second start address is: 32 (R8)
; minute start address is: 28 (R7)
; hour start address is: 12 (R3)
; date start address is: 20 (R5)
; month start address is: 36 (R9)
0x02FC	0x45B2    CMP	R10, R6
0x02FE	0xD212    BCS	L_set_RTC179
;emrtc.c, 307 :: 		if(check_for_leap_year(i) == 1)
0x0300	0xFA1FF08A  UXTH	R0, R10
0x0304	0xF7FFFF8E  BL	_check_for_leap_year+0
0x0308	0x2801    CMP	R0, #1
0x030A	0xD103    BNE	L_set_RTC181
;emrtc.c, 309 :: 		counts += 31622400;
0x030C	0x4C32    LDR	R4, [PC, #200]
0x030E	0xEB0B0B04  ADD	R11, R11, R4, LSL #0
;emrtc.c, 310 :: 		}
0x0312	0xE003    B	L_set_RTC182
L_set_RTC181:
;emrtc.c, 314 :: 		counts += 31536000;
0x0314	0x4C31    LDR	R4, [PC, #196]
0x0316	0xEB0B0004  ADD	R0, R11, R4, LSL #0
; counts end address is: 44 (R11)
; counts start address is: 0 (R0)
; counts end address is: 0 (R0)
0x031A	0x4683    MOV	R11, R0
;emrtc.c, 315 :: 		}
L_set_RTC182:
;emrtc.c, 305 :: 		for(i = 1970; i < year; i++)
; counts start address is: 44 (R11)
0x031C	0xF10A0A01  ADD	R10, R10, #1
0x0320	0xFA1FFA8A  UXTH	R10, R10
;emrtc.c, 316 :: 		}
; year end address is: 24 (R6)
; i end address is: 40 (R10)
0x0324	0xE7EA    B	L_set_RTC178
L_set_RTC179:
;emrtc.c, 318 :: 		month -= 1;
0x0326	0xF1A90401  SUB	R4, R9, #1
; month end address is: 36 (R9)
; month start address is: 0 (R0)
0x032A	0xB2E0    UXTB	R0, R4
;emrtc.c, 320 :: 		for(i = 0; i < month; i++)
; i start address is: 4 (R1)
0x032C	0x2100    MOVS	R1, #0
; date end address is: 20 (R5)
; counts end address is: 44 (R11)
; month end address is: 0 (R0)
; hour end address is: 12 (R3)
; minute end address is: 28 (R7)
; second end address is: 32 (R8)
; i end address is: 4 (R1)
0x032E	0x46D9    MOV	R9, R11
0x0330	0xB2EE    UXTB	R6, R5
L_set_RTC183:
; i start address is: 4 (R1)
; month start address is: 0 (R0)
; date start address is: 24 (R6)
; hour start address is: 12 (R3)
; minute start address is: 28 (R7)
; second start address is: 32 (R8)
; counts start address is: 36 (R9)
0x0332	0x4281    CMP	R1, R0
0x0334	0xD20A    BCS	L_set_RTC184
;emrtc.c, 322 :: 		counts += (((unsigned long)month_table[i]) * 86400);
0x0336	0x4C2A    LDR	R4, [PC, #168]
0x0338	0x1864    ADDS	R4, R4, R1
0x033A	0x7824    LDRB	R4, [R4, #0]
0x033C	0xB2E5    UXTB	R5, R4
0x033E	0x4C29    LDR	R4, [PC, #164]
0x0340	0x436C    MULS	R4, R5, R4
0x0342	0xEB090904  ADD	R9, R9, R4, LSL #0
;emrtc.c, 320 :: 		for(i = 0; i < month; i++)
0x0346	0x1C49    ADDS	R1, R1, #1
0x0348	0xB289    UXTH	R1, R1
;emrtc.c, 323 :: 		}
; month end address is: 0 (R0)
; i end address is: 4 (R1)
0x034A	0xE7F2    B	L_set_RTC183
L_set_RTC184:
;emrtc.c, 325 :: 		if(check_for_leap_year(cal_year) == 1)
0x034C	0x4C26    LDR	R4, [PC, #152]
0x034E	0x8824    LDRH	R4, [R4, #0]
0x0350	0xB2A0    UXTH	R0, R4
0x0352	0xF7FFFF67  BL	_check_for_leap_year+0
0x0356	0x2801    CMP	R0, #1
0x0358	0xD103    BNE	L__set_RTC226
;emrtc.c, 327 :: 		counts += 86400;
0x035A	0x4C22    LDR	R4, [PC, #136]
0x035C	0xEB090004  ADD	R0, R9, R4, LSL #0
; counts end address is: 36 (R9)
; counts start address is: 0 (R0)
; counts end address is: 0 (R0)
;emrtc.c, 328 :: 		}
0x0360	0xE000    B	L_set_RTC186
L__set_RTC226:
;emrtc.c, 325 :: 		if(check_for_leap_year(cal_year) == 1)
0x0362	0x4648    MOV	R0, R9
;emrtc.c, 328 :: 		}
L_set_RTC186:
;emrtc.c, 330 :: 		counts += ((unsigned long)(date - 1) * 86400);
; counts start address is: 0 (R0)
0x0364	0x1E74    SUBS	R4, R6, #1
0x0366	0xB224    SXTH	R4, R4
; date end address is: 24 (R6)
0x0368	0xB225    SXTH	R5, R4
0x036A	0x4C1E    LDR	R4, [PC, #120]
0x036C	0x436C    MULS	R4, R5, R4
0x036E	0x1906    ADDS	R6, R0, R4
; counts end address is: 0 (R0)
;emrtc.c, 331 :: 		counts += ((unsigned long)hour * 3600);
0x0370	0xB2DD    UXTB	R5, R3
; hour end address is: 12 (R3)
0x0372	0xF6406410  MOVW	R4, #3600
0x0376	0x436C    MULS	R4, R5, R4
0x0378	0x1936    ADDS	R6, R6, R4
;emrtc.c, 332 :: 		counts += ((unsigned long)minute * 60);
0x037A	0xB2FD    UXTB	R5, R7
; minute end address is: 28 (R7)
0x037C	0x243C    MOVS	R4, #60
0x037E	0x436C    MULS	R4, R5, R4
0x0380	0x1934    ADDS	R4, R6, R4
;emrtc.c, 333 :: 		counts += second;
0x0382	0xEB040608  ADD	R6, R4, R8, LSL #0
; second end address is: 32 (R8)
;emrtc.c, 335 :: 		enable_power_control_module(true);
0x0386	0x2501    MOVS	R5, #1
0x0388	0x4C18    LDR	R4, [PC, #96]
0x038A	0x6025    STR	R5, [R4, #0]
;emrtc.c, 336 :: 		enable_backup_module(true);
0x038C	0x4C18    LDR	R4, [PC, #96]
0x038E	0x6025    STR	R5, [R4, #0]
;emrtc.c, 338 :: 		disable_backup_domain_write_protection(true);
0x0390	0x4C18    LDR	R4, [PC, #96]
0x0392	0x6025    STR	R5, [R4, #0]
;emrtc.c, 340 :: 		set_RTC_configuration_flag(true);
0x0394	0x4C18    LDR	R4, [PC, #96]
0x0396	0x6025    STR	R5, [R4, #0]
;emrtc.c, 341 :: 		set_RTC_counter(counts);
0x0398	0x2500    MOVS	R5, #0
0x039A	0x4C18    LDR	R4, [PC, #96]
0x039C	0x6025    STR	R5, [R4, #0]
0x039E	0x2500    MOVS	R5, #0
0x03A0	0x4C17    LDR	R4, [PC, #92]
0x03A2	0x6025    STR	R5, [R4, #0]
0x03A4	0xF64F74FF  MOVW	R4, #65535
0x03A8	0xEA040506  AND	R5, R4, R6, LSL #0
0x03AC	0x4C13    LDR	R4, [PC, #76]
0x03AE	0x6025    STR	R5, [R4, #0]
0x03B0	0x0C35    LSRS	R5, R6, #16
0x03B2	0x4C13    LDR	R4, [PC, #76]
0x03B4	0x6025    STR	R5, [R4, #0]
;emrtc.c, 342 :: 		set_RTC_configuration_flag(false);
0x03B6	0x2500    MOVS	R5, #0
0x03B8	0x4C0F    LDR	R4, [PC, #60]
0x03BA	0x6025    STR	R5, [R4, #0]
;emrtc.c, 344 :: 		while(get_RTC_operation_state() == false);
L_set_RTC190:
0x03BC	0x4C11    LDR	R4, [PC, #68]
0x03BE	0x6824    LDR	R4, [R4, #0]
0x03C0	0xF0040420  AND	R4, R4, #32
0x03C4	0xB904    CBNZ	R4, L_set_RTC191
0x03C6	0xE7F9    B	L_set_RTC190
L_set_RTC191:
;emrtc.c, 346 :: 		disable_backup_domain_write_protection(false);
0x03C8	0x2500    MOVS	R5, #0
0x03CA	0x4C0A    LDR	R4, [PC, #40]
0x03CC	0x6025    STR	R5, [R4, #0]
;emrtc.c, 347 :: 		}
L_end_set_RTC:
0x03CE	0xF8DDE000  LDR	LR, [SP, #0]
0x03D2	0xB001    ADD	SP, SP, #4
0x03D4	0x4770    BX	LR
0x03D6	0xBF00    NOP
0x03D8	0x850001E2  	#31622400
0x03DC	0x338001E1  	#31536000
0x03E0	0x16050000  	_month_table+0
0x03E4	0x51800001  	#86400
0x03E8	0x00062000  	_cal_year+0
0x03EC	0x03F04242  	RCC_APB1ENRbits+0
0x03F0	0x03EC4242  	RCC_APB1ENRbits+0
0x03F4	0x0020420E  	PWR_CRbits+0
0x03F8	0x00904205  	RTC_CRLbits+0
0x03FC	0x281C4000  	RTC_CNTL+0
0x0400	0x28184000  	RTC_CNTH+0
0x0404	0x28044000  	RTC_CRL+0
; end of _set_RTC
_check_for_leap_year:
;emrtc.c, 350 :: 		unsigned char check_for_leap_year(unsigned int year)
; year start address is: 0 (R0)
0x0224	0xB081    SUB	SP, SP, #4
; year end address is: 0 (R0)
; year start address is: 0 (R0)
;emrtc.c, 352 :: 		if(year % 4 == 0)
0x0226	0xF0000103  AND	R1, R0, #3
0x022A	0xB289    UXTH	R1, R1
0x022C	0xB9A1    CBNZ	R1, L_check_for_leap_year192
;emrtc.c, 354 :: 		if(year % 100 == 0)
0x022E	0x2264    MOVS	R2, #100
0x0230	0xFBB0F1F2  UDIV	R1, R0, R2
0x0234	0xFB020111  MLS	R1, R2, R1, R0
0x0238	0xB289    UXTH	R1, R1
0x023A	0xB959    CBNZ	R1, L_check_for_leap_year193
;emrtc.c, 356 :: 		if(year % 400 == 0)
0x023C	0xF2401290  MOVW	R2, #400
0x0240	0xFBB0F1F2  UDIV	R1, R0, R2
0x0244	0xFB020111  MLS	R1, R2, R1, R0
0x0248	0xB289    UXTH	R1, R1
; year end address is: 0 (R0)
0x024A	0xB909    CBNZ	R1, L_check_for_leap_year194
;emrtc.c, 358 :: 		return 1;
0x024C	0x2001    MOVS	R0, #1
0x024E	0xE004    B	L_end_check_for_leap_year
;emrtc.c, 359 :: 		}
L_check_for_leap_year194:
;emrtc.c, 363 :: 		return 0;
0x0250	0x2000    MOVS	R0, #0
0x0252	0xE002    B	L_end_check_for_leap_year
;emrtc.c, 365 :: 		}
L_check_for_leap_year193:
;emrtc.c, 369 :: 		return 1;
0x0254	0x2001    MOVS	R0, #1
0x0256	0xE000    B	L_end_check_for_leap_year
;emrtc.c, 371 :: 		}
L_check_for_leap_year192:
;emrtc.c, 375 :: 		return 0;
0x0258	0x2000    MOVS	R0, #0
;emrtc.c, 377 :: 		}
L_end_check_for_leap_year:
0x025A	0xB001    ADD	SP, SP, #4
0x025C	0x4770    BX	LR
; end of _check_for_leap_year
_settings:
;emrtc.c, 466 :: 		void settings()
0x11F8	0xB086    SUB	SP, SP, #24
0x11FA	0xF8CDE000  STR	LR, [SP, #0]
;emrtc.c, 468 :: 		if(get_GPIOA_pin_state(set_button_pin) == low)
0x11FE	0x484C    LDR	R0, [PC, #304]
0x1200	0x6800    LDR	R0, [R0, #0]
0x1202	0xF0000001  AND	R0, R0, #1
0x1206	0x2800    CMP	R0, #0
0x1208	0xF040808D  BNE	L_settings221
;emrtc.c, 470 :: 		while(get_GPIOA_pin_state(set_button_pin) == low);
L_settings222:
0x120C	0x4848    LDR	R0, [PC, #288]
0x120E	0x6800    LDR	R0, [R0, #0]
0x1210	0xF0000001  AND	R0, R0, #1
0x1214	0xB900    CBNZ	R0, L_settings223
0x1216	0xE7F9    B	L_settings222
L_settings223:
;emrtc.c, 471 :: 		NVIC_IntDisable(IVT_INT_RTC);
0x1218	0xF2400013  MOVW	R0, #19
0x121C	0xF7FFFB4E  BL	_NVIC_IntDisable+0
;emrtc.c, 472 :: 		update_time = 0;
0x1220	0x2100    MOVS	R1, #0
0x1222	0x4844    LDR	R0, [PC, #272]
0x1224	0x6001    STR	R1, [R0, #0]
;emrtc.c, 474 :: 		cal_hour = change_value(5, 1, cal_hour, 0, 23, 0);
0x1226	0x2200    MOVS	R2, #0
0x1228	0x2117    MOVS	R1, #23
0x122A	0xB209    SXTH	R1, R1
0x122C	0x4842    LDR	R0, [PC, #264]
0x122E	0x9005    STR	R0, [SP, #20]
0x1230	0x7800    LDRB	R0, [R0, #0]
0x1232	0xB404    PUSH	(R2)
0x1234	0xB402    PUSH	(R1)
0x1236	0x2300    MOVS	R3, #0
0x1238	0xB21B    SXTH	R3, R3
0x123A	0xB202    SXTH	R2, R0
0x123C	0x2101    MOVS	R1, #1
0x123E	0x2005    MOVS	R0, #5
0x1240	0xF7FFFA82  BL	_change_value+0
0x1244	0xB002    ADD	SP, SP, #8
0x1246	0x493C    LDR	R1, [PC, #240]
0x1248	0x7008    STRB	R0, [R1, #0]
;emrtc.c, 475 :: 		cal_minute = change_value(8, 1, cal_minute, 0, 59, 0);
0x124A	0x2200    MOVS	R2, #0
0x124C	0x213B    MOVS	R1, #59
0x124E	0xB209    SXTH	R1, R1
0x1250	0x483A    LDR	R0, [PC, #232]
0x1252	0x9004    STR	R0, [SP, #16]
0x1254	0x7800    LDRB	R0, [R0, #0]
0x1256	0xB404    PUSH	(R2)
0x1258	0xB402    PUSH	(R1)
0x125A	0x2300    MOVS	R3, #0
0x125C	0xB21B    SXTH	R3, R3
0x125E	0xB202    SXTH	R2, R0
0x1260	0x2101    MOVS	R1, #1
0x1262	0x2008    MOVS	R0, #8
0x1264	0xF7FFFA70  BL	_change_value+0
0x1268	0xB002    ADD	SP, SP, #8
0x126A	0x4934    LDR	R1, [PC, #208]
0x126C	0x7008    STRB	R0, [R1, #0]
;emrtc.c, 476 :: 		cal_second = change_value(11, 1, cal_second, 0, 59, 0);
0x126E	0x2200    MOVS	R2, #0
0x1270	0x213B    MOVS	R1, #59
0x1272	0xB209    SXTH	R1, R1
0x1274	0x4832    LDR	R0, [PC, #200]
0x1276	0x9003    STR	R0, [SP, #12]
0x1278	0x7800    LDRB	R0, [R0, #0]
0x127A	0xB404    PUSH	(R2)
0x127C	0xB402    PUSH	(R1)
0x127E	0x2300    MOVS	R3, #0
0x1280	0xB21B    SXTH	R3, R3
0x1282	0xB202    SXTH	R2, R0
0x1284	0x2101    MOVS	R1, #1
0x1286	0x200B    MOVS	R0, #11
0x1288	0xF7FFFA5E  BL	_change_value+0
0x128C	0xB002    ADD	SP, SP, #8
0x128E	0x492C    LDR	R1, [PC, #176]
0x1290	0x7008    STRB	R0, [R1, #0]
;emrtc.c, 477 :: 		cal_date = change_value(4, 2, cal_date, 1, 31, 0);
0x1292	0x2200    MOVS	R2, #0
0x1294	0x211F    MOVS	R1, #31
0x1296	0xB209    SXTH	R1, R1
0x1298	0x482A    LDR	R0, [PC, #168]
0x129A	0x9002    STR	R0, [SP, #8]
0x129C	0x7800    LDRB	R0, [R0, #0]
0x129E	0xB404    PUSH	(R2)
0x12A0	0xB402    PUSH	(R1)
0x12A2	0x2301    MOVS	R3, #1
0x12A4	0xB21B    SXTH	R3, R3
0x12A6	0xB202    SXTH	R2, R0
0x12A8	0x2102    MOVS	R1, #2
0x12AA	0x2004    MOVS	R0, #4
0x12AC	0xF7FFFA4C  BL	_change_value+0
0x12B0	0xB002    ADD	SP, SP, #8
0x12B2	0x4924    LDR	R1, [PC, #144]
0x12B4	0x7008    STRB	R0, [R1, #0]
;emrtc.c, 478 :: 		cal_month = change_value(7, 2, cal_month, 1, 12, 0);
0x12B6	0x2200    MOVS	R2, #0
0x12B8	0x210C    MOVS	R1, #12
0x12BA	0xB209    SXTH	R1, R1
0x12BC	0x4822    LDR	R0, [PC, #136]
0x12BE	0x9001    STR	R0, [SP, #4]
0x12C0	0x7800    LDRB	R0, [R0, #0]
0x12C2	0xB404    PUSH	(R2)
0x12C4	0xB402    PUSH	(R1)
0x12C6	0x2301    MOVS	R3, #1
0x12C8	0xB21B    SXTH	R3, R3
0x12CA	0xB202    SXTH	R2, R0
0x12CC	0x2102    MOVS	R1, #2
0x12CE	0x2007    MOVS	R0, #7
0x12D0	0xF7FFFA3A  BL	_change_value+0
0x12D4	0xB002    ADD	SP, SP, #8
0x12D6	0x491C    LDR	R1, [PC, #112]
0x12D8	0x7008    STRB	R0, [R1, #0]
;emrtc.c, 479 :: 		cal_year = change_value(10, 2, cal_year, 1970, 2099, 1);
0x12DA	0x2201    MOVS	R2, #1
0x12DC	0xF6400133  MOVW	R1, #2099
0x12E0	0xB209    SXTH	R1, R1
0x12E2	0x481A    LDR	R0, [PC, #104]
0x12E4	0x8800    LDRH	R0, [R0, #0]
0x12E6	0xB404    PUSH	(R2)
0x12E8	0xB402    PUSH	(R1)
0x12EA	0xF24073B2  MOVW	R3, #1970
0x12EE	0xB21B    SXTH	R3, R3
0x12F0	0xB202    SXTH	R2, R0
0x12F2	0x2102    MOVS	R1, #2
0x12F4	0x200A    MOVS	R0, #10
0x12F6	0xF7FFFA27  BL	_change_value+0
0x12FA	0xB002    ADD	SP, SP, #8
0x12FC	0x4913    LDR	R1, [PC, #76]
0x12FE	0x8008    STRH	R0, [R1, #0]
;emrtc.c, 481 :: 		set_RTC(cal_year, cal_month, cal_date, cal_hour, cal_minute, cal_second);
0x1300	0x9903    LDR	R1, [SP, #12]
0x1302	0x780D    LDRB	R5, [R1, #0]
0x1304	0x9904    LDR	R1, [SP, #16]
0x1306	0x780C    LDRB	R4, [R1, #0]
0x1308	0x9905    LDR	R1, [SP, #20]
0x130A	0x780B    LDRB	R3, [R1, #0]
0x130C	0x9902    LDR	R1, [SP, #8]
0x130E	0x780A    LDRB	R2, [R1, #0]
0x1310	0x9901    LDR	R1, [SP, #4]
0x1312	0x7809    LDRB	R1, [R1, #0]
0x1314	0xB420    PUSH	(R5)
0x1316	0xB410    PUSH	(R4)
0x1318	0xF7FEFFCC  BL	_set_RTC+0
0x131C	0xB002    ADD	SP, SP, #8
;emrtc.c, 482 :: 		NVIC_IntEnable(IVT_INT_RTC);
0x131E	0xF2400013  MOVW	R0, #19
0x1322	0xF7FFF893  BL	_NVIC_IntEnable+0
;emrtc.c, 483 :: 		}
L_settings221:
;emrtc.c, 484 :: 		}
L_end_settings:
0x1326	0xF8DDE000  LDR	LR, [SP, #0]
0x132A	0xB006    ADD	SP, SP, #24
0x132C	0x4770    BX	LR
0x132E	0xBF00    NOP
0x1330	0x08084001  	GPIOA_IDR+0
0x1334	0x00A02200  	_update_time+0
0x1338	0x00002000  	_cal_hour+0
0x133C	0x00012000  	_cal_minute+0
0x1340	0x00022000  	_cal_second+0
0x1344	0x00032000  	_cal_date+0
0x1348	0x00042000  	_cal_month+0
0x134C	0x00062000  	_cal_year+0
; end of _settings
_NVIC_IntDisable:
;__Lib_System_101_102_103.c, 248 :: 		
; ivt start address is: 0 (R0)
0x08BC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 260 :: 		
0x08BE	0x2804    CMP	R0, #4
0x08C0	0xD107    BNE	L_NVIC_IntDisable18
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 265 :: 		
0x08C2	0x491B    LDR	R1, [PC, #108]
0x08C4	0x680A    LDR	R2, [R1, #0]
0x08C6	0xF46F3180  MVN	R1, #65536
0x08CA	0x400A    ANDS	R2, R1
0x08CC	0x4918    LDR	R1, [PC, #96]
0x08CE	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 266 :: 		
0x08D0	0xE02B    B	L_NVIC_IntDisable19
L_NVIC_IntDisable18:
;__Lib_System_101_102_103.c, 267 :: 		
; ivt start address is: 0 (R0)
0x08D2	0x2805    CMP	R0, #5
0x08D4	0xD107    BNE	L_NVIC_IntDisable20
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 272 :: 		
0x08D6	0x4916    LDR	R1, [PC, #88]
0x08D8	0x680A    LDR	R2, [R1, #0]
0x08DA	0xF46F3100  MVN	R1, #131072
0x08DE	0x400A    ANDS	R2, R1
0x08E0	0x4913    LDR	R1, [PC, #76]
0x08E2	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 273 :: 		
0x08E4	0xE021    B	L_NVIC_IntDisable21
L_NVIC_IntDisable20:
;__Lib_System_101_102_103.c, 274 :: 		
; ivt start address is: 0 (R0)
0x08E6	0x2806    CMP	R0, #6
0x08E8	0xD107    BNE	L_NVIC_IntDisable22
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 279 :: 		
0x08EA	0x4911    LDR	R1, [PC, #68]
0x08EC	0x680A    LDR	R2, [R1, #0]
0x08EE	0xF46F2180  MVN	R1, #262144
0x08F2	0x400A    ANDS	R2, R1
0x08F4	0x490E    LDR	R1, [PC, #56]
0x08F6	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 280 :: 		
0x08F8	0xE017    B	L_NVIC_IntDisable23
L_NVIC_IntDisable22:
;__Lib_System_101_102_103.c, 281 :: 		
; ivt start address is: 0 (R0)
0x08FA	0x280F    CMP	R0, #15
0x08FC	0xD107    BNE	L_NVIC_IntDisable24
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 286 :: 		
0x08FE	0x490D    LDR	R1, [PC, #52]
0x0900	0x680A    LDR	R2, [R1, #0]
0x0902	0xF06F0102  MVN	R1, #2
0x0906	0x400A    ANDS	R2, R1
0x0908	0x490A    LDR	R1, [PC, #40]
0x090A	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 287 :: 		
0x090C	0xE00D    B	L_NVIC_IntDisable25
L_NVIC_IntDisable24:
;__Lib_System_101_102_103.c, 288 :: 		
; ivt start address is: 0 (R0)
0x090E	0x2810    CMP	R0, #16
0x0910	0xD30B    BCC	L_NVIC_IntDisable26
;__Lib_System_101_102_103.c, 293 :: 		
0x0912	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0916	0x0961    LSRS	R1, R4, #5
0x0918	0x008A    LSLS	R2, R1, #2
0x091A	0x4907    LDR	R1, [PC, #28]
0x091C	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 294 :: 		
0x091E	0xF004021F  AND	R2, R4, #31
0x0922	0xF04F0101  MOV	R1, #1
0x0926	0x4091    LSLS	R1, R2
0x0928	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 295 :: 		
L_NVIC_IntDisable26:
L_NVIC_IntDisable25:
L_NVIC_IntDisable23:
L_NVIC_IntDisable21:
L_NVIC_IntDisable19:
;__Lib_System_101_102_103.c, 296 :: 		
L_end_NVIC_IntDisable:
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
0x092E	0xBF00    NOP
0x0930	0xED24E000  	SCB_SHCRS+0
0x0934	0xE010E000  	STK_CTRL+0
0x0938	0xE180E000  	NVIC_ICER0+0
; end of _NVIC_IntDisable
_change_value:
;emrtc.c, 402 :: 		unsigned int change_value(unsigned char x_pos, unsigned char y_pos, signed int value, signed int value_min, signed int value_max, unsigned char value_type)
0x0748	0xB087    SUB	SP, SP, #28
0x074A	0xF8CDE000  STR	LR, [SP, #0]
0x074E	0xF88D000C  STRB	R0, [SP, #12]
0x0752	0xF88D1010  STRB	R1, [SP, #16]
0x0756	0xF8AD2014  STRH	R2, [SP, #20]
0x075A	0xF8AD3018  STRH	R3, [SP, #24]
0x075E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0762	0xF8AD401C  STRH	R4, [SP, #28]
0x0766	0xF89D4020  LDRB	R4, [SP, #32]
0x076A	0xF88D4020  STRB	R4, [SP, #32]
;emrtc.c, 404 :: 		while(1)
L_change_value198:
;emrtc.c, 406 :: 		switch(value_type)
0x076E	0xE02A    B	L_change_value200
;emrtc.c, 408 :: 		case 1:
L_change_value202:
;emrtc.c, 410 :: 		lcd_out(y_pos, x_pos, "    ");
0x0770	0x2420    MOVS	R4, #32
0x0772	0xF88D4004  STRB	R4, [SP, #4]
0x0776	0x2420    MOVS	R4, #32
0x0778	0xF88D4005  STRB	R4, [SP, #5]
0x077C	0x2420    MOVS	R4, #32
0x077E	0xF88D4006  STRB	R4, [SP, #6]
0x0782	0x2420    MOVS	R4, #32
0x0784	0xF88D4007  STRB	R4, [SP, #7]
0x0788	0x2400    MOVS	R4, #0
0x078A	0xF88D4008  STRB	R4, [SP, #8]
0x078E	0xAC01    ADD	R4, SP, #4
0x0790	0x4622    MOV	R2, R4
0x0792	0xF89D100C  LDRB	R1, [SP, #12]
0x0796	0xF89D0010  LDRB	R0, [SP, #16]
0x079A	0xF000FB6F  BL	_Lcd_Out+0
;emrtc.c, 411 :: 		break;
0x079E	0xE017    B	L_change_value201
;emrtc.c, 413 :: 		default:
L_change_value203:
;emrtc.c, 415 :: 		lcd_out(y_pos, x_pos, "  ");
0x07A0	0x2420    MOVS	R4, #32
0x07A2	0xF88D4009  STRB	R4, [SP, #9]
0x07A6	0x2420    MOVS	R4, #32
0x07A8	0xF88D400A  STRB	R4, [SP, #10]
0x07AC	0x2400    MOVS	R4, #0
0x07AE	0xF88D400B  STRB	R4, [SP, #11]
0x07B2	0xF10D0409  ADD	R4, SP, #9
0x07B6	0x4622    MOV	R2, R4
0x07B8	0xF89D100C  LDRB	R1, [SP, #12]
0x07BC	0xF89D0010  LDRB	R0, [SP, #16]
0x07C0	0xF000FB5C  BL	_Lcd_Out+0
;emrtc.c, 416 :: 		break;
0x07C4	0xE004    B	L_change_value201
;emrtc.c, 418 :: 		}
L_change_value200:
0x07C6	0xF89D4020  LDRB	R4, [SP, #32]
0x07CA	0x2C01    CMP	R4, #1
0x07CC	0xD0D0    BEQ	L_change_value202
0x07CE	0xE7E7    B	L_change_value203
L_change_value201:
;emrtc.c, 419 :: 		delay_ms(60);
0x07D0	0xF64F477F  MOVW	R7, #64639
0x07D4	0xF2C0070A  MOVT	R7, #10
L_change_value204:
0x07D8	0x1E7F    SUBS	R7, R7, #1
0x07DA	0xD1FD    BNE	L_change_value204
0x07DC	0xBF00    NOP
0x07DE	0xBF00    NOP
0x07E0	0xBF00    NOP
0x07E2	0xBF00    NOP
0x07E4	0xBF00    NOP
;emrtc.c, 421 :: 		if(get_GPIOA_pin_state(inc_button_pin) == low)
0x07E6	0x4C34    LDR	R4, [PC, #208]
0x07E8	0x6824    LDR	R4, [R4, #0]
0x07EA	0xF0040402  AND	R4, R4, #2
0x07EE	0xB924    CBNZ	R4, L_change_value206
;emrtc.c, 423 :: 		value++;
0x07F0	0xF9BD4014  LDRSH	R4, [SP, #20]
0x07F4	0x1C64    ADDS	R4, R4, #1
0x07F6	0xF8AD4014  STRH	R4, [SP, #20]
;emrtc.c, 424 :: 		}
L_change_value206:
;emrtc.c, 426 :: 		if(value > value_max)
0x07FA	0xF9BD501C  LDRSH	R5, [SP, #28]
0x07FE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0802	0x42AC    CMP	R4, R5
0x0804	0xDD03    BLE	L_change_value207
;emrtc.c, 428 :: 		value = value_min;
0x0806	0xF9BD4018  LDRSH	R4, [SP, #24]
0x080A	0xF8AD4014  STRH	R4, [SP, #20]
;emrtc.c, 429 :: 		}
L_change_value207:
;emrtc.c, 431 :: 		if(get_GPIOA_pin_state(dec_button_pin) == low)
0x080E	0x4C2A    LDR	R4, [PC, #168]
0x0810	0x6824    LDR	R4, [R4, #0]
0x0812	0xF0040404  AND	R4, R4, #4
0x0816	0xB924    CBNZ	R4, L_change_value208
;emrtc.c, 433 :: 		value--;
0x0818	0xF9BD4014  LDRSH	R4, [SP, #20]
0x081C	0x1E64    SUBS	R4, R4, #1
0x081E	0xF8AD4014  STRH	R4, [SP, #20]
;emrtc.c, 434 :: 		}
L_change_value208:
;emrtc.c, 436 :: 		if(value < value_min)
0x0822	0xF9BD5018  LDRSH	R5, [SP, #24]
0x0826	0xF9BD4014  LDRSH	R4, [SP, #20]
0x082A	0x42AC    CMP	R4, R5
0x082C	0xDA03    BGE	L_change_value209
;emrtc.c, 438 :: 		value = value_max;
0x082E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0832	0xF8AD4014  STRH	R4, [SP, #20]
;emrtc.c, 439 :: 		}
L_change_value209:
;emrtc.c, 441 :: 		switch(value_type)
0x0836	0xE011    B	L_change_value210
;emrtc.c, 443 :: 		case 1:
L_change_value212:
;emrtc.c, 445 :: 		show_year(x_pos, y_pos, ((unsigned int)value));
0x0838	0xF8BD2014  LDRH	R2, [SP, #20]
0x083C	0xF89D1010  LDRB	R1, [SP, #16]
0x0840	0xF89D000C  LDRB	R0, [SP, #12]
0x0844	0xF7FFFE4E  BL	_show_year+0
;emrtc.c, 446 :: 		break;
0x0848	0xE00D    B	L_change_value211
;emrtc.c, 448 :: 		default:
L_change_value213:
;emrtc.c, 450 :: 		show_value(x_pos, y_pos, ((unsigned char)value));
0x084A	0xF89D2014  LDRB	R2, [SP, #20]
0x084E	0xF89D1010  LDRB	R1, [SP, #16]
0x0852	0xF89D000C  LDRB	R0, [SP, #12]
0x0856	0xF7FFFD03  BL	_show_value+0
;emrtc.c, 451 :: 		break;
0x085A	0xE004    B	L_change_value211
;emrtc.c, 453 :: 		}
L_change_value210:
0x085C	0xF89D4020  LDRB	R4, [SP, #32]
0x0860	0x2C01    CMP	R4, #1
0x0862	0xD0E9    BEQ	L_change_value212
0x0864	0xE7F1    B	L_change_value213
L_change_value211:
;emrtc.c, 454 :: 		delay_ms(90);
0x0866	0xF64727BF  MOVW	R7, #31423
0x086A	0xF2C00710  MOVT	R7, #16
0x086E	0xBF00    NOP
0x0870	0xBF00    NOP
L_change_value214:
0x0872	0x1E7F    SUBS	R7, R7, #1
0x0874	0xD1FD    BNE	L_change_value214
0x0876	0xBF00    NOP
0x0878	0xBF00    NOP
0x087A	0xBF00    NOP
;emrtc.c, 456 :: 		if(get_GPIOA_pin_state(esc_button_pin) == low)
0x087C	0x4C0E    LDR	R4, [PC, #56]
0x087E	0x6824    LDR	R4, [R4, #0]
0x0880	0xF0040408  AND	R4, R4, #8
0x0884	0xB99C    CBNZ	R4, L_change_value216
;emrtc.c, 458 :: 		while(get_GPIOA_pin_state(esc_button_pin) == low);
L_change_value217:
0x0886	0x4C0C    LDR	R4, [PC, #48]
0x0888	0x6824    LDR	R4, [R4, #0]
0x088A	0xF0040408  AND	R4, R4, #8
0x088E	0xB904    CBNZ	R4, L_change_value218
0x0890	0xE7F9    B	L_change_value217
L_change_value218:
;emrtc.c, 459 :: 		delay_ms(200);
0x0892	0xF64967FF  MOVW	R7, #40703
0x0896	0xF2C00724  MOVT	R7, #36
L_change_value219:
0x089A	0x1E7F    SUBS	R7, R7, #1
0x089C	0xD1FD    BNE	L_change_value219
0x089E	0xBF00    NOP
0x08A0	0xBF00    NOP
0x08A2	0xBF00    NOP
0x08A4	0xBF00    NOP
0x08A6	0xBF00    NOP
;emrtc.c, 460 :: 		return value;
0x08A8	0xF9BD0014  LDRSH	R0, [SP, #20]
0x08AC	0xE000    B	L_end_change_value
;emrtc.c, 461 :: 		}
L_change_value216:
;emrtc.c, 462 :: 		};
0x08AE	0xE75E    B	L_change_value198
;emrtc.c, 463 :: 		}
L_end_change_value:
0x08B0	0xF8DDE000  LDR	LR, [SP, #0]
0x08B4	0xB007    ADD	SP, SP, #28
0x08B6	0x4770    BX	LR
0x08B8	0x08084001  	GPIOA_IDR+0
; end of _change_value
_show_year:
;emrtc.c, 391 :: 		void show_year(unsigned char x_pos, unsigned char y_pos, unsigned int value)
; value start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x04E4	0xB082    SUB	SP, SP, #8
0x04E6	0xF8CDE000  STR	LR, [SP, #0]
0x04EA	0xFA5FFB80  UXTB	R11, R0
0x04EE	0xB290    UXTH	R0, R2
0x04F0	0xFA5FFC81  UXTB	R12, R1
; value end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 44 (R11)
; y_pos start address is: 48 (R12)
; value start address is: 0 (R0)
;emrtc.c, 393 :: 		unsigned char temp = 0;
;emrtc.c, 395 :: 		temp = (value / 100);
0x04F4	0x2364    MOVS	R3, #100
0x04F6	0xFBB0F3F3  UDIV	R3, R0, R3
;emrtc.c, 396 :: 		show_value(x_pos, y_pos, temp);
0x04FA	0xF8AD0004  STRH	R0, [SP, #4]
0x04FE	0xB2DA    UXTB	R2, R3
0x0500	0xFA5FF18C  UXTB	R1, R12
0x0504	0xFA5FF08B  UXTB	R0, R11
0x0508	0xF7FFFEAA  BL	_show_value+0
0x050C	0xF8BD0004  LDRH	R0, [SP, #4]
;emrtc.c, 397 :: 		temp = (value % 100);
0x0510	0x2364    MOVS	R3, #100
0x0512	0xFBB0F4F3  UDIV	R4, R0, R3
0x0516	0xFB030414  MLS	R4, R3, R4, R0
; value end address is: 0 (R0)
;emrtc.c, 398 :: 		show_value((x_pos + 2), y_pos, temp);
0x051A	0xF10B0302  ADD	R3, R11, #2
; x_pos end address is: 44 (R11)
0x051E	0xB2E2    UXTB	R2, R4
0x0520	0xFA5FF18C  UXTB	R1, R12
; y_pos end address is: 48 (R12)
0x0524	0xB2D8    UXTB	R0, R3
0x0526	0xF7FFFE9B  BL	_show_value+0
;emrtc.c, 399 :: 		}
L_end_show_year:
0x052A	0xF8DDE000  LDR	LR, [SP, #0]
0x052E	0xB002    ADD	SP, SP, #8
0x0530	0x4770    BX	LR
; end of _show_year
_show_value:
;emrtc.c, 380 :: 		void show_value(unsigned char x_pos, unsigned char y_pos, unsigned char value)
; value start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x0260	0xB081    SUB	SP, SP, #4
0x0262	0xF8CDE000  STR	LR, [SP, #0]
0x0266	0xFA5FF880  UXTB	R8, R0
0x026A	0xFA5FF981  UXTB	R9, R1
0x026E	0xFA5FFA82  UXTB	R10, R2
; value end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 32 (R8)
; y_pos start address is: 36 (R9)
; value start address is: 40 (R10)
;emrtc.c, 382 :: 		unsigned char ch = 0;
;emrtc.c, 384 :: 		ch = (value / 10);
0x0272	0x230A    MOVS	R3, #10
0x0274	0xFBBAF3F3  UDIV	R3, R10, R3
0x0278	0xB2DB    UXTB	R3, R3
;emrtc.c, 385 :: 		lcd_chr(y_pos, x_pos, (ch + 0x30));
0x027A	0x3330    ADDS	R3, #48
0x027C	0xB2DA    UXTB	R2, R3
0x027E	0xFA5FF188  UXTB	R1, R8
0x0282	0xFA5FF089  UXTB	R0, R9
0x0286	0xF7FFFF53  BL	_Lcd_Chr+0
;emrtc.c, 386 :: 		ch = (value % 10);
0x028A	0x240A    MOVS	R4, #10
0x028C	0xFBBAF3F4  UDIV	R3, R10, R4
0x0290	0xFB04A313  MLS	R3, R4, R3, R10
0x0294	0xB2DB    UXTB	R3, R3
; value end address is: 40 (R10)
;emrtc.c, 387 :: 		lcd_chr(y_pos, (x_pos + 1), (ch + 0x30));
0x0296	0xF2030430  ADDW	R4, R3, #48
0x029A	0xF1080301  ADD	R3, R8, #1
; x_pos end address is: 32 (R8)
0x029E	0xB2E2    UXTB	R2, R4
0x02A0	0xB2D9    UXTB	R1, R3
0x02A2	0xFA5FF089  UXTB	R0, R9
; y_pos end address is: 36 (R9)
0x02A6	0xF7FFFF43  BL	_Lcd_Chr+0
;emrtc.c, 388 :: 		}
L_end_show_value:
0x02AA	0xF8DDE000  LDR	LR, [SP, #0]
0x02AE	0xB001    ADD	SP, SP, #4
0x02B0	0x4770    BX	LR
; end of _show_value
_Lcd_Chr:
;__Lib_Lcd.c, 58 :: 		
; out_char start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
0x0132	0xF8CDE000  STR	LR, [SP, #0]
0x0136	0xB2D6    UXTB	R6, R2
; out_char end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; out_char start address is: 24 (R6)
;__Lib_Lcd.c, 59 :: 		
0x0138	0xE009    B	L_Lcd_Chr4
; row end address is: 0 (R0)
;__Lib_Lcd.c, 60 :: 		
L_Lcd_Chr6:
; row start address is: 0 (R0)
0x013A	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x013C	0xE010    B	L_Lcd_Chr5
;__Lib_Lcd.c, 61 :: 		
L_Lcd_Chr7:
; row start address is: 0 (R0)
0x013E	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0140	0xE00E    B	L_Lcd_Chr5
;__Lib_Lcd.c, 62 :: 		
L_Lcd_Chr8:
; row start address is: 0 (R0)
0x0142	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x0144	0xE00C    B	L_Lcd_Chr5
;__Lib_Lcd.c, 63 :: 		
L_Lcd_Chr9:
; row start address is: 0 (R0)
0x0146	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0148	0xE00A    B	L_Lcd_Chr5
;__Lib_Lcd.c, 64 :: 		
L_Lcd_Chr10:
; row start address is: 0 (R0)
0x014A	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 65 :: 		
0x014C	0xE008    B	L_Lcd_Chr5
L_Lcd_Chr4:
0x014E	0x2801    CMP	R0, #1
0x0150	0xD0F3    BEQ	L_Lcd_Chr6
0x0152	0x2802    CMP	R0, #2
0x0154	0xD0F3    BEQ	L_Lcd_Chr7
0x0156	0x2803    CMP	R0, #3
0x0158	0xD0F3    BEQ	L_Lcd_Chr8
0x015A	0x2804    CMP	R0, #4
0x015C	0xD0F3    BEQ	L_Lcd_Chr9
; row end address is: 0 (R0)
0x015E	0xE7F4    B	L_Lcd_Chr10
L_Lcd_Chr5:
;__Lib_Lcd.c, 67 :: 		
; row start address is: 0 (R0)
0x0160	0x1E4B    SUBS	R3, R1, #1
0x0162	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0164	0x18C5    ADDS	R5, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 69 :: 		
0x0166	0x2401    MOVS	R4, #1
0x0168	0xB264    SXTB	R4, R4
0x016A	0x4B0A    LDR	R3, [PC, #40]
0x016C	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 70 :: 		
0x016E	0xB2E8    UXTB	R0, R5
0x0170	0xF000FEBE  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 72 :: 		
0x0174	0x2400    MOVS	R4, #0
0x0176	0xB264    SXTB	R4, R4
0x0178	0x4B06    LDR	R3, [PC, #24]
0x017A	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 73 :: 		
0x017C	0xB2F0    UXTB	R0, R6
; out_char end address is: 24 (R6)
0x017E	0xF000FEB7  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 74 :: 		
0x0182	0x2401    MOVS	R4, #1
0x0184	0xB264    SXTB	R4, R4
0x0186	0x4B03    LDR	R3, [PC, #12]
0x0188	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 75 :: 		
L_end_Lcd_Chr:
0x018A	0xF8DDE000  LDR	LR, [SP, #0]
0x018E	0xB001    ADD	SP, SP, #4
0x0190	0x4770    BX	LR
0x0192	0xBF00    NOP
0x0194	0x00A42200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr
_get_RTC:
;emrtc.c, 202 :: 		void get_RTC()
0x0FD0	0xB081    SUB	SP, SP, #4
0x0FD2	0xF8CDE000  STR	LR, [SP, #0]
;emrtc.c, 204 :: 		unsigned int temp1 = 0;
;emrtc.c, 207 :: 		unsigned long temp = 0;
;emrtc.c, 208 :: 		unsigned long counts = 0;
;emrtc.c, 210 :: 		counts = RTC_CNTH;
0x0FD6	0x483D    LDR	R0, [PC, #244]
; counts start address is: 0 (R0)
0x0FD8	0x6800    LDR	R0, [R0, #0]
;emrtc.c, 211 :: 		counts <<= 16;
0x0FDA	0x0401    LSLS	R1, R0, #16
; counts end address is: 0 (R0)
;emrtc.c, 212 :: 		counts += RTC_CNTL;
0x0FDC	0x483C    LDR	R0, [PC, #240]
0x0FDE	0x6800    LDR	R0, [R0, #0]
0x0FE0	0x1809    ADDS	R1, R1, R0
; counts start address is: 16 (R4)
0x0FE2	0x460C    MOV	R4, R1
;emrtc.c, 214 :: 		temp = (counts / 86400);
0x0FE4	0x483B    LDR	R0, [PC, #236]
0x0FE6	0xFBB1F1F0  UDIV	R1, R1, R0
; temp start address is: 8 (R2)
0x0FEA	0x460A    MOV	R2, R1
;emrtc.c, 216 :: 		if(day_count != temp)
0x0FEC	0x483A    LDR	R0, [PC, #232]
0x0FEE	0x8800    LDRH	R0, [R0, #0]
0x0FF0	0x4288    CMP	R0, R1
0x0FF2	0xF0008048  BEQ	L__get_RTC233
;emrtc.c, 218 :: 		day_count = temp;
0x0FF6	0x4838    LDR	R0, [PC, #224]
0x0FF8	0x8002    STRH	R2, [R0, #0]
;emrtc.c, 219 :: 		temp1 = 1970;
; temp1 start address is: 12 (R3)
0x0FFA	0xF24073B2  MOVW	R3, #1970
; temp end address is: 8 (R2)
; counts end address is: 16 (R4)
; temp1 end address is: 12 (R3)
0x0FFE	0x4615    MOV	R5, R2
;emrtc.c, 221 :: 		while(temp >= 365)
L_get_RTC160:
; temp1 start address is: 12 (R3)
; temp start address is: 20 (R5)
; counts start address is: 16 (R4)
0x1000	0xF240106D  MOVW	R0, #365
0x1004	0x4285    CMP	R5, R0
0x1006	0xD313    BCC	L_get_RTC161
;emrtc.c, 223 :: 		if(check_for_leap_year(temp1) == 1)
0x1008	0xB298    UXTH	R0, R3
0x100A	0xF7FFF90B  BL	_check_for_leap_year+0
0x100E	0x2801    CMP	R0, #1
0x1010	0xD107    BNE	L_get_RTC162
;emrtc.c, 225 :: 		if(temp >= 366)
0x1012	0xF5B57FB7  CMP	R5, #366
0x1016	0xD302    BCC	L_get_RTC163
;emrtc.c, 227 :: 		temp -= 366;
0x1018	0xF5A575B7  SUB	R5, R5, #366
;emrtc.c, 228 :: 		}
0x101C	0xE000    B	L_get_RTC164
L_get_RTC163:
;emrtc.c, 232 :: 		break;
0x101E	0xE007    B	L_get_RTC161
;emrtc.c, 233 :: 		}
L_get_RTC164:
;emrtc.c, 234 :: 		}
0x1020	0xE003    B	L_get_RTC165
L_get_RTC162:
;emrtc.c, 238 :: 		temp -= 365;
0x1022	0xF2A5106D  SUBW	R0, R5, #365
; temp end address is: 20 (R5)
; temp start address is: 4 (R1)
0x1026	0x4601    MOV	R1, R0
; temp end address is: 4 (R1)
0x1028	0x460D    MOV	R5, R1
;emrtc.c, 239 :: 		}
L_get_RTC165:
;emrtc.c, 241 :: 		temp1++;
; temp start address is: 20 (R5)
0x102A	0x1C5B    ADDS	R3, R3, #1
0x102C	0xB29B    UXTH	R3, R3
;emrtc.c, 242 :: 		};
0x102E	0xE7E7    B	L_get_RTC160
L_get_RTC161:
;emrtc.c, 244 :: 		cal_year = temp1;
0x1030	0x482A    LDR	R0, [PC, #168]
0x1032	0x8003    STRH	R3, [R0, #0]
; temp1 end address is: 12 (R3)
;emrtc.c, 246 :: 		temp1 = 0;
; temp1 start address is: 0 (R0)
0x1034	0x2000    MOVS	R0, #0
; counts end address is: 16 (R4)
; temp1 end address is: 0 (R0)
; temp end address is: 20 (R5)
0x1036	0x4623    MOV	R3, R4
0x1038	0xB284    UXTH	R4, R0
;emrtc.c, 247 :: 		while(temp >= 28)
L_get_RTC166:
; temp1 start address is: 16 (R4)
; counts start address is: 12 (R3)
; temp start address is: 20 (R5)
0x103A	0x2D1C    CMP	R5, #28
0x103C	0xD31B    BCC	L_get_RTC167
;emrtc.c, 249 :: 		if((temp1 == 1) && (check_for_leap_year(cal_year) == 1))
0x103E	0x2C01    CMP	R4, #1
0x1040	0xD10B    BNE	L__get_RTC232
0x1042	0x4826    LDR	R0, [PC, #152]
0x1044	0x8800    LDRH	R0, [R0, #0]
0x1046	0xF7FFF8ED  BL	_check_for_leap_year+0
0x104A	0x2801    CMP	R0, #1
0x104C	0xD105    BNE	L__get_RTC231
L__get_RTC230:
;emrtc.c, 251 :: 		if(temp >= 29)
0x104E	0x2D1D    CMP	R5, #29
0x1050	0xD301    BCC	L_get_RTC171
;emrtc.c, 253 :: 		temp -= 29;
0x1052	0x3D1D    SUBS	R5, #29
;emrtc.c, 254 :: 		}
0x1054	0xE000    B	L_get_RTC172
L_get_RTC171:
;emrtc.c, 258 :: 		break;
0x1056	0xE00E    B	L_get_RTC167
;emrtc.c, 259 :: 		}
L_get_RTC172:
;emrtc.c, 260 :: 		}
0x1058	0xE00A    B	L_get_RTC173
;emrtc.c, 249 :: 		if((temp1 == 1) && (check_for_leap_year(cal_year) == 1))
L__get_RTC232:
L__get_RTC231:
;emrtc.c, 264 :: 		if(temp >= month_table[temp1])
0x105A	0x4821    LDR	R0, [PC, #132]
0x105C	0x1900    ADDS	R0, R0, R4
0x105E	0x7800    LDRB	R0, [R0, #0]
0x1060	0x4285    CMP	R5, R0
0x1062	0xD304    BCC	L_get_RTC174
;emrtc.c, 266 :: 		temp -= ((unsigned long)month_table[temp1]);
0x1064	0x481E    LDR	R0, [PC, #120]
0x1066	0x1900    ADDS	R0, R0, R4
0x1068	0x7800    LDRB	R0, [R0, #0]
0x106A	0x1A2D    SUB	R5, R5, R0
;emrtc.c, 267 :: 		}
0x106C	0xE000    B	L_get_RTC175
L_get_RTC174:
;emrtc.c, 271 :: 		break;
0x106E	0xE002    B	L_get_RTC167
;emrtc.c, 272 :: 		}
L_get_RTC175:
;emrtc.c, 273 :: 		}
L_get_RTC173:
; temp end address is: 20 (R5)
;emrtc.c, 275 :: 		temp1++;
; temp start address is: 20 (R5)
0x1070	0x1C64    ADDS	R4, R4, #1
0x1072	0xB2A4    UXTH	R4, R4
;emrtc.c, 276 :: 		};
0x1074	0xE7E1    B	L_get_RTC166
L_get_RTC167:
;emrtc.c, 278 :: 		cal_month = (temp1 + 1);
0x1076	0x1C61    ADDS	R1, R4, #1
; temp1 end address is: 16 (R4)
0x1078	0x481A    LDR	R0, [PC, #104]
0x107A	0x7001    STRB	R1, [R0, #0]
;emrtc.c, 279 :: 		cal_date = (temp + 1);
0x107C	0x1C69    ADDS	R1, R5, #1
; temp end address is: 20 (R5)
0x107E	0x481A    LDR	R0, [PC, #104]
0x1080	0x7001    STRB	R1, [R0, #0]
; counts end address is: 12 (R3)
0x1082	0x4619    MOV	R1, R3
;emrtc.c, 280 :: 		}
0x1084	0xE000    B	L_get_RTC159
L__get_RTC233:
;emrtc.c, 216 :: 		if(day_count != temp)
0x1086	0x4621    MOV	R1, R4
;emrtc.c, 280 :: 		}
L_get_RTC159:
;emrtc.c, 282 :: 		temp = (counts % 86400);
; counts start address is: 4 (R1)
0x1088	0x4812    LDR	R0, [PC, #72]
0x108A	0xFBB1F3F0  UDIV	R3, R1, R0
0x108E	0xFB001313  MLS	R3, R0, R3, R1
; counts end address is: 4 (R1)
;emrtc.c, 284 :: 		cal_hour = (temp / 3600);
0x1092	0xF6406010  MOVW	R0, #3600
0x1096	0xFBB3F1F0  UDIV	R1, R3, R0
0x109A	0x4814    LDR	R0, [PC, #80]
0x109C	0x7001    STRB	R1, [R0, #0]
;emrtc.c, 285 :: 		cal_minute = ((temp % 3600) / 60);
0x109E	0xF6406010  MOVW	R0, #3600
0x10A2	0xFBB3F2F0  UDIV	R2, R3, R0
0x10A6	0xFB003212  MLS	R2, R0, R2, R3
0x10AA	0x203C    MOVS	R0, #60
0x10AC	0xFBB2F1F0  UDIV	R1, R2, R0
0x10B0	0x480F    LDR	R0, [PC, #60]
0x10B2	0x7001    STRB	R1, [R0, #0]
;emrtc.c, 286 :: 		cal_second = ((temp % 3600) % 60);
0x10B4	0x203C    MOVS	R0, #60
0x10B6	0xFBB2F1F0  UDIV	R1, R2, R0
0x10BA	0xFB002111  MLS	R1, R0, R1, R2
0x10BE	0x480D    LDR	R0, [PC, #52]
0x10C0	0x7001    STRB	R1, [R0, #0]
;emrtc.c, 287 :: 		}
L_end_get_RTC:
0x10C2	0xF8DDE000  LDR	LR, [SP, #0]
0x10C6	0xB001    ADD	SP, SP, #4
0x10C8	0x4770    BX	LR
0x10CA	0xBF00    NOP
0x10CC	0x28184000  	RTC_CNTH+0
0x10D0	0x281C4000  	RTC_CNTL+0
0x10D4	0x51800001  	#86400
0x10D8	0x000C2000  	get_RTC_day_count_L0+0
0x10DC	0x00062000  	_cal_year+0
0x10E0	0x16050000  	_month_table+0
0x10E4	0x00042000  	_cal_month+0
0x10E8	0x00032000  	_cal_date+0
0x10EC	0x00002000  	_cal_hour+0
0x10F0	0x00012000  	_cal_minute+0
0x10F4	0x00022000  	_cal_second+0
; end of _get_RTC
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 368 :: 		
0x14E8	0xB082    SUB	SP, SP, #8
0x14EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 371 :: 		
; ulRCC_CR start address is: 8 (R2)
0x14EE	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x14F0	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14F2	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 380 :: 		
0x14F4	0xF64B3080  MOVW	R0, #48000
0x14F8	0x4281    CMP	R1, R0
0x14FA	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 381 :: 		
0x14FC	0x4832    LDR	R0, [PC, #200]
0x14FE	0x6800    LDR	R0, [R0, #0]
0x1500	0xF0400102  ORR	R1, R0, #2
0x1504	0x4830    LDR	R0, [PC, #192]
0x1506	0x6001    STR	R1, [R0, #0]
0x1508	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x150A	0xF64550C0  MOVW	R0, #24000
0x150E	0x4281    CMP	R1, R0
0x1510	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 383 :: 		
0x1512	0x482D    LDR	R0, [PC, #180]
0x1514	0x6800    LDR	R0, [R0, #0]
0x1516	0xF0400101  ORR	R1, R0, #1
0x151A	0x482B    LDR	R0, [PC, #172]
0x151C	0x6001    STR	R1, [R0, #0]
0x151E	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 385 :: 		
0x1520	0x4829    LDR	R0, [PC, #164]
0x1522	0x6801    LDR	R1, [R0, #0]
0x1524	0xF06F0007  MVN	R0, #7
0x1528	0x4001    ANDS	R1, R0
0x152A	0x4827    LDR	R0, [PC, #156]
0x152C	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 387 :: 		
0x152E	0xF7FFFDE3  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 389 :: 		
0x1532	0x4826    LDR	R0, [PC, #152]
0x1534	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 390 :: 		
0x1536	0x4826    LDR	R0, [PC, #152]
0x1538	0xEA020100  AND	R1, R2, R0, LSL #0
0x153C	0x4825    LDR	R0, [PC, #148]
0x153E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 392 :: 		
0x1540	0xF0020001  AND	R0, R2, #1
0x1544	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1546	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 393 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1548	0x4822    LDR	R0, [PC, #136]
0x154A	0x6800    LDR	R0, [R0, #0]
0x154C	0xF0000002  AND	R0, R0, #2
0x1550	0x2800    CMP	R0, #0
0x1552	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 394 :: 		
0x1554	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 395 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1556	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 392 :: 		
0x1558	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 395 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 397 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x155A	0xF4023080  AND	R0, R2, #65536
0x155E	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 398 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1560	0x481C    LDR	R0, [PC, #112]
0x1562	0x6800    LDR	R0, [R0, #0]
0x1564	0xF4003000  AND	R0, R0, #131072
0x1568	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 399 :: 		
0x156A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 400 :: 		
0x156C	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x156E	0x460A    MOV	R2, R1
0x1570	0x9901    LDR	R1, [SP, #4]
0x1572	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 397 :: 		
0x1574	0x9101    STR	R1, [SP, #4]
0x1576	0x4611    MOV	R1, R2
0x1578	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 400 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 402 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x157A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x157E	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 403 :: 		
0x1580	0x4814    LDR	R0, [PC, #80]
0x1582	0x6800    LDR	R0, [R0, #0]
0x1584	0xF0407180  ORR	R1, R0, #16777216
0x1588	0x4812    LDR	R0, [PC, #72]
0x158A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x158C	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x158E	0x4811    LDR	R0, [PC, #68]
0x1590	0x6800    LDR	R0, [R0, #0]
0x1592	0xF0007000  AND	R0, R0, #33554432
0x1596	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 405 :: 		
0x1598	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 406 :: 		
0x159A	0x460A    MOV	R2, R1
0x159C	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 402 :: 		
;__Lib_System_101_102_103.c, 406 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x159E	0x480B    LDR	R0, [PC, #44]
0x15A0	0x6800    LDR	R0, [R0, #0]
0x15A2	0xF000010C  AND	R1, R0, #12
0x15A6	0x0090    LSLS	R0, R2, #2
0x15A8	0xF000000C  AND	R0, R0, #12
0x15AC	0x4281    CMP	R1, R0
0x15AE	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x15B0	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 412 :: 		
L_end_InitialSetUpRCCRCC2:
0x15B2	0xF8DDE000  LDR	LR, [SP, #0]
0x15B6	0xB002    ADD	SP, SP, #8
0x15B8	0x4770    BX	LR
0x15BA	0xBF00    NOP
0x15BC	0x00810109  	#17367169
0x15C0	0xC402001D  	#1950722
0x15C4	0x19400001  	#72000
0x15C8	0x20004002  	FLASH_ACR+0
0x15CC	0x10044002  	RCC_CFGR+0
0x15D0	0xFFFF000F  	#1048575
0x15D4	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 347 :: 		
0x10F8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 350 :: 		
0x10FA	0x480F    LDR	R0, [PC, #60]
0x10FC	0x6800    LDR	R0, [R0, #0]
0x10FE	0xF0400101  ORR	R1, R0, #1
0x1102	0x480D    LDR	R0, [PC, #52]
0x1104	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 353 :: 		
0x1106	0x490D    LDR	R1, [PC, #52]
0x1108	0x480D    LDR	R0, [PC, #52]
0x110A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 356 :: 		
0x110C	0x480A    LDR	R0, [PC, #40]
0x110E	0x6801    LDR	R1, [R0, #0]
0x1110	0x480C    LDR	R0, [PC, #48]
0x1112	0x4001    ANDS	R1, R0
0x1114	0x4808    LDR	R0, [PC, #32]
0x1116	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 359 :: 		
0x1118	0x4807    LDR	R0, [PC, #28]
0x111A	0x6801    LDR	R1, [R0, #0]
0x111C	0xF46F2080  MVN	R0, #262144
0x1120	0x4001    ANDS	R1, R0
0x1122	0x4805    LDR	R0, [PC, #20]
0x1124	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x1126	0x4806    LDR	R0, [PC, #24]
0x1128	0x6801    LDR	R1, [R0, #0]
0x112A	0xF46F00FE  MVN	R0, #8323072
0x112E	0x4001    ANDS	R1, R0
0x1130	0x4803    LDR	R0, [PC, #12]
0x1132	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
L_end_SystemClockSetDefault:
0x1134	0xB001    ADD	SP, SP, #4
0x1136	0x4770    BX	LR
0x1138	0x10004002  	RCC_CR+0
0x113C	0x0000F8FF  	#-117506048
0x1140	0x10044002  	RCC_CFGR+0
0x1144	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 414 :: 		
0x13DC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 415 :: 		
0x13DE	0x4902    LDR	R1, [PC, #8]
0x13E0	0x4802    LDR	R0, [PC, #8]
0x13E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
L_end_InitialSetUpFosc:
0x13E4	0xB001    ADD	SP, SP, #4
0x13E6	0x4770    BX	LR
0x13E8	0x19400001  	#72000
0x13EC	0x00082000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x138C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x138E	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x1390	0xB001    ADD	SP, SP, #4
0x1392	0x4770    BX	LR
; end of ___GenExcept
0x1618	0xB500    PUSH	(R14)
0x161A	0xF8DFB024  LDR	R11, [PC, #36]
0x161E	0xF8DFA024  LDR	R10, [PC, #36]
0x1622	0xF8DFC024  LDR	R12, [PC, #36]
0x1626	0xF7FFFCC9  BL	4028
0x162A	0xF8DFB020  LDR	R11, [PC, #32]
0x162E	0xF8DFA020  LDR	R10, [PC, #32]
0x1632	0xF8DFC020  LDR	R12, [PC, #32]
0x1636	0xF7FFFCC1  BL	4028
0x163A	0xBD00    POP	(R15)
0x163C	0x4770    BX	LR
0x163E	0xBF00    NOP
0x1640	0x00002000  	#536870912
0x1644	0x00052000  	#536870917
0x1648	0x16110000  	#5649
0x164C	0x00062000  	#536870918
0x1650	0x00082000  	#536870920
0x1654	0x025E0000  	#606
0x16B4	0xB500    PUSH	(R14)
0x16B6	0xF8DFB010  LDR	R11, [PC, #16]
0x16BA	0xF8DFA010  LDR	R10, [PC, #16]
0x16BE	0xF7FFFE47  BL	4944
0x16C2	0xBD00    POP	(R15)
0x16C4	0x4770    BX	LR
0x16C6	0xBF00    NOP
0x16C8	0x00002000  	#536870912
0x16CC	0x00102000  	#536870928
_RTC_ISR:
;emrtc.c, 48 :: 		ics ICS_AUTO
0x1394	0xB081    SUB	SP, SP, #4
;emrtc.c, 50 :: 		if(get_RTC_second_flag_state() == true)
0x1396	0x480F    LDR	R0, [PC, #60]
0x1398	0x6800    LDR	R0, [R0, #0]
0x139A	0xF0000001  AND	R0, R0, #1
0x139E	0x2801    CMP	R0, #1
0x13A0	0xD109    BNE	L_RTC_ISR0
;emrtc.c, 52 :: 		update_time = 1;
0x13A2	0x2101    MOVS	R1, #1
0x13A4	0x480C    LDR	R0, [PC, #48]
0x13A6	0x6001    STR	R1, [R0, #0]
;emrtc.c, 53 :: 		clear_RTC_second_flag();
0x13A8	0x480A    LDR	R0, [PC, #40]
0x13AA	0x6801    LDR	R1, [R0, #0]
0x13AC	0xF06F0001  MVN	R0, #1
0x13B0	0x4001    ANDS	R1, R0
0x13B2	0x4808    LDR	R0, [PC, #32]
0x13B4	0x6001    STR	R1, [R0, #0]
;emrtc.c, 54 :: 		}
L_RTC_ISR0:
;emrtc.c, 56 :: 		clear_RTC_overflow_flag();
0x13B6	0x4807    LDR	R0, [PC, #28]
0x13B8	0x6801    LDR	R1, [R0, #0]
0x13BA	0xF06F0004  MVN	R0, #4
0x13BE	0x4001    ANDS	R1, R0
0x13C0	0x4804    LDR	R0, [PC, #16]
0x13C2	0x6001    STR	R1, [R0, #0]
;emrtc.c, 57 :: 		while(get_RTC_operation_state() == false);
L_RTC_ISR1:
0x13C4	0x4803    LDR	R0, [PC, #12]
0x13C6	0x6800    LDR	R0, [R0, #0]
0x13C8	0xF0000020  AND	R0, R0, #32
0x13CC	0xB900    CBNZ	R0, L_RTC_ISR2
0x13CE	0xE7F9    B	L_RTC_ISR1
L_RTC_ISR2:
;emrtc.c, 58 :: 		}
L_end_RTC_ISR:
0x13D0	0xB001    ADD	SP, SP, #4
0x13D2	0x4770    BX	LR
0x13D4	0x28044000  	RTC_CRL+0
0x13D8	0x00A02200  	_update_time+0
; end of _RTC_ISR
;emrtc.c,0 :: ?ICS_cal_year [2]
0x025E	0x07B2 ;?ICS_cal_year+0
; end of ?ICS_cal_year
;,0 :: _initBlock_1 [28]
; Containing: ?ICS?lstr3_emrtc [11]
;             ?ICS?lstr4_emrtc [17]
0x15D8	0x334D5453 ;_initBlock_1+0 : ?ICS?lstr3_emrtc at 0x15D8
0x15DC	0x54522032 ;_initBlock_1+4
0x15E0	0x52002E43 ;_initBlock_1+8 : ?ICS?lstr4_emrtc at 0x15E3
0x15E4	0x69204354 ;_initBlock_1+12
0x15E8	0x2E74696E ;_initBlock_1+16
0x15EC	0x69616620 ;_initBlock_1+20
0x15F0	0x0064656C ;_initBlock_1+24
; end of _initBlock_1
;,0 :: _initBlock_2 [30]
; Containing: ?ICS?lstr5_emrtc [17]
;             month_table [12]
;             ?ICS_cal_hour [1]
0x15F4	0x20435452 ;_initBlock_2+0 : ?ICS?lstr5_emrtc at 0x15F4
0x15F8	0x74696E69 ;_initBlock_2+4
0x15FC	0x63757320 ;_initBlock_2+8
0x1600	0x73736563 ;_initBlock_2+12
0x1604	0x1F1C1F00 ;_initBlock_2+16 : month_table at 0x1605
0x1608	0x1F1E1F1E ;_initBlock_2+20
0x160C	0x1E1F1E1F ;_initBlock_2+24
0x1610	0x001F ;_initBlock_2+28 : ?ICS_cal_hour at 0x1611
; end of _initBlock_2
;,0 :: _initBlock_3 [2]
; Containing: ?ICS_cal_minute [1]
;             ?ICS_cal_second [1]
0x1612	0x0000 ;_initBlock_3+0 : ?ICS_cal_minute at 0x1612 : ?ICS_cal_second at 0x1613
; end of _initBlock_3
;,0 :: _initBlock_4 [2]
; Containing: ?ICS_cal_date [1]
;             ?ICS_cal_month [1]
0x1614	0x0101 ;_initBlock_4+0 : ?ICS_cal_date at 0x1614 : ?ICS_cal_month at 0x1615
; end of _initBlock_4
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [104]    _Lcd_Chr
0x0198     [140]    _GPIO_Clk_Enable
0x0224      [58]    _check_for_leap_year
0x0260      [82]    _show_value
0x02B4     [340]    _set_RTC
0x0408      [28]    _Delay_1us
0x0424      [40]    _Lcd_Chr_CP
0x044C     [120]    _NVIC_IntEnable
0x04C8      [28]    _Delay_50us
0x04E4      [78]    _show_year
0x0534     [500]    _GPIO_Config
0x0728      [28]    _Delay_5500us
0x0748     [372]    _change_value
0x08BC     [128]    _NVIC_IntDisable
0x0940     [408]    _RTC_init
0x0AD8     [588]    _Lcd_Init
0x0D24     [344]    _setup_GPIOs
0x0E7C     [116]    _Lcd_Out
0x0EF0     [204]    _Lcd_Cmd
0x0FBC      [20]    ___CC2DW
0x0FD0     [296]    _get_RTC
0x10F8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x1148     [176]    _setup_mcu
0x11F8     [344]    _settings
0x1350      [58]    ___FillZeros
0x138C       [8]    ___GenExcept
0x1394      [72]    _RTC_ISR
0x13DC      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x13F0     [248]    _main
0x14E8     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _cal_hour
0x20000001       [1]    _cal_minute
0x20000002       [1]    _cal_second
0x20000003       [1]    _cal_date
0x20000004       [1]    _cal_month
0x20000005       [0]    _update_time
0x20000005       [0]    __Lib_Lcd_cmd_status
0x20000006       [2]    _cal_year
0x20000008       [4]    ___System_CLOCK_IN_KHZ
0x2000000C       [2]    get_RTC_day_count_L0
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x025E       [2]    ?ICS_cal_year
0x15D8      [11]    ?ICS?lstr3_emrtc
0x15E3      [17]    ?ICS?lstr4_emrtc
0x15F4      [17]    ?ICS?lstr5_emrtc
0x1605      [12]    _month_table
0x1611       [1]    ?ICS_cal_hour
0x1612       [1]    ?ICS_cal_minute
0x1613       [1]    ?ICS_cal_second
0x1614       [1]    ?ICS_cal_date
0x1615       [1]    ?ICS_cal_month
