
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chrispy/workspace/FPRock_CmodA735t/BME280_CompAccellerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14070 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1998.918 ; gain = 201.719 ; free physical = 21134 ; free virtual = 26922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_0' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:144]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_1' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:151]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_2' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:158]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_3' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:165]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_4' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:172]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_5' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:179]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_6' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:186]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'cellular_ram_dq_iobuf_7' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:193]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:2728' bound to instance 'design_1_i' of component 'design_1' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:200]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:2774]
INFO: [Synth 8-3491] module 'design_1_axi_emc_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_emc_0_0_stub.vhdl:5' bound to instance 'axi_emc_0' of component 'design_1_axi_emc_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:3759]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_emc_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_emc_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:3814]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_iic_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_iic_0_0_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'design_1_axi_iic_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:3837]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_iic_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:3867]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:3910]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_smc_0_stub.vhdl:94]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_1_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_uartlite_1_0_stub.vhdl:5' bound to instance 'axi_uartlite_1' of component 'design_1_axi_uartlite_1_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4021]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_1_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_uartlite_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_2_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_uartlite_2_0_stub.vhdl:5' bound to instance 'axi_uartlite_2' of component 'design_1_axi_uartlite_2_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4046]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_2_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_axi_uartlite_2_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4071]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_compensator_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_compensator_0_0_stub.vhdl:5' bound to instance 'compensator_0' of component 'design_1_compensator_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'design_1_compensator_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_compensator_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4102]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4115]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4275]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1671]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (2#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (3#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (4#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (5#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (6#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (7#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:562]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:663]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (8#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:663]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:764]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (9#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:764]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1427]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (10#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1427]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:2561]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (11#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1671]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:848]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1062]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1116]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1144]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (12#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:848]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4506]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/.Xil/Vivado-14028-chrispy-desktop/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:4519]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (13#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (14#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1' (15#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/synth/design_1.vhd:2774]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'iic_rtl_scl_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:261]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'iic_rtl_sda_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:268]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:275]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:282]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:289]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:296]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (16#1) [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.637 ; gain = 273.438 ; free physical = 21164 ; free virtual = 26954
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.637 ; gain = 273.438 ; free physical = 21160 ; free virtual = 26950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.637 ; gain = 273.438 ; free physical = 21160 ; free virtual = 26950
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2082.543 ; gain = 0.000 ; free physical = 21151 ; free virtual = 26941
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'design_1_i/axi_iic_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0/design_1_axi_iic_0_0_in_context.xdc] for cell 'design_1_i/axi_iic_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_1'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_1'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/design_1_axi_uartlite_2_0/design_1_axi_uartlite_1_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_2'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/design_1_axi_uartlite_2_0/design_1_axi_uartlite_1_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_2'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/design_1_compensator_0_0/design_1_compensator_0_0_in_context.xdc] for cell 'design_1_i/compensator_0'
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_compensator_0_0/design_1_compensator_0_0/design_1_compensator_0_0_in_context.xdc] for cell 'design_1_i/compensator_0'
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/constrs_1/new/fprock_cmoda735t_const.xdc]
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/constrs_1/new/fprock_cmoda735t_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/constrs_1/new/fprock_cmoda735t_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.387 ; gain = 0.000 ; free physical = 21067 ; free virtual = 26858
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 15 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.387 ; gain = 0.000 ; free physical = 21067 ; free virtual = 26858
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21137 ; free virtual = 26929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21137 ; free virtual = 26929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/compensator_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21137 ; free virtual = 26929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21137 ; free virtual = 26929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21135 ; free virtual = 26930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21010 ; free virtual = 26813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21010 ; free virtual = 26813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21008 ; free virtual = 26810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_emc_0_0             |         1|
|3     |design_1_axi_gpio_0_0            |         1|
|4     |design_1_axi_iic_0_0             |         1|
|5     |design_1_axi_quad_spi_0_0        |         1|
|6     |design_1_axi_smc_0               |         1|
|7     |design_1_axi_uartlite_0_0        |         1|
|8     |design_1_axi_uartlite_1_0        |         1|
|9     |design_1_axi_uartlite_2_0        |         1|
|10    |design_1_clk_wiz_0_0             |         1|
|11    |design_1_compensator_0_0         |         1|
|12    |design_1_mdm_1_0                 |         1|
|13    |design_1_microblaze_0_0          |         1|
|14    |design_1_microblaze_0_axi_intc_0 |         1|
|15    |design_1_rst_clk_wiz_0_100M_0    |         1|
|16    |design_1_dlmb_bram_if_cntlr_0    |         1|
|17    |design_1_dlmb_v10_0              |         1|
|18    |design_1_ilmb_bram_if_cntlr_0    |         1|
|19    |design_1_ilmb_v10_0              |         1|
|20    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_axi_emc_0_0_bbox_0              |     1|
|2     |design_1_axi_gpio_0_0_bbox_1             |     1|
|3     |design_1_axi_iic_0_0_bbox_2              |     1|
|4     |design_1_axi_quad_spi_0_0_bbox_3         |     1|
|5     |design_1_axi_smc_0_bbox_4                |     1|
|6     |design_1_axi_uartlite_0_0_bbox_5         |     1|
|7     |design_1_axi_uartlite_1_0_bbox_6         |     1|
|8     |design_1_axi_uartlite_2_0_bbox_7         |     1|
|9     |design_1_clk_wiz_0_0_bbox_8              |     1|
|10    |design_1_compensator_0_0_bbox_9          |     1|
|11    |design_1_dlmb_bram_if_cntlr_0_bbox_14    |     1|
|12    |design_1_dlmb_v10_0_bbox_15              |     1|
|13    |design_1_ilmb_bram_if_cntlr_0_bbox_16    |     1|
|14    |design_1_ilmb_v10_0_bbox_17              |     1|
|15    |design_1_lmb_bram_0_bbox_18              |     1|
|16    |design_1_mdm_1_0_bbox_10                 |     1|
|17    |design_1_microblaze_0_0_bbox_11          |     1|
|18    |design_1_microblaze_0_axi_intc_0_bbox_12 |     1|
|19    |design_1_rst_clk_wiz_0_100M_0_bbox_19    |     1|
|20    |design_1_xbar_0_bbox_13                  |     1|
|21    |IBUF                                     |     4|
|22    |IOBUF                                    |    15|
|23    |OBUF                                     |    28|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2760|
|2     |  design_1_i                  |design_1                              |  2713|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   929|
|4     |    xlconcat_0                |design_1_xlconcat_0_0                 |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21002 ; free virtual = 26805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.355 ; gain = 273.438 ; free physical = 21055 ; free virtual = 26858
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2200.355 ; gain = 403.156 ; free physical = 21055 ; free virtual = 26858
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2200.355 ; gain = 0.000 ; free physical = 21123 ; free virtual = 26927
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.355 ; gain = 0.000 ; free physical = 21066 ; free virtual = 26871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2200.355 ; gain = 653.070 ; free physical = 21190 ; free virtual = 26995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.355 ; gain = 0.000 ; free physical = 21190 ; free virtual = 26995
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/FPRock_CmodA735t/FPRock_CmodA735t.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 14:05:23 2021...
