//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
./xcelium.d/run.lnx86.22.03.d
-RUNMODE
-sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/parametric_mux.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/parametric_decoder.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/dff_block_negedge_write.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/dff_sync_reset_negedge_write.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/RCA.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/CSA.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/FA.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/HA.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../common/src/tracer_interface.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../fetch_stage/src/fetch_stage.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../fetch_stage/src/program_counter_ctrl.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../fetch_stage/src/branch_predictor.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../fetch_stage/src/early_stage_immediate_decoder.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../decode_stage/src/decode_stage.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../decode_stage/src/rv32i_decoder.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../decode_stage/src/register_file.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/execute_stage.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/function_unit_alu_shifter.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/alu.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/arithmetic_unit.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/logical_unit.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/shifter.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../execute/src/Branch_Controller.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../mem/src/mem_stage.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../write_back/src/write_back_stage.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../hazard/src/Data_Forward.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/../hazard/src/hazard_detection_unit.sv
/home/iskin/work/cores/Zero-RISC-V/digital/modules/digital_top/src/rv32i_core.sv
-INCDIR
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules
-INCDIR
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/include
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/data_organizer.sv
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/memory_2rw_wb.v
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/memory_2rw_old.sv
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/data_memory_selector.sv
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/tracer.v
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/rv32i_inst_wb_adapter.sv
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/rv32i_data_wb_adapter.sv
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/tb_modules/rv32i_tracer.sv
/home/iskin/work/cores/Zero-RISC-V/digital/testbench/riscv_dv_tb/dv_top.sv
-CDSLIB
./xcelium.d/run.lnx86.22.03.d/cdsrun.lib
-HDLVAR
./xcelium.d/run.lnx86.22.03.d/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./xcelium.d/run.lnx86.22.03.d/xllibs
-ALLOWUNBOUND
-hastop
