WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250620 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 36 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250620 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 2762859 heartbeat IPC: 3.619 cumulative IPC: 3.306 (Simulation time: 00 hr 01 min 21 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 1512240 cumulative IPC: 3.306 (Simulation time: 00 hr 01 min 21 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 1512240 cumulative IPC: 3.306 (Simulation time: 00 hr 01 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_7B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.306 instructions: 5000001 cycles: 1512240
CPU 0 Branch Prediction Accuracy: 99.2% MPKI: 0.297 Average ROB Occupancy at Mispredict: 251.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.297
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      30597 HIT:      15210 MISS:      15387
LLC LOAD         ACCESS:        978 HIT:        876 MISS:        102
LLC RFO          ACCESS:      15361 HIT:         76 MISS:      15285
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14257 HIT:      14257 MISS:          0
LLC TRANSLATION  ACCESS:          1 HIT:          1 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 587.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1207948 HIT:    1205425 MISS:       2523
cpu0_DTLB LOAD         ACCESS:    1207948 HIT:    1205425 MISS:       2523
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.37 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1719137 HIT:    1017687 MISS:     701450
cpu0_L1D LOAD         ACCESS:     946193 HIT:     931249 MISS:      14944
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     772703 HIT:      86411 MISS:     686292
cpu0_L1D TRANSLATION  ACCESS:        241 HIT:         27 MISS:        214
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.614 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      42507 HIT:      26167 MISS:      16340
cpu0_L2C LOAD         ACCESS:      11792 HIT:      10814 MISS:        978
cpu0_L2C RFO          ACCESS:      15370 HIT:          9 MISS:      15361
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15131 HIT:      15131 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        214 HIT:        213 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 574.1 cycles
cpu0_STLB TOTAL        ACCESS:        963 HIT:        722 MISS:        241
cpu0_STLB LOAD         ACCESS:        963 HIT:        722 MISS:        241
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13311
  ROW_BUFFER_MISS:       2073
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        222
  FULL:        862
