<!DOCTYPE html>
<html lang="zh-cn">
<title>ARM/POWER Relaxed Memory Model | Taking Smart Notes With Org-mode</title>
<meta charset="utf-8">
<meta name="generator" content="Hugo 0.83.1" />
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<link rel="stylesheet" href="https://www.linuxzen.com/notes/css/index.css">
<link rel="stylesheet" href="https://www.linuxzen.com/notes/css/classes.css">
<link rel="canonical" href="https://www.linuxzen.com/notes/notes/20210712162917-arm_power_relaxed_memory_model/">
<link rel="alternate" type="application/rss+xml" href="" title="Taking Smart Notes With Org-mode">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.11.1/dist/katex.min.css" integrity="sha384-zB1R0rpPzHqg7Kpt0Aljp8JPLqbXI3bhnPWROx27a9N0Ll6ZP/+DiW/UqRcLbRjq" crossorigin="anonymous">
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.11.1/dist/katex.min.js" integrity="sha384-y23I5Q6l+B6vatafAwxRu/0oK/79VlbSz7Q9aiSZUvyWYIYsd+qj+o24G5ZU2zJz" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.11.1/dist/contrib/auto-render.min.js" integrity="sha384-kWPLUVMOks5AQFrykwIup5lo0m3iMkkHrD0uJ4H5cjeGihAutqP0yW0J6dpFiVkI" crossorigin="anonymous" onload="renderMathInElement(document.body);"></script>


<body>

<header class="icons">
  
    <a href="https://www.linuxzen.com/notes/">Taking Smart Notes With Org-mode</a>
  
  
    <nav>
    
      <a href="/notes/articles/notes/" >
        
           Topics
        
      </a>
    
      <a href="/notes/articles/" >
        
          Articles
        
      </a>
    
      <a href="/notes/notes/" >
        
          Notes
        
      </a>
    
    </nav>
  
  
</header>

<article>
  <header>
    <h1>ARM/POWER Relaxed Memory Model</h1>
    <time datetime="2021-07-12T16:29:00&#43;08:00">July 12, 2021</time>
  </header>
  <p>ARM和POWER系统的概念模型是，每个处理器从其自己的完整内存副本中读取和向其写入，每个写入独立地传播到其他处理器，随着写入的传播，允许重新排序。</p>
<figure><img src="https://colobu.com/2021/06/30/hwmm/mem-weak.png"/>
</figure>

<p>在这个宽松的(relaxed)模型中，我们迄今为止所看到的每一个litmus test的答案都是“yes，这真的可能发生。”</p>
<pre><code class="language-nil" data-lang="nil">Litmus Test: Message Passing
Can this program see r1 = 1, r2 = 0?
// Thread 1           // Thread 2
x = 1                 r1 = y
y = 1                 r2 = x
On sequentially consistent hardware: no.
On x86 (or other TSO): no.
On ARM/POWER: yes!
</code></pre><pre><code class="language-nil" data-lang="nil">Litmus Test: Store Buffering
Can this program see r1 = 0, r2 = 0?
// Thread 1           // Thread 2
x = 1                 y = 1
r1 = y                r2 = x
On sequentially consistent hardware: no.
On x86 (or other TSO): yes!
On ARM/POWER: yes!
</code></pre><pre><code class="language-nil" data-lang="nil">Litmus Test: Independent Reads of Independent Writes (IRIW)
Can this program see r1 = 1, r2 = 0, r3 = 1, r4 = 0?
(Can Threads 3 and 4 see x and y change in different orders?)
// Thread 1    // Thread 2    // Thread 3    // Thread 4
x = 1          y = 1          r1 = x         r3 = y
                              r2 = y         r4 = x
On sequentially consistent hardware: no.
On x86 (or other TSO): no.
On ARM/POWER: yes!
</code></pre><pre><code class="language-nil" data-lang="nil">Litmus Test: Load Buffering
Can this program see r1 = 1, r2 = 1?
(Can each thread's read happen after the other thread's write?)
// Thread 1    // Thread 2
r1 = x         r2 = y
y = 1          x = 1
On sequentially consistent hardware: no.
On x86 (or other TSO): no.
On ARM/POWER: yes!
</code></pre>
</article>



</body>

</html>
