define({"topics":[{"title":"<ph>1.4.1<\/ph>\nLive Update Memory layout for MIPS based MCUs","href":"GUID-70FB4850-34F9-4FE7-9647-86D81DA068CC.html","attributes":{"data-id":"live-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-mips-based-mcus-d362e268","topics":[]},{"title":"<ph>1.4.2<\/ph>\nLive Update Memory layout for CORTEX-M based MCUs","href":"GUID-7FBFD0E4-2D5F-4E2D-85EA-1728D8195055.html","attributes":{"data-id":"live-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-cortex-m-based-mcus-d362e276","topics":[]}]});