Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May  4 22:06:30 2022
| Host         : DESKTOP-V5IKRQL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.708        0.000                      0                  254        0.154        0.000                      0                  254        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.708        0.000                      0                  254        0.154        0.000                      0                  254        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.518ns (30.282%)  route 3.495ns (69.718%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.679    10.337    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_a_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.518ns (30.282%)  route 3.495ns (69.718%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.679    10.337    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.518ns (30.282%)  route 3.495ns (69.718%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.679    10.337    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.518ns (30.282%)  route 3.495ns (69.718%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.679    10.337    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.518ns (30.282%)  route 3.495ns (69.718%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.679    10.337    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X2Y90          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDRE (Setup_fdre_C_CE)      -0.169    15.080    main_inst/cubic_inst/addsub_a_reg[5]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/mult_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/mult_inst/part_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.005ns (38.369%)  route 3.221ns (61.631%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.722     5.325    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  main_inst/cubic_inst/mult_inst/ctr_reg[1]/Q
                         net (fo=13, routed)          1.067     6.848    main_inst/cubic_inst/mult_inst/ctr_reg_n_0_[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  main_inst/cubic_inst/mult_inst/part_res0_carry_i_5/O
                         net (fo=6, routed)           0.607     7.578    main_inst/cubic_inst/mult_inst/part_res0_carry_i_5_n_0
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  main_inst/cubic_inst/mult_inst/part_res[1]_i_3/O
                         net (fo=2, routed)           0.412     8.114    main_inst/cubic_inst/mult_inst/part_res[1]_i_3_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.238 r  main_inst/cubic_inst/mult_inst/part_res[1]_i_2/O
                         net (fo=3, routed)           0.322     8.560    main_inst/cubic_inst/mult_inst/part_res[1]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.684 r  main_inst/cubic_inst/mult_inst/part_res0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.684    main_inst/cubic_inst/mult_inst/in4[1]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  main_inst/cubic_inst/mult_inst/part_res0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    main_inst/cubic_inst/mult_inst/part_res0_carry_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.438 r  main_inst/cubic_inst/mult_inst/part_res0_carry__0/O[0]
                         net (fo=1, routed)           0.813    10.251    main_inst/cubic_inst/mult_inst/in4[5]
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.299    10.550 r  main_inst/cubic_inst/mult_inst/part_res[5]_i_1/O
                         net (fo=1, routed)           0.000    10.550    main_inst/cubic_inst/mult_inst/part_res[5]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  main_inst/cubic_inst/mult_inst/part_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  main_inst/cubic_inst/mult_inst/part_res_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.031    15.296    main_inst/cubic_inst/mult_inst/part_res_reg[5]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/mult_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/mult_inst/part_res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.150ns (41.289%)  route 3.057ns (58.711%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.722     5.325    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  main_inst/cubic_inst/mult_inst/ctr_reg[1]/Q
                         net (fo=13, routed)          1.067     6.848    main_inst/cubic_inst/mult_inst/ctr_reg_n_0_[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  main_inst/cubic_inst/mult_inst/part_res0_carry_i_5/O
                         net (fo=6, routed)           0.607     7.578    main_inst/cubic_inst/mult_inst/part_res0_carry_i_5_n_0
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  main_inst/cubic_inst/mult_inst/part_res[1]_i_3/O
                         net (fo=2, routed)           0.412     8.114    main_inst/cubic_inst/mult_inst/part_res[1]_i_3_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.238 r  main_inst/cubic_inst/mult_inst/part_res[1]_i_2/O
                         net (fo=3, routed)           0.322     8.560    main_inst/cubic_inst/mult_inst/part_res[1]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.684 r  main_inst/cubic_inst/mult_inst/part_res0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.684    main_inst/cubic_inst/mult_inst/in4[1]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.216 r  main_inst/cubic_inst/mult_inst/part_res0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    main_inst/cubic_inst/mult_inst/part_res0_carry_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.550 r  main_inst/cubic_inst/mult_inst/part_res0_carry__0/O[1]
                         net (fo=1, routed)           0.649    10.200    main_inst/cubic_inst/mult_inst/in4[6]
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.332    10.532 r  main_inst/cubic_inst/mult_inst/part_res[6]_i_1/O
                         net (fo=1, routed)           0.000    10.532    main_inst/cubic_inst/mult_inst/part_res[6]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/part_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/part_res_reg[6]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.075    15.364    main_inst/cubic_inst/mult_inst/part_res_reg[6]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.518ns (31.376%)  route 3.320ns (68.624%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.504    10.162    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X5Y89          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[4]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.059    main_inst/cubic_inst/addsub_a_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.518ns (31.376%)  route 3.320ns (68.624%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.504    10.162    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X5Y89          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[7]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.059    main_inst/cubic_inst/addsub_a_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.518ns (31.376%)  route 3.320ns (68.624%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.518     5.842 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.063     6.905    main_inst/cubic_inst/m__0[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.150     7.055 f  main_inst/cubic_inst/y1_carry_i_10/O
                         net (fo=1, routed)           0.452     7.507    main_inst/cubic_inst/y1_carry_i_10_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.328     7.835 r  main_inst/cubic_inst/y1_carry_i_2/O
                         net (fo=1, routed)           0.493     8.328    main_inst/cubic_inst/y1_carry_i_2_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.726 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=4, routed)           0.808     9.534    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.504    10.162    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X5Y89          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[3]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.059    main_inst/cubic_inst/addsub_b_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/mult_inst/y_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.218%)  route 0.128ns (40.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/y_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  main_inst/cubic_inst/mult_inst/y_bo_reg[4]/Q
                         net (fo=2, routed)           0.128     1.790    main_inst/cubic_inst/mult_inst/y_bo[4]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  main_inst/cubic_inst/mult_inst/addsub_a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    main_inst/cubic_inst/mult_inst_n_11
    SLICE_X2Y90          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[5]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.681    main_inst/cubic_inst/addsub_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/y_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  main_inst/cubic_inst/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  main_inst/cubic_inst/y_reg[0]/Q
                         net (fo=3, routed)           0.101     1.762    main_inst/cubic_inst/a_bi[1]
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  main_inst/cubic_inst/y_bo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    main_inst/cubic_inst/y_bo[0]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  main_inst/cubic_inst/y_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.870     2.035    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  main_inst/cubic_inst/y_bo_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120     1.652    main_inst/cubic_inst/y_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/addsub_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  main_inst/sqrt_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  main_inst/sqrt_inst/x_reg[3]/Q
                         net (fo=3, routed)           0.121     1.781    main_inst/sqrt_inst/x_reg_n_0_[3]
    SLICE_X0Y86          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.071     1.603    main_inst/sqrt_inst/addsub_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/mult_inst/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  main_inst/cubic_inst/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  main_inst/cubic_inst/y_reg[3]/Q
                         net (fo=2, routed)           0.123     1.785    main_inst/cubic_inst/mult_inst/Q[3]
    SLICE_X7Y91          FDRE                                         r  main_inst/cubic_inst/mult_inst/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  main_inst/cubic_inst/mult_inst/b_reg[4]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.070     1.607    main_inst/cubic_inst/mult_inst/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/y_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  main_inst/sqrt_inst/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  main_inst/sqrt_inst/y_reg[0]/Q
                         net (fo=4, routed)           0.120     1.803    main_inst/sqrt_inst/y_reg_n_0_[0]
    SLICE_X3Y86          FDRE                                         r  main_inst/sqrt_inst/y_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  main_inst/sqrt_inst/y_bo_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    main_inst/sqrt_inst/y_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/addsub_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.312%)  route 0.123ns (46.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  main_inst/sqrt_inst/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  main_inst/sqrt_inst/x_reg[5]/Q
                         net (fo=3, routed)           0.123     1.786    main_inst/sqrt_inst/x_reg_n_0_[5]
    SLICE_X0Y88          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.875     2.040    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[5]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     1.584    main_inst/sqrt_inst/addsub_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.603     1.522    main_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  main_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.133     1.796    main_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y90          FDSE                                         r  main_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    main_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDSE                                         r  main_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDSE (Hold_fdse_C_D)         0.070     1.592    main_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/mult_inst/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  main_inst/cubic_inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  main_inst/cubic_inst/y_reg[6]/Q
                         net (fo=1, routed)           0.116     1.765    main_inst/cubic_inst/mult_inst/Q[6]
    SLICE_X7Y91          FDRE                                         r  main_inst/cubic_inst/mult_inst/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  main_inst/cubic_inst/mult_inst/b_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.019     1.556    main_inst/cubic_inst/mult_inst/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/mult_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/mult_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.689%)  route 0.141ns (40.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  main_inst/cubic_inst/mult_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  main_inst/cubic_inst/mult_start_reg/Q
                         net (fo=7, routed)           0.141     1.825    main_inst/cubic_inst/mult_inst/FSM_onehot_state_reg[2]_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  main_inst/cubic_inst/mult_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    main_inst/cubic_inst/mult_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  main_inst/cubic_inst/mult_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120     1.657    main_inst/cubic_inst/mult_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.386%)  route 0.162ns (46.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  main_inst/cubic_inst/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  main_inst/cubic_inst/y_reg[1]/Q
                         net (fo=3, routed)           0.162     1.823    main_inst/cubic_inst/a_bi[2]
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.868 r  main_inst/cubic_inst/y_bo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    main_inst/cubic_inst/y_bo[1]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  main_inst/cubic_inst/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.870     2.035    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  main_inst/cubic_inst/y_bo_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121     1.653    main_inst/cubic_inst/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     main_inst/cubic_inst/addsub_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     main_inst/cubic_inst/addsub_a_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     main_inst/cubic_inst/addsub_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     main_inst/cubic_inst/addsub_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     main_inst/cubic_inst/addsub_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     main_inst/cubic_inst/addsub_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     main_inst/cubic_inst/addsub_res_saved_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     main_inst/cubic_inst/addsub_res_saved_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     main_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     main_inst/cubic_inst/FSM_onehot_m_reg[2]/C



