
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP4-1 for linux64 - Sep 10, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list mux_2_1.v nand2.v not1.v register.v rf.v rf_bypass.v dff.v   ]
mux_2_1.v nand2.v not1.v register.v rf.v rf_bypass.v dff.v
set my_toplevel rf_bypass
rf_bypass
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./mux_2_1.v
Compiling source file ./nand2.v
Compiling source file ./not1.v
Compiling source file ./register.v
Compiling source file ./rf.v
Compiling source file ./rf_bypass.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rf_bypass'.
Information: Building the design 'rf'. (HDL-193)
Warning:  ./rf.v:28: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:29: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:30: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:31: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:32: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:33: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:34: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:35: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 48 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 78 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'register' instantiated from design 'rf' with
	the parameters "16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'rf_bypass'.
{rf_bypass}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : rf_bypass
Version: L-2016.03-SP4-1
Date   : Mon Feb 27 00:07:12 2017
****************************************

Information: This design contains unmapped logic. (RPT-7)

rf_bypass
    GTECH_AND2                               gtech
    GTECH_BUF                                gtech
    GTECH_NOT                                gtech
    rf
        GTECH_AND2                           gtech
        GTECH_BUF                            gtech
        GTECH_NOT                            gtech
        GTECH_OR2                            gtech
        register_WIDTH16
            dff
                GTECH_BUF                    gtech
                GTECH_NOT                    gtech
            mux_2_1
                nand2
                    GTECH_AND2               gtech
                    GTECH_NOT                gtech
                not1
                    GTECH_NOT                gtech
1
link

  Linking design 'rf_bypass'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 8 instances of design 'register_WIDTH16'. (OPT-1056)
Information: Uniquified 128 instances of design 'mux_2_1'. (OPT-1056)
Information: Uniquified 128 instances of design 'dff'. (OPT-1056)
Information: Uniquified 128 instances of design 'not1'. (OPT-1056)
Information: Uniquified 384 instances of design 'nand2'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -map_effort low  -area_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'rf_bypass'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_31'
  Processing 'nand2_93'
  Processing 'not1_31'
  Processing 'mux_2_1_31'
  Processing 'register_WIDTH16_0'
  Processing 'register_WIDTH16_6'
  Processing 'rf'
  Processing 'rf_bypass'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3541.3      0.00       0.0       1.6                          
    0:00:03    3541.3      0.00       0.0       1.6                          
    0:00:03    3697.1      0.00       0.0       1.6                          

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3876.4      0.00       0.0       1.6                          
    0:00:03    3876.4      0.00       0.0       1.6                          
    0:00:03    3876.4      0.00       0.0       1.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3876.4      0.00       0.0       1.6                          
    0:00:03    3972.2      0.00       0.0       1.5 ins1/n96                 
    0:00:03    4082.9      0.00       0.0       1.5 ins1/ins0/write_enable[14]/C/out
    0:00:03    4161.8      0.00       0.0       1.3 ins1/ins3/write_enable[8]/C/out
    0:00:03    4240.6      0.00       0.0       1.2 ins1/ins6/write_enable[2]/C/out
    0:00:03    4336.3      0.00       0.0       1.1 ins1/n55                 
    0:00:03    4470.6      0.00       0.0       1.1 ins1/read2data<8>        
    0:00:03    4615.1      0.00       0.0       1.1 ins1/read1data<11>       
    0:00:03    4808.4      0.00       0.0       1.0 ins1/ins2/write_enable[6]/A/out
    0:00:03    5005.6      0.00       0.0       0.9 ins1/ins5/write_enable[0]/A/out
    0:00:03    5202.7      0.00       0.0       0.8 ins1/ins7/write_enable[10]/A/out
    0:00:03    5350.0      0.00       0.0       0.8 ins1/n147                
    0:00:04    5513.8      0.00       0.0       0.8 ins1/ins1/bits[12]/N3    
    0:00:04    5691.2      0.00       0.0       0.7 ins1/ins4/bits[6]/N3     
    0:00:04    5868.6      0.00       0.0       0.6 ins1/ins7/bits[0]/N3     
    0:00:04    6058.7      0.00       0.0       0.5 ins1/ins1/write_enable[10]/B/out
    0:00:04    6255.8      0.00       0.0       0.5 ins1/ins4/write_enable[4]/B/out
    0:00:04    6452.9      0.00       0.0       0.4 ins1/ins6/write_enable[14]/B/out
    0:00:04    6615.3      0.00       0.0       0.4 ins1/n98                 
    0:00:04    6694.6      0.00       0.0       0.3 ins1/read2data<3>        
    0:00:04    6687.5      0.00       0.0       0.3 ins1/read1data<7>        
    0:00:04    6680.5      0.00       0.0       0.3 ins1/n189                
    0:00:04    6678.6      0.00       0.0       0.3 ins1/n105                
    0:00:05    6678.6      0.00       0.0       0.3 n22                      
    0:00:06    6837.7      0.00       0.0       0.3                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    6837.7      0.00       0.0       0.3                          
    0:00:06    6837.7      0.00       0.0       0.3                          
    0:00:06    5871.9      0.00       0.0       0.3                          
    0:00:06    5212.0      0.00       0.0       0.3                          
    0:00:06    5078.8      0.00       0.0       0.3                          
    0:00:06    5075.9      0.00       0.0       0.3                          
    0:00:06    5070.3      0.00       0.0       0.3                          
    0:00:06    5070.3      0.00       0.0       0.3                          
    0:00:06    5070.3      0.00       0.0       0.3                          
    0:00:06    4992.9      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
    0:00:06    4745.1      0.00       0.0       0.3                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design -summary
 
****************************************
check_design summary:
Version:     L-2016.03-SP4-1
Date:        Mon Feb 27 00:07:19 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Constant outputs (LINT-52)                                      2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : rf_bypass
Version: L-2016.03-SP4-1
Date   : Mon Feb 27 00:07:19 2017
****************************************


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   ins1/n16                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n17                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n19                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n20                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n25                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n26                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n28                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n29                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n30                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n31                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n33                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n34                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n35                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n36                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n38                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n39                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n40                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n41                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n43                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n44                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n45                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n46                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n48                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n49                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n50                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n51                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n53                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n54                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n55                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n56                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n58                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n59                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n60                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n61                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n63                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n64                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n65                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n66                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n68                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n69                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n70                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n71                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n73                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n74                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n75                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n76                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n78                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n79                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n80                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n81                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n83                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n84                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n85                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n86                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n88                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n89                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n90                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n91                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n93                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n94                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n95                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n96                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n98                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n99                     0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n100                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n101                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n102                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n103                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n104                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n105                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n107                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n108                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n113                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n114                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n116                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n117                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n118                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n119                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n121                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n122                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n123                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n124                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n126                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n127                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n128                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n129                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n131                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n132                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n133                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n134                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n136                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n137                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n138                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n139                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n141                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n142                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n143                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n144                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n146                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n147                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n148                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n149                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n151                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n152                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n153                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n154                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n156                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n157                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n158                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n159                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n161                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n162                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n163                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n164                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n166                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n167                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n168                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n169                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n171                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n172                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n173                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n174                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n176                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n177                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n178                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n179                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n181                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n182                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n183                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n184                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n186                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n187                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n188                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n189                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n190                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n191                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n379                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n380                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n381                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n382                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n383                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n384                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n385                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n386                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n387                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n388                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n389                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n390                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n391                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n392                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n393                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n394                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n395                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n396                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n397                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n398                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n399                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n400                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n401                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n402                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n403                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n404                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n405                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n406                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n407                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n408                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n409                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   ins1/n410                    0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n22                          0.00           0.00           0.00  (VIOLATED: increase significant digits)
   n43                          0.00           0.00           0.00  (VIOLATED: increase significant digits)

   -----------------------------------------------------------------
   Total                      170                -0.26  

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
rf_bypass.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/y/i/yizheng/ECE552/hw3_3/synth/rf_bypass.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
rf_bypass.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/rf_bypass.ddc'.
1
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Thank you...
