import coreir
from .module import Resource, Layer
from pnrdoctor.util import SortedDict, IdentDict

def load_core(file, *libs):
    context = coreir.Context()
    for lib in libs:
        context.load_library(lib)

    top_module = context.load_from_file(file)
    top_def = top_module.definition
    modules = SortedDict()

    for inst in top_def.instances:
        inst_name = inst.selectpath[0]
        inst_type = inst.module_name
        modules[inst_name] = {
            'type'  : None,
            'res'   : Resource.UNSET,
            'layer' : Layer.NONE,
            'conf'  : None,
        }

        if inst_type == 'PE':
            modules[inst_name]['type'] = 'PE'
            modules[inst_name]['res']  = Resource.PE
            modules[inst_name]['conf'] = dict()
            op_kind = inst.config['op_kind'].value

            if op_kind in ('alu', 'combined'):
                modules[inst_name]['layer'] |= Layer.Data
                modules[inst_name]['conf']['alu_op'] = inst.config['alu_op'].value

            if op_kind in ('bit', 'combined'):
                modules[inst_name]['layer'] |= Layer.Bit
                modules[inst_name]['conf']['lut_value'] = inst.config['lut_value'].value

            if op_kind not in ('bit', 'alu', 'combined'):
                raise ValueError("Unkown op_kind `{}' in `{}' expected <`bit', `alu', `combined'>".format(file, op_kind))

        elif inst_type == 'Mem':
            modules[inst_name]['type']  = 'Mem'
            modules[inst_name]['res']   = Resource.Mem
            modules[inst_name]['layer'] = Layer.Combined
            modules[inst_name]['conf']  = {
                    'mode'              : inst.config['mode'].value,
                    'fifo_depth'        : inst.config['fifo_depth'].value,
                    'almost_full_count' : inst.config['almost_full_cnt'].value,
                    'chain_enable'      : '0', #HACK
                    'tile_en'           : '1', #HACK
            }

        elif inst_type == 'reg':
            modules[inst_name]['type']  = 'Reg'
            modules[inst_name]['res']   = Resource.Reg
            modules[inst_name]['layer'] = Layer.Data
            modules[inst_name]['conf']  = None
        elif inst_type == 'bitreg':
            modules[inst_name]['type']  = 'BitReg'
            modules[inst_name]['res']   = Resource.Reg
            modules[inst_name]['layer'] = Layer.Bit
            modules[inst_name]['conf']  = None

        elif inst_type == 'const':
            modules[inst_name]['type']  = 'Const'
            modules[inst_name]['res']   = Resource.Fused # always fuse constants
            modules[inst_name]['layer'] = Layer.Data
            modules[inst_name]['conf']  = inst.config['value'].value
        elif inst_type == 'bitconst':
            modules[inst_name]['type']  = 'Const'
            modules[inst_name]['res']   = Resource.Fused # always fuse constants
            modules[inst_name]['layer'] = Layer.Bit
            modules[inst_name]['conf']  = inst.config['value'].value

        elif inst_type == 'IO':
            modules[inst_name]['type']  = 'IO'
            modules[inst_name]['res']   = Resource.IO
            modules[inst_name]['layer'] = Layer.Data
            modules[inst_name]['conf']  = inst.config['mode'].value
        elif inst_type == 'BitIO':
            modules[inst_name]['type']  = 'BitIO'
            modules[inst_name]['res']   = Resource.IO
            modules[inst_name]['layer'] = Layer.Bit
            modules[inst_name]['conf']  = inst.config['mode'].value

        else:
            raise ValueError("Unknown module_name `{}' in `{}' expected <`PE', `[bit]const', `[Bit]IO',  `[bit]reg', `Mem'>".format(inst_type, file))


    ties = set()
    for con in top_module.directed_module.connections:
        src = con.source
        dst = con.sink

        src_name = src[0]
        dst_name = dst[0]
        src_port = _PORT_TRANSLATION[modules[src_name]['type']]['.'.join(src[1:])]
        dst_port = _PORT_TRANSLATION[modules[dst_name]['type']]['.'.join(dst[1:])]

        curr = top_def
        for select_step in src:
            curr = curr.select(select_step)

        width = curr.type.size

        tie = (src_name, src_port, dst_name, dst_port, width)
        ties.add(tie)


    return modules, ties



_PORT_TRANSLATION = {
    'PE' : {
        'data.in.0' : 'op_a_in',
        'data.in.1' : 'op_b_in',
        'data.out'  : 'pe_out_res',
        'bit.in.0'  : 'op_d_p_in',
        'bit.in.1'  : 'op_e_p_in',
        'bit.in.2'  : 'op_f_p_in',
        'bit.out'   : 'pe_out_res_p',
    },

    'Const' : {
        'out' : 'out',
    },

    'IO' : {
        'in'  : 'a',
        'out' : 'pe_out_res',
    },

    'BitIO' : {
        'in'  : 'd',
        'out' : 'pe_out_res_p',
    },

    'Reg' : {
        'in'  : 'a',
        'out' : 'out',
    },

    'BitReg' : {
        'in'  : 'd',
        'out' : 'out',
    },

    'Mem' : IdentDict(),
}

