Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : TOP
Version: K-2015.06
Date   : Fri Aug 16 06:40:07 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
TOP                                    3.96e-03    0.152 1.09e+07    0.166 100.0
  fifo (FIFO_DW8_DD7_ADDR_W3)          1.07e-04 5.96e-02 2.25e+06 6.20e-02  37.2
    R2W_SYNC (D_FLOP_SYNC_W3_1)           0.000 5.79e-03 8.27e+04 5.87e-03   3.5
    B2G_RD (BINARY_TO_GRAY_W3_1)          0.000    0.000 3.50e+04 3.50e-05   0.0
    rd (FIFO_RD_W3)                    1.31e-05 5.33e-05 1.61e+05 2.28e-04   0.1
    W2R_SYNC (D_FLOP_SYNC_W3_0)           0.000 4.13e-05 7.49e+04 1.16e-04   0.1
    B2G_WR (BINARY_TO_GRAY_W3_0)          0.000    0.000 3.50e+04 3.50e-05   0.0
    wr (FIFO_WR_W3)                       0.000 2.89e-03 1.56e+05 3.05e-03   1.8
    mem (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)
                                          0.000 5.08e-02 1.70e+06 5.25e-02  31.6
  pulse_gen (PULSE_GEN_0)              3.13e-09 5.19e-06 1.39e+04 1.91e-05   0.0
  alu (ALU_OPER_WIDTH8_OUT_WIDTH8)        0.000 6.56e-03 3.13e+06 9.69e-03   5.8
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0)
                                          0.000    0.000 7.45e+05 7.45e-04   0.4
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_add_0)
                                          0.000    0.000 2.01e+05 2.01e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_sub_0)
                                          0.000    0.000 2.32e+05 2.32e-04   0.1
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.7
  clk_gate (CLK_GATE)                  8.01e-04 4.44e-03 3.71e+04 5.28e-03   3.2
  rf (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)
                                       1.01e-03 5.31e-02 1.70e+06 5.58e-02  33.5
  rst_sync_2 (RST_SYNC_STAGES2_1)      1.63e-04 2.44e-04 2.41e+04 4.31e-04   0.3
  rst_sync_1 (RST_SYNC_STAGES2_0)      1.29e-05 2.24e-03 2.53e+04 2.28e-03   1.4
  TX_DIVIDER (CLK_DIV_1)               8.02e-05 7.95e-04 5.29e+05 1.40e-03   0.8
    add_47 (CLK_DIV_1_DW01_inc_0)      5.46e-06 2.19e-05 9.80e+04 1.25e-04   0.1
  RX_DIVIDER (CLK_DIV_0)               3.34e-04 6.37e-04 5.58e+05 1.53e-03   0.9
    add_47 (CLK_DIV_0_DW01_inc_0)         0.000    0.000 9.86e+04 9.86e-05   0.1
  prescale_mux (PRESCALE_MUX)             0.000    0.000 3.90e+04 3.90e-05   0.0
  data_sync (DATA_SYNC_DATA_WIDTH8_FLOPS2)
                                          0.000 8.68e-03 1.72e+05 8.86e-03   5.3
    PG (PULSE_GEN_1)                      0.000 7.24e-04 1.48e+04 7.39e-04   0.4
  uart (UART_DW8)                      9.21e-04 3.65e-03 1.97e+06 6.55e-03   3.9
    uart_rx (UART_RX_DW8)              7.33e-04 3.49e-03 1.55e+06 5.77e-03   3.5
      Data_Sampling_TOP (Data_Sampling)
                                       1.49e-04 9.11e-04 5.19e+05 1.58e-03   0.9
      Edge_Bit_Counter_TOP (Edge_Bit_Counter)
                                       1.51e-04 7.21e-04 3.88e+05 1.26e-03   0.8
      Deserializer_TOP (Deserializer_DW8)
                                       5.19e-07 1.13e-03 3.04e+05 1.44e-03   0.9
      Start_Check_TOP (Start_Check)       0.000    0.000 2.70e+03 2.70e-06   0.0
      STOP_CHECK_TOP (STOP_CHECK)         0.000 5.67e-05 1.99e+04 7.66e-05   0.0
      Parity_Check_TOP (Parity_Check_DW8)
                                          0.000 2.44e-04 1.67e+05 4.12e-04   0.2
      FSM_TOP (RX_FSM)                 8.27e-05 3.99e-04 1.37e+05 6.19e-04   0.4
    uart_tx (UART_TX)                  6.47e-05 1.44e-04 4.17e+05 6.26e-04   0.4
      MUX_TOP (MUX)                    4.73e-06 7.73e-06 2.73e+04 3.97e-05   0.0
      Serializer_TOP (Serializer)      5.29e-05 7.86e-05 2.24e+05 3.56e-04   0.2
      FSM_TOP (TX_FSM)                 7.04e-06 5.80e-05 8.04e+04 1.46e-04   0.1
      parity_calc (Parity_Calc)           0.000    0.000 8.50e+04 8.50e-05   0.1
  sys_cntrl (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                          0.000 1.16e-02 4.21e+05 1.20e-02   7.2
1
