Loading plugins phase: Elapsed time ==> 0s.356ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -d CY8C5888LTI-LP097 -s C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.BinTerm0" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_62)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.2)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.AinTerm2" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8095)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.5)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.AinTerm1" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8175)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.3)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.BinTerm2" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8096)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.6)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.BinTerm1" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8176)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.4)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.AinTerm0" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_61)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.1)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.BinTerm3" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8098)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.8)

ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.AinTerm3" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8097)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Shape_503.7)

ADD: pft.M0035: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'analog_0' of 'Pin_VDDAdiv2' but no direct hardware connection exists.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Instance:Pin_VDDAdiv2)

ADD: pft.M0035: information: Voltage Reference Information: Vref '0.256V' is connected to terminal 'analog_0' of 'Pin_DACREF' but no direct hardware connection exists.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_4)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\TopDesign\TopDesign.cysch (Instance:Pin_DACREF)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.320ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.437ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Voltron Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -dcpsoc3 Voltron Main.v -verilog
======================================================================

======================================================================
Compiling:  Voltron Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -dcpsoc3 Voltron Main.v -verilog
======================================================================

======================================================================
Compiling:  Voltron Main.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -dcpsoc3 -verilog Voltron Main.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Sep 11 19:34:37 2016


======================================================================
Compiling:  Voltron Main.v
Program  :   vpp
Options  :    -yv2 -q10 Voltron Main.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Sep 11 19:34:37 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Voltron Main.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Voltron Main.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -dcpsoc3 -verilog Voltron Main.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Sep 11 19:34:37 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\codegentemp\Voltron Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\codegentemp\Voltron Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Voltron Main.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -dcpsoc3 -verilog Voltron Main.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Sep 11 19:34:38 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\codegentemp\Voltron Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\codegentemp\Voltron Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\SPIS:BSPIS:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:control_7\
	\SPIS:BSPIS:control_6\
	\SPIS:BSPIS:control_5\
	\SPIS:BSPIS:control_4\
	\SPIS:BSPIS:control_3\
	\SPIS:BSPIS:control_2\
	\SPIS:BSPIS:control_1\
	\SPIS:BSPIS:control_0\
	\SPIS:Net_182\
	\SPIS:BSPIS:dpcounter_zero\
	Net_6548
	Net_6545
	\PWM2:Net_114\
	Net_6559
	Net_6556
	\PWM1:Net_114\
	\DelSig:Net_268\
	\DelSig:Net_270\
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\

Deleted 136 User equations/components.
Deleted 22 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_TIA4_net_0
Aliasing \PGA_Inv_2:Net_36\ to zero
Aliasing \PGA_Inv_2:Net_40\ to zero
Aliasing \PGA_Inv_2:Net_37\ to zero
Aliasing \PGA_Inv_2:Net_38\ to zero
Aliasing \PGA_Inv_1:Net_36\ to zero
Aliasing \PGA_Inv_1:Net_40\ to zero
Aliasing \PGA_Inv_1:Net_37\ to zero
Aliasing \PGA_Inv_1:Net_38\ to zero
Aliasing tmpOE__Pin_LED_AMPB_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing \VDAC4:Net_83\ to zero
Aliasing \VDAC4:Net_81\ to zero
Aliasing \VDAC4:Net_82\ to zero
Aliasing \VDAC3:Net_83\ to zero
Aliasing \VDAC3:Net_81\ to zero
Aliasing \VDAC3:Net_82\ to zero
Aliasing \VDAC2:Net_83\ to zero
Aliasing \VDAC2:Net_81\ to zero
Aliasing \VDAC2:Net_82\ to zero
Aliasing \VDAC1:Net_83\ to zero
Aliasing \VDAC1:Net_81\ to zero
Aliasing \VDAC1:Net_82\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__Pin_TIA4_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_VDDAdiv2_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_DAC1_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_DAC2_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_DAC3_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_DAC4_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__SPI_SS_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_LED_PWMB_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing Net_2247 to zero
Aliasing \SPIS:BSPIS:tx_status_5\ to zero
Aliasing \SPIS:BSPIS:tx_status_4\ to zero
Aliasing \SPIS:BSPIS:tx_status_3\ to zero
Aliasing \SPIS:BSPIS:rx_status_2\ to zero
Aliasing \SPIS:BSPIS:rx_status_1\ to zero
Aliasing \SPIS:BSPIS:rx_status_0\ to zero
Aliasing \SPIS:BSPIS:sR8:Dp:cs_addr_1\ to zero
Aliasing Net_1821 to \SPIS:BSPIS:inv_ss\
Aliasing tmpOE__Pin_LED_PWMA_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_TIA2_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_TIA1_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_TIA3P5_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_TIA1P5_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_LED_AMPA_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing \Filter:Net_1\ to zero
Aliasing \Filter:Net_4\ to zero
Aliasing \Filter:Net_5\ to zero
Aliasing Net_8219 to tmpOE__Pin_TIA4_net_0
Aliasing Net_837 to zero
Aliasing Net_850 to zero
Aliasing \PWM2:Net_113\ to tmpOE__Pin_TIA4_net_0
Aliasing Net_6544 to zero
Aliasing \PWM1:Net_113\ to tmpOE__Pin_TIA4_net_0
Aliasing Net_6555 to zero
Aliasing tmpOE__SPI_SCLK_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__SPI_MOSI_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__I2C_Pins_net_1 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__I2C_Pins_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_DACREF_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing \I2C:Net_128\ to zero
Aliasing \I2C:Net_190\ to tmpOE__Pin_TIA4_net_0
Aliasing \I2C:Net_145\ to tmpOE__Pin_TIA4_net_0
Aliasing tmpOE__Pin_TIA3_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing \DelSig:Net_482\ to zero
Aliasing \DelSig:tmpOE__Bypass_P03_net_0\ to tmpOE__Pin_TIA4_net_0
Aliasing \DelSig:Net_252\ to zero
Aliasing \DelSig:soc\ to tmpOE__Pin_TIA4_net_0
Aliasing Net_8221 to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_TIA4_net_0
Aliasing \SAR1:vp_ctl_0\ to zero
Aliasing \SAR1:vp_ctl_2\ to zero
Aliasing \SAR1:vn_ctl_1\ to zero
Aliasing \SAR1:vn_ctl_3\ to zero
Aliasing \SAR1:vp_ctl_1\ to zero
Aliasing \SAR1:vp_ctl_3\ to zero
Aliasing \SAR1:vn_ctl_0\ to zero
Aliasing \SAR1:vn_ctl_2\ to zero
Aliasing \SAR1:soc\ to zero
Aliasing \SAR1:tmpOE__Bypass_net_0\ to tmpOE__Pin_TIA4_net_0
Aliasing \SAR1:Net_381\ to zero
Aliasing \SAR2:vp_ctl_0\ to zero
Aliasing \SAR2:vp_ctl_2\ to zero
Aliasing \SAR2:vn_ctl_1\ to zero
Aliasing \SAR2:vn_ctl_3\ to zero
Aliasing \SAR2:vp_ctl_1\ to zero
Aliasing \SAR2:vp_ctl_3\ to zero
Aliasing \SAR2:vn_ctl_0\ to zero
Aliasing \SAR2:vn_ctl_2\ to zero
Aliasing \SAR2:soc\ to zero
Aliasing \SAR2:tmpOE__Bypass_net_0\ to tmpOE__Pin_TIA4_net_0
Aliasing \SAR2:Net_381\ to zero
Aliasing \ShiftBy2_1:DP_d0_load\ to zero
Aliasing \ShiftBy2_1:DP_d1_load\ to zero
Aliasing \ShiftBy2_1:DP_f0_load\ to zero
Aliasing \ShiftBy2_1:DP_f1_load\ to zero
Aliasing \ShiftBy2_1:DP_route_si\ to zero
Aliasing \ShiftBy2_1:DP_route_ci\ to zero
Aliasing \ShiftBy2_1:DP_select_2\ to zero
Aliasing tmpOE__Pin_test1_net_0 to tmpOE__Pin_TIA4_net_0
Aliasing \ShiftBy1_1:Datapath_1_d0_load\ to zero
Aliasing \ShiftBy1_1:Datapath_1_d1_load\ to zero
Aliasing \ShiftBy1_1:Datapath_1_f0_load\ to zero
Aliasing \ShiftBy1_1:Datapath_1_f1_load\ to zero
Aliasing \ShiftBy1_1:Datapath_1_route_si\ to zero
Aliasing \ShiftBy1_1:Datapath_1_route_ci\ to zero
Aliasing \ShiftBy1_1:Datapath_1_select_1\ to zero
Aliasing \ShiftBy1_1:Datapath_1_select_2\ to zero
Aliasing \ShiftBy2_2:DP_d0_load\ to zero
Aliasing \ShiftBy2_2:DP_d1_load\ to zero
Aliasing \ShiftBy2_2:DP_f0_load\ to zero
Aliasing \ShiftBy2_2:DP_f1_load\ to zero
Aliasing \ShiftBy2_2:DP_route_si\ to zero
Aliasing \ShiftBy2_2:DP_route_ci\ to zero
Aliasing \ShiftBy2_2:DP_select_2\ to zero
Aliasing \ShiftBy1_1:SM1_1\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \PGA_Inv_2:Net_36\[17] = zero[2]
Removing Lhs of wire \PGA_Inv_2:Net_40\[18] = zero[2]
Removing Lhs of wire \PGA_Inv_2:Net_37\[19] = zero[2]
Removing Lhs of wire \PGA_Inv_2:Net_38\[20] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_36\[24] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_40\[25] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_37\[26] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_38\[27] = zero[2]
Removing Lhs of wire tmpOE__Pin_LED_AMPB_net_0[31] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \VDAC4:Net_83\[37] = zero[2]
Removing Lhs of wire \VDAC4:Net_81\[38] = zero[2]
Removing Lhs of wire \VDAC4:Net_82\[39] = zero[2]
Removing Lhs of wire \VDAC3:Net_83\[44] = zero[2]
Removing Lhs of wire \VDAC3:Net_81\[45] = zero[2]
Removing Lhs of wire \VDAC3:Net_82\[46] = zero[2]
Removing Lhs of wire \VDAC2:Net_83\[51] = zero[2]
Removing Lhs of wire \VDAC2:Net_81\[52] = zero[2]
Removing Lhs of wire \VDAC2:Net_82\[53] = zero[2]
Removing Lhs of wire \VDAC1:Net_83\[58] = zero[2]
Removing Lhs of wire \VDAC1:Net_81\[59] = zero[2]
Removing Lhs of wire \VDAC1:Net_82\[60] = zero[2]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[91] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[98] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_VDDAdiv2_net_0[147] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_DAC1_net_0[160] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_DAC2_net_0[167] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_DAC3_net_0[174] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_DAC4_net_0[181] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__SPI_SS_net_0[188] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_LED_PWMB_net_0[194] = tmpOE__Pin_TIA4_net_0[1]
Removing Rhs of wire Net_4245[195] = \PWM2:Net_57\[384]
Removing Lhs of wire Net_2247[201] = zero[2]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[203] = \SPIS:BSPIS:load\[204]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[203] = \SPIS:BSPIS:dpcounter_one\[222]
Removing Lhs of wire \SPIS:BSPIS:prc_clk_src\[211] = Net_17[212]
Removing Rhs of wire \SPIS:Net_81\[215] = \SPIS:Net_176\[306]
Removing Lhs of wire \SPIS:BSPIS:tx_status_2\[235] = \SPIS:BSPIS:miso_tx_empty_reg_fin\[225]
Removing Rhs of wire \SPIS:BSPIS:tx_status_1\[236] = \SPIS:BSPIS:dpMISO_fifo_not_full\[237]
Removing Lhs of wire \SPIS:BSPIS:tx_status_6\[238] = \SPIS:BSPIS:byte_complete\[205]
Removing Lhs of wire \SPIS:BSPIS:rx_status_3\[241] = \SPIS:BSPIS:dpMOSI_fifo_not_empty\[240]
Removing Lhs of wire \SPIS:BSPIS:rx_status_5\[242] = \SPIS:BSPIS:rx_buf_overrun\[208]
Removing Lhs of wire \SPIS:BSPIS:rx_status_6\[243] = \SPIS:BSPIS:dpMOSI_fifo_full_reg\[230]
Removing Lhs of wire \SPIS:BSPIS:tx_status_5\[244] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:tx_status_4\[245] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:tx_status_3\[246] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_2\[247] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_1\[248] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_0\[249] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:mosi_fin\[250] = \SPIS:Net_75\[251]
Removing Lhs of wire \SPIS:Net_75\[251] = Net_16[305]
Removing Lhs of wire \SPIS:BSPIS:sR8:Dp:cs_addr_1\[277] = zero[2]
Removing Rhs of wire Net_1821[308] = \SPIS:BSPIS:inv_ss\[202]
Removing Lhs of wire tmpOE__SPI_MISO_net_0[310] = Net_1821[308]
Removing Lhs of wire tmpOE__Pin_LED_PWMA_net_0[316] = tmpOE__Pin_TIA4_net_0[1]
Removing Rhs of wire Net_4221[317] = \PWM1:Net_57\[394]
Removing Lhs of wire tmpOE__Pin_TIA2_net_0[323] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_TIA1_net_0[330] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_TIA3P5_net_0[337] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_TIA1P5_net_0[343] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_LED_AMPA_net_0[349] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \Filter:Net_1\[366] = zero[2]
Removing Lhs of wire \Filter:Net_4\[368] = zero[2]
Removing Lhs of wire \Filter:Net_5\[369] = zero[2]
Removing Lhs of wire Net_8219[373] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire Net_837[375] = zero[2]
Removing Lhs of wire Net_850[376] = zero[2]
Removing Lhs of wire \PWM2:Net_107\[380] = zero[2]
Removing Lhs of wire \PWM2:Net_113\[381] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire Net_6544[382] = zero[2]
Removing Lhs of wire \PWM1:Net_107\[390] = zero[2]
Removing Lhs of wire \PWM1:Net_113\[391] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire Net_6555[392] = zero[2]
Removing Lhs of wire tmpOE__SPI_SCLK_net_0[402] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__SPI_MOSI_net_0[407] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__I2C_Pins_net_1[412] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__I2C_Pins_net_0[413] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire tmpOE__Pin_DACREF_net_0[421] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \I2C:Net_128\[428] = zero[2]
Removing Lhs of wire \I2C:tmpOE__cy_bufoe_1_net_0\[435] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \I2C:Net_190\[436] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \I2C:tmpOE__cy_bufoe_2_net_0\[438] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \I2C:Net_145\[439] = tmpOE__Pin_TIA4_net_0[1]
Removing Rhs of wire Net_8028[442] = \ShiftBy2_1:dsignal\[846]
Removing Rhs of wire Net_8031[445] = \ShiftBy2_2:dsignal\[994]
Removing Lhs of wire tmpOE__Pin_TIA3_net_0[448] = tmpOE__Pin_TIA4_net_0[1]
Removing Rhs of wire \DelSig:Net_488\[462] = \DelSig:Net_250\[504]
Removing Lhs of wire \DelSig:Net_481\[464] = zero[2]
Removing Lhs of wire \DelSig:Net_482\[465] = zero[2]
Removing Lhs of wire \DelSig:tmpOE__Bypass_P03_net_0\[489] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \DelSig:Net_252\[506] = zero[2]
Removing Lhs of wire \DelSig:soc\[508] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire Net_8221[514] = zero[2]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_9\[526] = \FreqDiv_1:MODULE_1:g2:a0:s_9\[686]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_8\[527] = \FreqDiv_1:MODULE_1:g2:a0:s_8\[687]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_7\[528] = \FreqDiv_1:MODULE_1:g2:a0:s_7\[688]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_6\[529] = \FreqDiv_1:MODULE_1:g2:a0:s_6\[689]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_5\[530] = \FreqDiv_1:MODULE_1:g2:a0:s_5\[690]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_4\[531] = \FreqDiv_1:MODULE_1:g2:a0:s_4\[691]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_3\[532] = \FreqDiv_1:MODULE_1:g2:a0:s_3\[692]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_2\[533] = \FreqDiv_1:MODULE_1:g2:a0:s_2\[693]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_1\[534] = \FreqDiv_1:MODULE_1:g2:a0:s_1\[694]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[535] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[695]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[576] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[577] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[578] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[579] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[580] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[581] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[582] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[583] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[584] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[585] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[586] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[587] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[588] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[589] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[590] = \FreqDiv_1:MODIN1_9\[591]
Removing Lhs of wire \FreqDiv_1:MODIN1_9\[591] = \FreqDiv_1:count_9\[516]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[592] = \FreqDiv_1:MODIN1_8\[593]
Removing Lhs of wire \FreqDiv_1:MODIN1_8\[593] = \FreqDiv_1:count_8\[517]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[594] = \FreqDiv_1:MODIN1_7\[595]
Removing Lhs of wire \FreqDiv_1:MODIN1_7\[595] = \FreqDiv_1:count_7\[518]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[596] = \FreqDiv_1:MODIN1_6\[597]
Removing Lhs of wire \FreqDiv_1:MODIN1_6\[597] = \FreqDiv_1:count_6\[519]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[598] = \FreqDiv_1:MODIN1_5\[599]
Removing Lhs of wire \FreqDiv_1:MODIN1_5\[599] = \FreqDiv_1:count_5\[520]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[600] = \FreqDiv_1:MODIN1_4\[601]
Removing Lhs of wire \FreqDiv_1:MODIN1_4\[601] = \FreqDiv_1:count_4\[521]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[602] = \FreqDiv_1:MODIN1_3\[603]
Removing Lhs of wire \FreqDiv_1:MODIN1_3\[603] = \FreqDiv_1:count_3\[522]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[604] = \FreqDiv_1:MODIN1_2\[605]
Removing Lhs of wire \FreqDiv_1:MODIN1_2\[605] = \FreqDiv_1:count_2\[523]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[606] = \FreqDiv_1:MODIN1_1\[607]
Removing Lhs of wire \FreqDiv_1:MODIN1_1\[607] = \FreqDiv_1:count_1\[524]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[608] = \FreqDiv_1:MODIN1_0\[609]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[609] = \FreqDiv_1:count_0\[525]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[733] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[734] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \SAR1:vp_ctl_0\[739] = zero[2]
Removing Lhs of wire \SAR1:vp_ctl_2\[740] = zero[2]
Removing Lhs of wire \SAR1:vn_ctl_1\[741] = zero[2]
Removing Lhs of wire \SAR1:vn_ctl_3\[742] = zero[2]
Removing Lhs of wire \SAR1:vp_ctl_1\[743] = zero[2]
Removing Lhs of wire \SAR1:vp_ctl_3\[744] = zero[2]
Removing Lhs of wire \SAR1:vn_ctl_0\[745] = zero[2]
Removing Lhs of wire \SAR1:vn_ctl_2\[746] = zero[2]
Removing Rhs of wire \SAR1:Net_188\[749] = \SAR1:Net_221\[750]
Removing Lhs of wire \SAR1:soc\[755] = zero[2]
Removing Lhs of wire \SAR1:tmpOE__Bypass_net_0\[773] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \SAR1:Net_381\[787] = zero[2]
Removing Lhs of wire \SAR2:vp_ctl_0\[792] = zero[2]
Removing Lhs of wire \SAR2:vp_ctl_2\[793] = zero[2]
Removing Lhs of wire \SAR2:vn_ctl_1\[794] = zero[2]
Removing Lhs of wire \SAR2:vn_ctl_3\[795] = zero[2]
Removing Lhs of wire \SAR2:vp_ctl_1\[796] = zero[2]
Removing Lhs of wire \SAR2:vp_ctl_3\[797] = zero[2]
Removing Lhs of wire \SAR2:vn_ctl_0\[798] = zero[2]
Removing Lhs of wire \SAR2:vn_ctl_2\[799] = zero[2]
Removing Rhs of wire \SAR2:Net_188\[802] = \SAR2:Net_221\[803]
Removing Lhs of wire \SAR2:soc\[808] = zero[2]
Removing Lhs of wire \SAR2:tmpOE__Bypass_net_0\[826] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \SAR2:Net_381\[840] = zero[2]
Removing Rhs of wire Net_8132[842] = \ShiftBy1_1:dsignal\[946]
Removing Lhs of wire \ShiftBy2_1:DP_d0_load\[847] = zero[2]
Removing Lhs of wire \ShiftBy2_1:DP_d1_load\[848] = zero[2]
Removing Lhs of wire \ShiftBy2_1:DP_f0_load\[849] = zero[2]
Removing Lhs of wire \ShiftBy2_1:DP_f1_load\[850] = zero[2]
Removing Lhs of wire \ShiftBy2_1:DP_route_si\[851] = zero[2]
Removing Lhs of wire \ShiftBy2_1:DP_route_ci\[852] = zero[2]
Removing Rhs of wire \ShiftBy2_1:DP_select_0\[853] = \ShiftBy2_1:S1_0\[854]
Removing Rhs of wire \ShiftBy2_1:DP_select_1\[855] = \ShiftBy2_1:S1_1\[856]
Removing Lhs of wire \ShiftBy2_1:DP_select_2\[857] = zero[2]
Removing Lhs of wire tmpOE__Pin_test1_net_0[941] = tmpOE__Pin_TIA4_net_0[1]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_d0_load\[947] = zero[2]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_d1_load\[948] = zero[2]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_f0_load\[949] = zero[2]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_f1_load\[950] = zero[2]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_route_si\[951] = zero[2]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_route_ci\[952] = zero[2]
Removing Rhs of wire \ShiftBy1_1:Datapath_1_select_0\[953] = \ShiftBy1_1:SM1_0\[954]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_select_1\[955] = zero[2]
Removing Lhs of wire \ShiftBy1_1:Datapath_1_select_2\[956] = zero[2]
Removing Lhs of wire \ShiftBy2_2:DP_d0_load\[995] = zero[2]
Removing Lhs of wire \ShiftBy2_2:DP_d1_load\[996] = zero[2]
Removing Lhs of wire \ShiftBy2_2:DP_f0_load\[997] = zero[2]
Removing Lhs of wire \ShiftBy2_2:DP_f1_load\[998] = zero[2]
Removing Lhs of wire \ShiftBy2_2:DP_route_si\[999] = zero[2]
Removing Lhs of wire \ShiftBy2_2:DP_route_ci\[1000] = zero[2]
Removing Rhs of wire \ShiftBy2_2:DP_select_0\[1001] = \ShiftBy2_2:S1_0\[1002]
Removing Rhs of wire \ShiftBy2_2:DP_select_1\[1003] = \ShiftBy2_2:S1_1\[1004]
Removing Lhs of wire \ShiftBy2_2:DP_select_2\[1005] = zero[2]
Removing Lhs of wire \SPIS:BSPIS:dpcounter_one_reg\\D\[1090] = \SPIS:BSPIS:dpcounter_one_fin\[206]
Removing Lhs of wire \SPIS:BSPIS:mosi_buf_overrun_fin\\D\[1091] = \SPIS:BSPIS:mosi_buf_overrun_reg\[209]
Removing Lhs of wire \SPIS:BSPIS:mosi_tmp\\D\[1092] = Net_16[305]
Removing Lhs of wire \ShiftBy1_1:SM1_1\\D\[1110] = zero[2]

------------------------------------------------------
Aliased 0 equations, 196 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_TIA4_net_0' (cost = 0):
tmpOE__Pin_TIA4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIS:BSPIS:tx_load\' (cost = 6):
\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:byte_complete\' (cost = 1):
\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_8\' (cost = 20):
\FreqDiv_1:MODULE_1:g2:a0:s_8\ <= ((not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_9\' (cost = 30):
\FreqDiv_1:MODULE_1:g2:a0:s_9\ <= ((not \FreqDiv_1:count_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_1\' (cost = 20):
\FreqDiv_1:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_2\' (cost = 30):
\FreqDiv_1:MODULE_1:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_3\' (cost = 40):
\FreqDiv_1:MODULE_1:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_4\' (cost = 50):
\FreqDiv_1:MODULE_1:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_5\' (cost = 60):
\FreqDiv_1:MODULE_1:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_6\' (cost = 70):
\FreqDiv_1:MODULE_1:g2:a0:s_6\ <= ((not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_7\' (cost = 80):
\FreqDiv_1:MODULE_1:g2:a0:s_7\ <= ((not \FreqDiv_1:count_6\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__Pin_TIA4_net_0
Removing Lhs of wire \SPIS:BSPIS:cnt_reset\[200] = Net_74[189]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[704] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[714] = zero[2]
Removing Lhs of wire \SAR1:Net_188\[749] = \SAR1:Net_376\[748]
Removing Lhs of wire \SAR2:Net_188\[802] = \SAR2:Net_376\[801]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1093] = tmpOE__Pin_TIA4_net_0[1]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj" -dcpsoc3 "Voltron Main.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.050ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 11 September 2016 19:34:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main.cyprj -d CY8C5888LTI-LP097 Voltron Main.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \ShiftBy1_1:SM1_1\ from registered to combinatorial
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'DelSig_Ext_CP_Clk'. Fanout=1, Signal=\DelSig:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'SAR1_theACLK'. Fanout=1, Signal=\SAR1:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'SAR2_theACLK'. Fanout=1, Signal=\SAR2:Net_376\
    Digital Clock 3: Automatic-assigning  clock 'SPIS_IntClock'. Fanout=1, Signal=\SPIS:Net_81\
    Analog  Clock 0: Automatic-assigning  clock 'DelSig_theACLK'. Fanout=1, Signal=\DelSig:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIS:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SPI_SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SPI_SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_SCLK(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: FILTER2RAM1:drqcell.termout
        Effective Clock: FILTER2RAM1:drqcell.termout
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_TIA4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TIA4(0)__PA ,
            analog_term => Net_8170 ,
            pad => Pin_TIA4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_AMPB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_AMPB(0)__PA ,
            analog_term => Net_157 ,
            pad => Pin_LED_AMPB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_VDDAdiv2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_VDDAdiv2(0)__PA ,
            analog_term => Net_6576 ,
            pad => Pin_VDDAdiv2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DAC1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DAC1(0)__PA ,
            analog_term => Net_30 ,
            pad => Pin_DAC1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DAC2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DAC2(0)__PA ,
            analog_term => Net_35 ,
            pad => Pin_DAC2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DAC3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DAC3(0)__PA ,
            analog_term => Net_40 ,
            pad => Pin_DAC3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DAC4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DAC4(0)__PA ,
            analog_term => Net_45 ,
            pad => Pin_DAC4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SS(0)__PA ,
            fb => Net_74 ,
            pad => SPI_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_PWMB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_PWMB(0)__PA ,
            input => Net_4245 ,
            pad => Pin_LED_PWMB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MISO(0)__PA ,
            oe => Net_1821 ,
            input => Net_20 ,
            pad => SPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_PWMA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_PWMA(0)__PA ,
            input => Net_4221 ,
            pad => Pin_LED_PWMA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_TIA2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TIA2(0)__PA ,
            analog_term => Net_8177 ,
            pad => Pin_TIA2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_TIA1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TIA1(0)__PA ,
            analog_term => Net_8166 ,
            pad => Pin_TIA1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_TIA3P5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TIA3P5(0)__PA ,
            analog_term => Net_156 ,
            pad => Pin_TIA3P5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_TIA1P5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TIA1P5(0)__PA ,
            analog_term => Net_160 ,
            pad => Pin_TIA1P5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_AMPA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_AMPA(0)__PA ,
            analog_term => Net_8093 ,
            pad => Pin_LED_AMPA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SCLK(0)__PA ,
            fb => Net_17 ,
            pad => SPI_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MOSI(0)__PA ,
            fb => Net_16 ,
            pad => SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_Pins(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_Pins(0)__PA ,
            fb => \I2C:Net_175\ ,
            input => \I2C:Net_174\ ,
            pad => I2C_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_Pins(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_Pins(1)__PA ,
            fb => \I2C:Net_181\ ,
            input => \I2C:Net_173\ ,
            pad => I2C_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DACREF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DACREF(0)__PA ,
            analog_term => Net_224 ,
            pad => Pin_DACREF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_TIA3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TIA3(0)__PA ,
            analog_term => Net_6630 ,
            pad => Pin_TIA3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \DelSig:Bypass_P03(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \DelSig:Bypass_P03(0)\__PA ,
            analog_term => \DelSig:Net_248\ ,
            pad => \DelSig:Bypass_P03(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SAR1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SAR1:Bypass(0)\__PA ,
            analog_term => \SAR1:Net_210\ ,
            pad => \SAR1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SAR2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SAR2:Bypass(0)\__PA ,
            analog_term => \SAR2:Net_210\ ,
            pad => \SAR2:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_test1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_test1(0)__PA ,
            input => Net_8220 ,
            pad => Pin_test1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_20, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_74 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_20 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\ * Net_16
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_1821, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_74
        );
        Output = Net_1821 (fanout=3)

    MacroCell: Name=\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=11)

    MacroCell: Name=Net_8220, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_8220
            + \FreqDiv_1:not_last_reset\ * Net_8220 * !\FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + !Net_8220 * \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_8220 (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_9\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\
            + !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=10)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=11)

    MacroCell: Name=Net_8028, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8028 * \ShiftBy2_1:DP_select_1\
            + !\ShiftBy2_1:DP_select_0\ * \ShiftBy2_1:DP_select_1\
        );
        Output = Net_8028 (fanout=2)

    MacroCell: Name=\ShiftBy2_1:DP_select_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftBy2_1:DP_select_0\ * !\ShiftBy2_1:DP_select_1\ * 
              Net_8027
        );
        Output = \ShiftBy2_1:DP_select_0\ (fanout=5)

    MacroCell: Name=\ShiftBy2_1:DP_select_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ShiftBy2_1:DP_select_0\ * !\ShiftBy2_1:DP_select_1\
        );
        Output = \ShiftBy2_1:DP_select_1\ (fanout=5)

    MacroCell: Name=Net_8132, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ShiftBy1_1:Datapath_1_select_0\
        );
        Output = Net_8132 (fanout=1)

    MacroCell: Name=\ShiftBy1_1:Datapath_1_select_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7925 * !\ShiftBy1_1:Datapath_1_select_0\
        );
        Output = \ShiftBy1_1:Datapath_1_select_0\ (fanout=3)

    MacroCell: Name=Net_8031, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8031 * \ShiftBy2_2:DP_select_1\
            + !\ShiftBy2_2:DP_select_0\ * \ShiftBy2_2:DP_select_1\
        );
        Output = Net_8031 (fanout=2)

    MacroCell: Name=\ShiftBy2_2:DP_select_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftBy2_2:DP_select_0\ * !\ShiftBy2_2:DP_select_1\ * 
              Net_8030
        );
        Output = \ShiftBy2_2:DP_select_0\ (fanout=5)

    MacroCell: Name=\ShiftBy2_2:DP_select_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ShiftBy2_2:DP_select_0\ * !\ShiftBy2_2:DP_select_1\
        );
        Output = \ShiftBy2_2:DP_select_1\ (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_17 ,
            cs_addr_2 => Net_1821 ,
            cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
            route_si => \SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:tx_load\ ,
            so_comb => \SPIS:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\ShiftBy2_1:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \ShiftBy2_1:DP_select_1\ ,
            cs_addr_0 => \ShiftBy2_1:DP_select_0\ ,
            chain_out => \ShiftBy2_1:DP:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftBy2_1:DP:u1\

    datapathcell: Name =\ShiftBy2_1:DP:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \ShiftBy2_1:DP_select_1\ ,
            cs_addr_0 => \ShiftBy2_1:DP_select_0\ ,
            chain_in => \ShiftBy2_1:DP:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftBy2_1:DP:u0\

    datapathcell: Name =\ShiftBy1_1:Datapath_1:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \ShiftBy1_1:Datapath_1_select_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ShiftBy2_2:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \ShiftBy2_2:DP_select_1\ ,
            cs_addr_0 => \ShiftBy2_2:DP_select_0\ ,
            chain_out => \ShiftBy2_2:DP:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftBy2_2:DP:u1\

    datapathcell: Name =\ShiftBy2_2:DP:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \ShiftBy2_2:DP_select_1\ ,
            cs_addr_0 => \ShiftBy2_2:DP_select_0\ ,
            chain_in => \ShiftBy2_2:DP:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftBy2_2:DP:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIS:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:byte_complete\ ,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_7906 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =I2C_Pins(0)_SYNC
        PORT MAP (
            in => \I2C:Net_175\ ,
            out => \I2C:Net_175_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_1\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:tx_load\ ,
            out => \SPIS:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_2\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_3\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_4\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2C_Pins(1)_SYNC
        PORT MAP (
            in => \I2C:Net_181\ ,
            out => \I2C:Net_181_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_17 ,
            reset => Net_74 ,
            enable => Net_1821 ,
            count_6 => \SPIS:BSPIS:count_6\ ,
            count_5 => \SPIS:BSPIS:count_5\ ,
            count_4 => \SPIS:BSPIS:count_4\ ,
            count_3 => \SPIS:BSPIS:count_3\ ,
            count_2 => \SPIS:BSPIS:count_2\ ,
            count_1 => \SPIS:BSPIS:count_1\ ,
            count_0 => \SPIS:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =FILTER2RAM1
        PORT MAP (
            dmareq => Net_8232 ,
            termin => zero ,
            termout => Net_6689 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =FILTER2RAM2
        PORT MAP (
            dmareq => Net_6690 ,
            termin => zero ,
            termout => Net_6692 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SAR2FILTER1
        PORT MAP (
            dmareq => Net_124 ,
            termin => zero ,
            termout => Net_8106 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SAR2FILTER2
        PORT MAP (
            dmareq => Net_8212 ,
            termin => zero ,
            termout => Net_8108 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SPI2RAM
        PORT MAP (
            dmareq => Net_7906 ,
            termin => zero ,
            termout => Net_7955 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SHIFT2FILTER1
        PORT MAP (
            dmareq => Net_8028 ,
            termin => zero ,
            termout => Net_8142 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SHIFT2FILTER2
        PORT MAP (
            dmareq => Net_8031 ,
            termin => zero ,
            termout => Net_8147 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SHIFT2RAM
        PORT MAP (
            dmareq => Net_8132 ,
            termin => zero ,
            termout => Net_8121 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SPI2SHIFT
        PORT MAP (
            dmareq => Net_7906 ,
            termin => zero ,
            termout => Net_7925 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SAR2SHIFT1
        PORT MAP (
            dmareq => Net_124 ,
            termin => zero ,
            termout => Net_8027 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =SAR2SHIFT2
        PORT MAP (
            dmareq => Net_8212 ,
            termin => zero ,
            termout => Net_8030 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_spi_rx
        PORT MAP (
            interrupt => Net_7955 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C:isr\
        PORT MAP (
            interrupt => \I2C:Net_172\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\DelSig:IRQ\
        PORT MAP (
            interrupt => Net_8117 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_shift1
        PORT MAP (
            interrupt => Net_8121 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SAR1:IRQ\
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SAR2:IRQ\
        PORT MAP (
            interrupt => Net_8212 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_filter_ready1
        PORT MAP (
            interrupt => Net_6689 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_filter_ready2
        PORT MAP (
            interrupt => Net_6692 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    1 :    0 :    1 : 100.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :   11 :   13 :   24 : 45.83 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   34 :  158 :  192 : 17.71 %
  Unique P-terms              :   45 :  339 :  384 : 11.72 %
  Total P-terms               :   49 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x6)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Count7 Cells              :    1 :      :      :        
Opamp                         :    4 :    0 :    4 : 100.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.065ms
Tech mapping phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_61" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_8175" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_8095" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_8097" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_62" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_8176" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_8096" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_8098" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
[IOP=(12)][IoId=(4)] : I2C_Pins(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I2C_Pins(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I2C_Pins_SIOREF_0 (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_DAC1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_DAC2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Pin_DAC3(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_DAC4(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_DACREF(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_LED_AMPA(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_LED_AMPB(0) (fixed)
[IOP=(12)][IoId=(2)] : Pin_LED_PWMA(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_LED_PWMA_SIOREF_0 (fixed)
[IOP=(12)][IoId=(1)] : Pin_LED_PWMB(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pin_LED_PWMB_SIOREF_0 (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_TIA1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_TIA1P5(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_TIA2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_TIA3(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_TIA3P5(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_TIA4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_VDDAdiv2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_test1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SPI_MISO(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SPI_MOSI(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SPI_SCLK(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SPI_SS(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \DelSig:Bypass_P03(0)\ (fixed, DSM-ExtVrefL)
IO_4@[IOP=(0)][IoId=(4)] : \SAR1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \SAR2:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_2:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_1:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \DelSig:DSM\ (fixed, DSM-ExtVrefL)
SAR[0]@[FFB(SAR,0)] : \SAR1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \SAR2:ADC_SAR\ (fixed, SAR-ExtVref)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_3:ABuf\ (OPAMP-GPIO)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_4:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \PGA_Inv_1:SC\
SC[0]@[FFB(SC,0)] : \PGA_Inv_2:SC\
Vref[13]@[FFB(Vref,13)] : \SAR1:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USB:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC1:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC2:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC3:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC4:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Vref[4]@[FFB(Vref,4)] : vRef_4
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (OPAMP-GPIO)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output_1 (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
[IOP=(12)][IoId=(4)] : I2C_Pins(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I2C_Pins(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I2C_Pins_SIOREF_0 (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_DAC1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_DAC2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Pin_DAC3(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_DAC4(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_DACREF(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_LED_AMPA(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_LED_AMPB(0) (fixed)
[IOP=(12)][IoId=(2)] : Pin_LED_PWMA(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_LED_PWMA_SIOREF_0 (fixed)
[IOP=(12)][IoId=(1)] : Pin_LED_PWMB(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pin_LED_PWMB_SIOREF_0 (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_TIA1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_TIA1P5(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_TIA2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_TIA3(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_TIA3P5(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_TIA4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_VDDAdiv2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_test1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SPI_MISO(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SPI_MOSI(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SPI_SCLK(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SPI_SS(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \DelSig:Bypass_P03(0)\ (fixed, DSM-ExtVrefL)
IO_4@[IOP=(0)][IoId=(4)] : \SAR1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \SAR2:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_2:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_1:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \DelSig:DSM\ (fixed, DSM-ExtVrefL)
SAR[0]@[FFB(SAR,0)] : \SAR1:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \SAR2:ADC_SAR\ (fixed, SAR-ExtVref)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_3:ABuf\ (OPAMP-GPIO)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_4:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \PGA_Inv_1:SC\
SC[1]@[FFB(SC,1)] : \PGA_Inv_2:SC\
Vref[13]@[FFB(Vref,13)] : \SAR1:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USB:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC1:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC3:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC4:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Vref[4]@[FFB(Vref,4)] : vRef_4
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (OPAMP-GPIO)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output_1 (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 3s.448ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_35" overuses wire "AGL[0]"
Net "Net_35" overuses wire "SAR vminus wire L"
Net "Net_35" overuses wire "AGL[6]"
Net "Net_8166" overuses wire "SAR vplus wire L"
Net "Net_8177" overuses wire "SAR vminus wire L"
Net "Net_6576" overuses wire "SAR vplus wire L"
Net "Net_6576" overuses wire "SAR vplus wire L"
Net "Net_6576" overuses wire "AGL[0]"
Net "Net_231" overuses wire "AGL[6]"
Net "Net_30" overuses wire "v2 Wire"
Net "Net_30" overuses wire "amuxbusL"
Net "Net_35" overuses wire "amuxbusL"
Net "Net_160" overuses wire "AGL[5]"
Net "Net_6630" overuses wire "SAR vplus wire R"
Net "Net_6576" overuses wire "v2 Wire"
Net "Net_6576" overuses wire "AGL[5]"
Net "Net_6576" overuses wire "AGL[5]"
Net "Net_6576" overuses wire "SAR vplus wire R"
Net "Net_30" overuses wire "AGL[4]"
Net "Net_30" overuses wire "SAR vplus wire L"
Net "Net_224" overuses wire "cmp1 v vref6 Mux__0b"
Net "Net_224" overuses wire "cmp1_vref"
Net "Net_8166" overuses wire "SAR vplus wire L"
Net "Net_6576" overuses wire "cmp1 v vref6 Mux__1b"
Net "Net_6576" overuses wire "cmp1_vref"
Net "Net_6577" overuses wire "AGL[4]"
Net "Net_30" overuses wire "amuxbusL"
Net "Net_35" overuses wire "amuxbusL"
Net "Net_160" overuses wire "AGL[5]"
Net "Net_6576" overuses wire "sc2 out Wire"
Net "Net_231" overuses wire "sc2 out Wire"
Net "Net_6577" overuses wire "AGL[5]"
Net "Net_30" overuses wire "AGL[4]"
Net "Net_30" overuses wire "AGL[7]"
Net "Net_224" overuses wire "cmp1 v vref6 Mux__0b"
Net "Net_224" overuses wire "cmp1_vref"
Net "Net_6576" overuses wire "cmp1 v vref6 Mux__1b"
Net "Net_6576" overuses wire "cmp1_vref"
Net "Net_6576" overuses wire "cmp1_vref"
Net "Net_6576" overuses wire "AGL[7]"
Net "Net_6577" overuses wire "AGL[4]"
Net "Net_30" overuses wire "amuxbusL"
Net "Net_35" overuses wire "amuxbusL"
Net "Net_160" overuses wire "AGL[5]"
Net "Net_6630" overuses wire "SAR vplus wire R"
Net "Net_6576" overuses wire "SAR vplus wire R"
Net "Net_6577" overuses wire "AGL[5]"
Net "Net_160" overuses wire "AGL[5]"
Net "Net_6576" overuses wire "sc2 out Wire"
Net "Net_231" overuses wire "sc2 out Wire"
Net "Net_6577" overuses wire "AGL[5]"
Net "Net_231" overuses wire "AGL[6]"
Net "Net_6577" overuses wire "AGL[6]"
Analog Routing phase: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_8099 {
    dsm_0_vplus
  }
  Net: Net_61 {
  }
  Net: Net_8175 {
  }
  Net: Net_8095 {
  }
  Net: Net_8097 {
  }
  Net: Net_8100 {
    dsm_0_vminus
  }
  Net: Net_62 {
  }
  Net: Net_8176 {
  }
  Net: Net_8096 {
  }
  Net: Net_8098 {
  }
  Net: Net_30 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_sc_0_vin
    sc_0_vin
    agl7_x_sc_0_vin
    agl7
    agl7_x_p0_7
    p0_7
  }
  Net: Net_35 {
    vidac_0_vout
    amuxbusl_x_vidac_0_vout
    amuxbusl
    amuxbusl_x_p0_6
    p0_6
  }
  Net: Net_40 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p15_1
    p15_1
  }
  Net: Net_45 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_p15_0
    p15_0
  }
  Net: Net_224 {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    agr1_x_comp_3_vminus
    agr1
    agr1_x_p1_5
    p1_5
  }
  Net: Net_8093 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_157 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_8166 {
    sar_0_vplus
    agl1_x_sar_0_vplus
    agl1
    agl1_x_p2_1
    p2_1
  }
  Net: Net_160 {
    opamp_0_vplus
    agl5_x_opamp_0_vplus
    agl5
    agl5_x_p0_5
    p0_5
  }
  Net: Net_8177 {
    sar_0_vminus
    agl2_x_sar_0_vminus
    agl2
    agl2_x_p2_2
    p2_2
  }
  Net: Net_6630 {
    sar_1_vplus
    agr3_x_sar_1_vplus
    agr3
    agr3_x_p1_7
    p1_7
  }
  Net: Net_156 {
    opamp_1_vplus
    opamp_1_vplus_x_p3_5
    p3_5
  }
  Net: Net_8170 {
    sar_1_vminus
    agr2_x_sar_1_vminus
    agr2
    agr2_x_p1_6
    p1_6
  }
  Net: Net_6576 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_sc_0_vref
    sc_0_vref
    agl0_x_sc_0_vref
    agl0
    agl0_x_agr0
    agr0
    agr0_x_p1_4
    p1_4
    abusl0_x_lcd_v1
    lcd_v1
    abusl1_x_lcd_v1
    abusl1
    abusl1_x_sc_2_vref
    sc_2_vref
    agr0_x_sc_1_vref
    sc_1_vref
  }
  Net: \DelSig:Net_248\ {
    p0_3_exvref
    p0_3
  }
  Net: \DelSig:Net_257\ {
  }
  Net: \DelSig:Net_109\ {
  }
  Net: \DelSig:Net_34\ {
  }
  Net: Net_231 {
    sc_2_vout
    abusl2_x_sc_2_vout
    abusl2
    abusl2_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: Net_259 {
    sc_1_vout
    agr7_x_sc_1_vout
    agr7
    agr7_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: Net_155 {
    sc_1_vin
    agr6_x_sc_1_vin
    agr6
    agr6_x_opamp_1_vminus
    opamp_1_vminus
    agr6_x_p3_6
    p3_6
  }
  Net: Net_6577 {
    sc_2_vin
    agl6_x_sc_2_vin
    agl6
    agl6_x_opamp_0_vminus
    opamp_0_vminus
    opamp_0_vminus_x_p0_1
    p0_1
  }
  Net: \SAR1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \SAR1:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \SAR1:Net_255\ {
  }
  Net: \SAR2:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \SAR2:Net_255\ {
  }
  Net: \VDAC1:Net_77\ {
  }
  Net: \VDAC2:Net_77\ {
  }
  Net: \VDAC3:Net_77\ {
  }
  Net: \VDAC4:Net_77\ {
  }
  Net: AmuxNet::AMux_DelSig_CYAMUXSIDE_A {
  }
  Net: AmuxNet::AMux_DelSig_CYAMUXSIDE_B {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_30
  agl4_x_vidac_2_vout                              -> Net_30
  agl4                                             -> Net_30
  agl4_x_sc_0_vin                                  -> Net_30
  sc_0_vin                                         -> Net_30
  agl7_x_sc_0_vin                                  -> Net_30
  agl7                                             -> Net_30
  agl7_x_p0_7                                      -> Net_30
  p0_7                                             -> Net_30
  vidac_0_vout                                     -> Net_35
  amuxbusl_x_vidac_0_vout                          -> Net_35
  amuxbusl                                         -> Net_35
  amuxbusl_x_p0_6                                  -> Net_35
  p0_6                                             -> Net_35
  vidac_1_vout                                     -> Net_40
  amuxbusr_x_vidac_1_vout                          -> Net_40
  amuxbusr                                         -> Net_40
  amuxbusr_x_p15_1                                 -> Net_40
  p15_1                                            -> Net_40
  vidac_3_vout                                     -> Net_45
  agr4_x_vidac_3_vout                              -> Net_45
  agr4                                             -> Net_45
  agr4_x_p15_0                                     -> Net_45
  p15_0                                            -> Net_45
  vref_cmp1_0256                                   -> Net_224
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> Net_224
  comp_vref_vdda_0256                              -> Net_224
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_224
  comp_3_vminus                                    -> Net_224
  agr1_x_comp_3_vminus                             -> Net_224
  agr1                                             -> Net_224
  agr1_x_p1_5                                      -> Net_224
  p1_5                                             -> Net_224
  p0_0                                             -> Net_8093
  opamp_2_vminus_x_p0_0                            -> Net_8093
  opamp_2_vminus                                   -> Net_8093
  p3_7                                             -> Net_157
  opamp_3_vminus_x_p3_7                            -> Net_157
  opamp_3_vminus                                   -> Net_157
  sar_0_vplus                                      -> Net_8166
  agl1_x_sar_0_vplus                               -> Net_8166
  agl1                                             -> Net_8166
  agl1_x_p2_1                                      -> Net_8166
  p2_1                                             -> Net_8166
  opamp_0_vplus                                    -> Net_160
  agl5_x_opamp_0_vplus                             -> Net_160
  agl5                                             -> Net_160
  agl5_x_p0_5                                      -> Net_160
  p0_5                                             -> Net_160
  sar_0_vminus                                     -> Net_8177
  agl2_x_sar_0_vminus                              -> Net_8177
  agl2                                             -> Net_8177
  agl2_x_p2_2                                      -> Net_8177
  p2_2                                             -> Net_8177
  sar_1_vplus                                      -> Net_6630
  agr3_x_sar_1_vplus                               -> Net_6630
  agr3                                             -> Net_6630
  agr3_x_p1_7                                      -> Net_6630
  p1_7                                             -> Net_6630
  opamp_1_vplus                                    -> Net_156
  opamp_1_vplus_x_p3_5                             -> Net_156
  p3_5                                             -> Net_156
  sar_1_vminus                                     -> Net_8170
  agr2_x_sar_1_vminus                              -> Net_8170
  agr2                                             -> Net_8170
  agr2_x_p1_6                                      -> Net_8170
  p1_6                                             -> Net_8170
  common_Vdda/2                                    -> Net_6576
  common_Vdda/2_x_comp_vref_vdda                   -> Net_6576
  comp_vref_vdda                                   -> Net_6576
  abusl0_x_comp_vref_vdda                          -> Net_6576
  abusl0                                           -> Net_6576
  abusl0_x_sc_0_vref                               -> Net_6576
  sc_0_vref                                        -> Net_6576
  agl0_x_sc_0_vref                                 -> Net_6576
  agl0                                             -> Net_6576
  agl0_x_agr0                                      -> Net_6576
  agr0                                             -> Net_6576
  agr0_x_p1_4                                      -> Net_6576
  p1_4                                             -> Net_6576
  abusl0_x_lcd_v1                                  -> Net_6576
  lcd_v1                                           -> Net_6576
  abusl1_x_lcd_v1                                  -> Net_6576
  abusl1                                           -> Net_6576
  abusl1_x_sc_2_vref                               -> Net_6576
  sc_2_vref                                        -> Net_6576
  agr0_x_sc_1_vref                                 -> Net_6576
  sc_1_vref                                        -> Net_6576
  p0_3_exvref                                      -> \DelSig:Net_248\
  p0_3                                             -> \DelSig:Net_248\
  sc_2_vout                                        -> Net_231
  abusl2_x_sc_2_vout                               -> Net_231
  abusl2                                           -> Net_231
  abusl2_x_opamp_2_vplus                           -> Net_231
  opamp_2_vplus                                    -> Net_231
  sc_1_vout                                        -> Net_259
  agr7_x_sc_1_vout                                 -> Net_259
  agr7                                             -> Net_259
  agr7_x_opamp_3_vplus                             -> Net_259
  opamp_3_vplus                                    -> Net_259
  sc_1_vin                                         -> Net_155
  agr6_x_sc_1_vin                                  -> Net_155
  agr6                                             -> Net_155
  agr6_x_opamp_1_vminus                            -> Net_155
  opamp_1_vminus                                   -> Net_155
  agr6_x_p3_6                                      -> Net_155
  p3_6                                             -> Net_155
  sc_2_vin                                         -> Net_6577
  agl6_x_sc_2_vin                                  -> Net_6577
  agl6                                             -> Net_6577
  agl6_x_opamp_0_vminus                            -> Net_6577
  opamp_0_vminus                                   -> Net_6577
  opamp_0_vminus_x_p0_1                            -> Net_6577
  p0_1                                             -> Net_6577
  p0_4                                             -> \SAR1:Net_210\
  p0_4_exvref                                      -> \SAR1:Net_210\
  sar_1_vref                                       -> \SAR1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \SAR1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \SAR1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \SAR1:Net_235\
  common_sar_vref_vdda/2                           -> \SAR1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \SAR1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \SAR1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \SAR1:Net_235\
  sar_0_vref                                       -> \SAR1:Net_235\
  p0_2                                             -> \SAR2:Net_210\
  p0_2_exvref                                      -> \SAR2:Net_210\
  dsm_0_vplus                                      -> Net_8099
  dsm_0_vminus                                     -> Net_8100
}
Mux Info {
  Mux: AMux_DelSig_CYAMUXSIDE_A {
     Mouth: Net_8099
     Guts:  AmuxNet::AMux_DelSig_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_61
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   Net_8175
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   Net_8095
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_8097
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
  Mux: AMux_DelSig_CYAMUXSIDE_B {
     Mouth: Net_8100
     Guts:  AmuxNet::AMux_DelSig_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_62
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   Net_8176
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   Net_8096
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_8098
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.637ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.62
                   Pterms :            2.33
               Macrocells :            1.62
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.364ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 654, final cost is 654 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       6.55 :       3.09
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1821, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_74
        );
        Output = Net_1821 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIS:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_17 ,
        reset => Net_74 ,
        enable => Net_1821 ,
        count_6 => \SPIS:BSPIS:count_6\ ,
        count_5 => \SPIS:BSPIS:count_5\ ,
        count_4 => \SPIS:BSPIS:count_4\ ,
        count_3 => \SPIS:BSPIS:count_3\ ,
        count_2 => \SPIS:BSPIS:count_2\ ,
        count_1 => \SPIS:BSPIS:count_1\ ,
        count_0 => \SPIS:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\ * Net_16
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + !\SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_20, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_74 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_20 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_17 ,
        cs_addr_2 => Net_1821 ,
        cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
        route_si => \SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:tx_load\ ,
        so_comb => \SPIS:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_1\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:tx_load\ ,
        out => \SPIS:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_4\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:sync_2\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_3\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ShiftBy1_1:Datapath_1_select_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7925 * !\ShiftBy1_1:Datapath_1_select_0\
        );
        Output = \ShiftBy1_1:Datapath_1_select_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_8132, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ShiftBy1_1:Datapath_1_select_0\
        );
        Output = Net_8132 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftBy1_1:Datapath_1:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \ShiftBy1_1:Datapath_1_select_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_7906 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_8031, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8031 * \ShiftBy2_2:DP_select_1\
            + !\ShiftBy2_2:DP_select_0\ * \ShiftBy2_2:DP_select_1\
        );
        Output = Net_8031 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ShiftBy2_1:DP_select_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftBy2_1:DP_select_0\ * !\ShiftBy2_1:DP_select_1\ * 
              Net_8027
        );
        Output = \ShiftBy2_1:DP_select_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftBy2_1:DP_select_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ShiftBy2_1:DP_select_0\ * !\ShiftBy2_1:DP_select_1\
        );
        Output = \ShiftBy2_1:DP_select_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8028, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8028 * \ShiftBy2_1:DP_select_1\
            + !\ShiftBy2_1:DP_select_0\ * \ShiftBy2_1:DP_select_1\
        );
        Output = Net_8028 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftBy2_1:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \ShiftBy2_1:DP_select_1\ ,
        cs_addr_0 => \ShiftBy2_1:DP_select_0\ ,
        chain_out => \ShiftBy2_1:DP:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftBy2_1:DP:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ShiftBy2_2:DP_select_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftBy2_2:DP_select_0\ * !\ShiftBy2_2:DP_select_1\ * 
              Net_8030
        );
        Output = \ShiftBy2_2:DP_select_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ShiftBy2_2:DP_select_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ShiftBy2_2:DP_select_0\ * !\ShiftBy2_2:DP_select_1\
        );
        Output = \ShiftBy2_2:DP_select_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftBy2_2:DP:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \ShiftBy2_2:DP_select_1\ ,
        cs_addr_0 => \ShiftBy2_2:DP_select_0\ ,
        chain_in => \ShiftBy2_2:DP:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftBy2_2:DP:u0\

synccell: Name =I2C_Pins(1)_SYNC
    PORT MAP (
        in => \I2C:Net_181\ ,
        out => \I2C:Net_181_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =I2C_Pins(0)_SYNC
    PORT MAP (
        in => \I2C:Net_175\ ,
        out => \I2C:Net_175_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:byte_complete\ ,
        status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=11, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_8220, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_8220
            + \FreqDiv_1:not_last_reset\ * Net_8220 * !\FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + !Net_8220 * \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_8220 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftBy2_1:DP:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \ShiftBy2_1:DP_select_1\ ,
        cs_addr_0 => \ShiftBy2_1:DP_select_0\ ,
        chain_in => \ShiftBy2_1:DP:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftBy2_1:DP:u0\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_9\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_9\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\
            + !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftBy2_2:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \ShiftBy2_2:DP_select_1\ ,
        cs_addr_0 => \ShiftBy2_2:DP_select_0\ ,
        chain_out => \ShiftBy2_2:DP:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftBy2_2:DP:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=11, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=11, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6689)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_shift1
        PORT MAP (
            interrupt => Net_8121 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SAR1:IRQ\
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SAR2:IRQ\
        PORT MAP (
            interrupt => Net_8212 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_filter_ready1
        PORT MAP (
            interrupt => Net_6689 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_filter_ready2
        PORT MAP (
            interrupt => Net_6692 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_spi_rx
        PORT MAP (
            interrupt => Net_7955 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:isr\
        PORT MAP (
            interrupt => \I2C:Net_172\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\DelSig:IRQ\
        PORT MAP (
            interrupt => Net_8117 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =SHIFT2RAM
        PORT MAP (
            dmareq => Net_8132 ,
            termin => zero ,
            termout => Net_8121 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =SPI2RAM
        PORT MAP (
            dmareq => Net_7906 ,
            termin => zero ,
            termout => Net_7955 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =SAR2FILTER1
        PORT MAP (
            dmareq => Net_124 ,
            termin => zero ,
            termout => Net_8106 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =SAR2FILTER2
        PORT MAP (
            dmareq => Net_8212 ,
            termin => zero ,
            termout => Net_8108 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =SAR2SHIFT1
        PORT MAP (
            dmareq => Net_124 ,
            termin => zero ,
            termout => Net_8027 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =SAR2SHIFT2
        PORT MAP (
            dmareq => Net_8212 ,
            termin => zero ,
            termout => Net_8030 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =SHIFT2FILTER1
        PORT MAP (
            dmareq => Net_8028 ,
            termin => zero ,
            termout => Net_8142 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =SHIFT2FILTER2
        PORT MAP (
            dmareq => Net_8031 ,
            termin => zero ,
            termout => Net_8147 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(8)] 
    drqcell: Name =FILTER2RAM1
        PORT MAP (
            dmareq => Net_8232 ,
            termin => zero ,
            termout => Net_6689 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(9)] 
    drqcell: Name =FILTER2RAM2
        PORT MAP (
            dmareq => Net_6690 ,
            termin => zero ,
            termout => Net_6692 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =SPI2SHIFT
        PORT MAP (
            dmareq => Net_7906 ,
            termin => zero ,
            termout => Net_7925 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_LED_AMPA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_AMPA(0)__PA ,
        analog_term => Net_8093 ,
        pad => Pin_LED_AMPA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_6577 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SAR2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SAR2:Bypass(0)\__PA ,
        analog_term => \SAR2:Net_210\ ,
        pad => \SAR2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \DelSig:Bypass_P03(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \DelSig:Bypass_P03(0)\__PA ,
        analog_term => \DelSig:Net_248\ ,
        pad => \DelSig:Bypass_P03(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SAR1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SAR1:Bypass(0)\__PA ,
        analog_term => \SAR1:Net_210\ ,
        pad => \SAR1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_TIA1P5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TIA1P5(0)__PA ,
        analog_term => Net_160 ,
        pad => Pin_TIA1P5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_DAC2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DAC2(0)__PA ,
        analog_term => Net_35 ,
        pad => Pin_DAC2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_DAC1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DAC1(0)__PA ,
        analog_term => Net_30 ,
        pad => Pin_DAC1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_VDDAdiv2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_VDDAdiv2(0)__PA ,
        analog_term => Net_6576 ,
        pad => Pin_VDDAdiv2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_DACREF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DACREF(0)__PA ,
        analog_term => Net_224 ,
        pad => Pin_DACREF(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_TIA4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TIA4(0)__PA ,
        analog_term => Net_8170 ,
        pad => Pin_TIA4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_TIA3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TIA3(0)__PA ,
        analog_term => Net_6630 ,
        pad => Pin_TIA3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_TIA1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TIA1(0)__PA ,
        analog_term => Net_8166 ,
        pad => Pin_TIA1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_TIA2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TIA2(0)__PA ,
        analog_term => Net_8177 ,
        pad => Pin_TIA2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SPI_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SS(0)__PA ,
        fb => Net_74 ,
        pad => SPI_SS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MISO(0)__PA ,
        oe => Net_1821 ,
        input => Net_20 ,
        pad => SPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MOSI(0)__PA ,
        fb => Net_16 ,
        pad => SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SPI_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SCLK(0)__PA ,
        fb => Net_17 ,
        pad => SPI_SCLK(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_test1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_test1(0)__PA ,
        input => Net_8220 ,
        pad => Pin_test1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_TIA3P5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TIA3P5(0)__PA ,
        analog_term => Net_156 ,
        pad => Pin_TIA3P5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Dedicated_Output_1
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output_1__PA ,
        analog_term => Net_155 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_LED_AMPB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_AMPB(0)__PA ,
        analog_term => Net_157 ,
        pad => Pin_LED_AMPB(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_LED_PWMB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_PWMB(0)__PA ,
        input => Net_4245 ,
        pad => Pin_LED_PWMB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_LED_PWMA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_PWMA(0)__PA ,
        input => Net_4221 ,
        pad => Pin_LED_PWMA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = I2C_Pins(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_Pins(0)__PA ,
        fb => \I2C:Net_175\ ,
        input => \I2C:Net_174\ ,
        pad => I2C_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I2C_Pins(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_Pins(1)__PA ,
        fb => \I2C:Net_181\ ,
        input => \I2C:Net_173\ ,
        pad => I2C_Pins(1)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Pin_TIA4_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_TIA4_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "d7407789-a1bc-4561-a2c0-c490975a4efb/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_DAC4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DAC4(0)__PA ,
        analog_term => Net_45 ,
        pad => Pin_DAC4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_DAC3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DAC3(0)__PA ,
        analog_term => Net_40 ,
        pad => Pin_DAC3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \DelSig:Net_93\ ,
            dclk_0 => \DelSig:Net_93_local\ ,
            dclk_glb_1 => \SAR1:Net_376\ ,
            dclk_1 => \SAR1:Net_376_local\ ,
            dclk_glb_2 => \SAR2:Net_376\ ,
            dclk_2 => \SAR2:Net_376_local\ ,
            dclk_glb_3 => \SPIS:Net_81\ ,
            dclk_3 => \SPIS:Net_81_local\ ,
            aclk_glb_0 => \DelSig:Net_488\ ,
            aclk_0 => \DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \DelSig:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: 
    DFB Block @ F(DFB,0): 
    dfbcell: Name =\Filter:DFB\
        PORT MAP (
            out_1 => \Filter:Net_8\ ,
            out_2 => \Filter:Net_9\ ,
            dmareq_1 => Net_8232 ,
            dmareq_2 => Net_6690 ,
            interrupt => Net_8109 );
        Properties:
        {
            cy_registers = ""
        }
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\DelSig:DSM\
        PORT MAP (
            aclock => \DelSig:Net_488\ ,
            vplus => Net_8099 ,
            vminus => Net_8100 ,
            reset_dec => \DelSig:mod_reset\ ,
            extclk_cp_udb => \DelSig:Net_93_local\ ,
            ext_pin_1 => \DelSig:Net_248\ ,
            ext_pin_2 => \DelSig:Net_257\ ,
            ext_vssa => \DelSig:Net_109\ ,
            qtz_ref => \DelSig:Net_34\ ,
            dec_clock => \DelSig:aclock\ ,
            mod_dat_3 => \DelSig:mod_dat_3\ ,
            mod_dat_2 => \DelSig:mod_dat_2\ ,
            mod_dat_1 => \DelSig:mod_dat_1\ ,
            mod_dat_0 => \DelSig:mod_dat_0\ ,
            dout_udb_7 => \DelSig:Net_245_7\ ,
            dout_udb_6 => \DelSig:Net_245_6\ ,
            dout_udb_5 => \DelSig:Net_245_5\ ,
            dout_udb_4 => \DelSig:Net_245_4\ ,
            dout_udb_3 => \DelSig:Net_245_3\ ,
            dout_udb_2 => \DelSig:Net_245_2\ ,
            dout_udb_1 => \DelSig:Net_245_1\ ,
            dout_udb_0 => \DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\DelSig:DEC\
        PORT MAP (
            aclock => \DelSig:aclock\ ,
            mod_dat_3 => \DelSig:mod_dat_3\ ,
            mod_dat_2 => \DelSig:mod_dat_2\ ,
            mod_dat_1 => \DelSig:mod_dat_1\ ,
            mod_dat_0 => \DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \DelSig:mod_reset\ ,
            interrupt => Net_8117 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_Prim\
        PORT MAP (
            scl_in => \I2C:Net_175\ ,
            sda_in => \I2C:Net_181\ ,
            scl_out => \I2C:Net_174\ ,
            sda_out => \I2C:Net_173\ ,
            interrupt => \I2C:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\PGA_Inv_2:SC\
        PORT MAP (
            vref => Net_6576 ,
            vin => Net_155 ,
            modout => \PGA_Inv_2:Net_30\ ,
            vout => Net_259 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\PGA_Inv_1:SC\
        PORT MAP (
            vref => Net_6576 ,
            vin => Net_6577 ,
            modout => \PGA_Inv_1:Net_30\ ,
            vout => Net_231 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM1:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM1:Net_63\ ,
            cmp => Net_4221 ,
            irq => \PWM1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM2:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM2:Net_63\ ,
            cmp => Net_4245 ,
            irq => \PWM2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_5352 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC2:viDAC8\
        PORT MAP (
            vout => Net_35 ,
            iout => \VDAC2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC3:viDAC8\
        PORT MAP (
            vout => Net_40 ,
            iout => \VDAC3:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC1:viDAC8\
        PORT MAP (
            vout => Net_30 ,
            iout => \VDAC1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC4:viDAC8\
        PORT MAP (
            vout => Net_45 ,
            iout => \VDAC4:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_4:ABuf\
        PORT MAP (
            vplus => Net_160 ,
            vminus => Net_6577 ,
            vout => Net_6577 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_3:ABuf\
        PORT MAP (
            vplus => Net_156 ,
            vminus => Net_155 ,
            vout => Net_155 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_231 ,
            vminus => Net_8093 ,
            vout => Net_8093 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_2:ABuf\
        PORT MAP (
            vplus => Net_259 ,
            vminus => Net_157 ,
            vout => Net_157 );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_6576 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,4): 
    vrefcell: Name =vRef_4
        PORT MAP (
            vout => Net_224 );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\SAR1:vRef_Vdda_1\
        PORT MAP (
            vout => \SAR1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\SAR1:ADC_SAR\
        PORT MAP (
            vplus => Net_8166 ,
            vminus => Net_8177 ,
            ext_pin => \SAR1:Net_210\ ,
            vrefhi_out => \SAR1:Net_255\ ,
            vref => \SAR1:Net_235\ ,
            clk_udb => \SAR1:Net_376_local\ ,
            irq => \SAR1:Net_252\ ,
            next => Net_8127 ,
            data_out_udb_11 => \SAR1:Net_207_11\ ,
            data_out_udb_10 => \SAR1:Net_207_10\ ,
            data_out_udb_9 => \SAR1:Net_207_9\ ,
            data_out_udb_8 => \SAR1:Net_207_8\ ,
            data_out_udb_7 => \SAR1:Net_207_7\ ,
            data_out_udb_6 => \SAR1:Net_207_6\ ,
            data_out_udb_5 => \SAR1:Net_207_5\ ,
            data_out_udb_4 => \SAR1:Net_207_4\ ,
            data_out_udb_3 => \SAR1:Net_207_3\ ,
            data_out_udb_2 => \SAR1:Net_207_2\ ,
            data_out_udb_1 => \SAR1:Net_207_1\ ,
            data_out_udb_0 => \SAR1:Net_207_0\ ,
            eof_udb => Net_124 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\SAR2:ADC_SAR\
        PORT MAP (
            vplus => Net_6630 ,
            vminus => Net_8170 ,
            ext_pin => \SAR2:Net_210\ ,
            vrefhi_out => \SAR2:Net_255\ ,
            vref => \SAR1:Net_235\ ,
            clk_udb => \SAR2:Net_376_local\ ,
            irq => \SAR2:Net_252\ ,
            next => Net_8131 ,
            data_out_udb_11 => \SAR2:Net_207_11\ ,
            data_out_udb_10 => \SAR2:Net_207_10\ ,
            data_out_udb_9 => \SAR2:Net_207_9\ ,
            data_out_udb_8 => \SAR2:Net_207_8\ ,
            data_out_udb_7 => \SAR2:Net_207_7\ ,
            data_out_udb_6 => \SAR2:Net_207_6\ ,
            data_out_udb_5 => \SAR2:Net_207_5\ ,
            data_out_udb_4 => \SAR2:Net_207_4\ ,
            data_out_udb_3 => \SAR2:Net_207_3\ ,
            data_out_udb_2 => \SAR2:Net_207_2\ ,
            data_out_udb_1 => \SAR2:Net_207_1\ ,
            data_out_udb_0 => \SAR2:Net_207_0\ ,
            eof_udb => Net_8212 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_DelSig_CYAMUXSIDE_A
        PORT MAP (
            muxin_3 => Net_8097 ,
            muxin_2 => Net_8095 ,
            muxin_1 => Net_8175 ,
            muxin_0 => Net_61 ,
            vout => Net_8099 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_DelSig_CYAMUXSIDE_B
        PORT MAP (
            muxin_3 => Net_8098 ,
            muxin_2 => Net_8096 ,
            muxin_1 => Net_8176 ,
            muxin_0 => Net_62 ,
            vout => Net_8100 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |        Pin_LED_AMPA(0) | Analog(Net_8093)
     |   1 |       |      NONE |      HI_Z_ANALOG |       Dedicated_Output | Analog(Net_6577)
     |   2 |     * |      NONE |      HI_Z_ANALOG |       \SAR2:Bypass(0)\ | Analog(\SAR2:Net_210\)
     |   3 |     * |      NONE |      HI_Z_ANALOG | \DelSig:Bypass_P03(0)\ | Analog(\DelSig:Net_248\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       \SAR1:Bypass(0)\ | Analog(\SAR1:Net_210\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          Pin_TIA1P5(0) | Analog(Net_160)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            Pin_DAC2(0) | Analog(Net_35)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            Pin_DAC1(0) | Analog(Net_30)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------
   1 |   4 |     * |      NONE |      HI_Z_ANALOG |        Pin_VDDAdiv2(0) | Analog(Net_6576)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          Pin_DACREF(0) | Analog(Net_224)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            Pin_TIA4(0) | Analog(Net_8170)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            Pin_TIA3(0) | Analog(Net_6630)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------
   2 |   1 |     * |      NONE |      HI_Z_ANALOG |            Pin_TIA1(0) | Analog(Net_8166)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            Pin_TIA2(0) | Analog(Net_8177)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |              SPI_SS(0) | FB(Net_74)
     |   5 |     * |      NONE |         CMOS_OUT |            SPI_MISO(0) | In(Net_20), OE(Net_1821)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            SPI_MOSI(0) | FB(Net_16)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            SPI_SCLK(0) | FB(Net_17)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------
   3 |   3 |     * |      NONE |         CMOS_OUT |           Pin_test1(0) | In(Net_8220)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          Pin_TIA3P5(0) | Analog(Net_156)
     |   6 |       |      NONE |      HI_Z_ANALOG |     Dedicated_Output_1 | Analog(Net_155)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        Pin_LED_AMPB(0) | Analog(Net_157)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------
  12 |   1 |     * |      NONE |         CMOS_OUT |        Pin_LED_PWMB(0) | In(Net_4245)
     |   2 |     * |      NONE |         CMOS_OUT |        Pin_LED_PWMA(0) | In(Net_4221)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |            I2C_Pins(0) | FB(\I2C:Net_175\), In(\I2C:Net_174\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |            I2C_Pins(1) | FB(\I2C:Net_181\), In(\I2C:Net_173\)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |            Pin_DAC4(0) | Analog(Net_45)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            Pin_DAC3(0) | Analog(Net_40)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |            \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            \USB:Dm(0)\ | Analog(\USB:Net_597\)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 2s.886ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Info: pft.M0106: AMux component (AMux_DelSig_CYAMUXSIDE_A) has been optimized out of the design and will not do anything.
Info: pft.M0106: AMux component (AMux_DelSig_CYAMUXSIDE_B) has been optimized out of the design and will not do anything.
Bitstream and API generation phase: Elapsed time ==> 0s.440ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Voltron Main_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\cruiser\Documents\PSoC Creator\Voltron\Voltron Main.cydsn\Voltron Main_timing.html)
Timing report is in Voltron Main_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.922ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.411ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.335ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.402ms
API generation phase: Elapsed time ==> 9s.444ms
Dependency generation phase: Elapsed time ==> 0s.069ms
Cleanup phase: Elapsed time ==> 0s.002ms
