Warning (10268): Verilog HDL information at div_op.v(14): always construct contains both blocking and non-blocking assignments File: C:/Users/sheng/Documents/ELEC374/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v Line: 14
