<dec f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.h' l='35' type='void llvm::A57ChainingConstraint::addInterChainConstraint(PBQPRAGraph &amp; G, unsigned int Rd, unsigned int Ra)'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='242' ll='317' type='void llvm::A57ChainingConstraint::addInterChainConstraint(PBQPRAGraph &amp; G, unsigned int Rd, unsigned int Ra)'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.h' l='34'>// Add constraints between existing chains</doc>
