// Seed: 2100741538
module module_0 (
    input  wand  id_0,
    output tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  uwire id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, module_0, id_13, id_14, id_15, id_16;
  wire id_17;
  supply1 id_18 = 1;
  wire id_19;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply0 id_2,
    output logic id_3
);
  always id_3 <= 1;
  wire id_5;
  wire id_6;
  always #(id_1);
  wire id_7;
  module_0(
      id_1, id_2, id_0, id_2, id_1, id_1
  );
endmodule
