set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) openFPGA_Pocket_Analogizer.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) vga_out_sw.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) openFPGA_Pocket_Analogizer_SNAC.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) clock_divider_fract.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) serlatch_gc.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) pcengine_gc.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) pcengine_game_controller_multitap.v]
