Source Block: oh/mio/hdl/mio_regs.v@157:167@HdlStmAssign
   //################################ 
   always @ (posedge clk)
     if(clkdiv_write)
       clkphase_reg[31:0] <= data_in[31:0];

   assign clkphase0[15:0]  = clkphase_reg[15:0];
   assign clkphase1[15:0] = clkphase_reg[31:16];
     
   //###############################
   //# RX DESTINATION ADDR (DMODE)
   //################################ 

Diff Content:
- 162    assign clkphase0[15:0]  = clkphase_reg[15:0];
+ 162    assign clkphase0[15:0] = clkphase_reg[15:0];

Clone Blocks:
Clone Blocks 1:
oh/mio/hdl/mio_regs.v@158:168
   always @ (posedge clk)
     if(clkdiv_write)
       clkphase_reg[31:0] <= data_in[31:0];

   assign clkphase0[15:0]  = clkphase_reg[15:0];
   assign clkphase1[15:0] = clkphase_reg[31:16];
     
   //###############################
   //# RX DESTINATION ADDR (DMODE)
   //################################ 
   always @ (posedge clk)

Clone Blocks 2:
oh/mio/hdl/mio_regs.v@153:165
   assign clkdiv[7:0] = clkdiv_reg[7:0];

   //###############################
   //# CLKPHASE
   //################################ 
   always @ (posedge clk)
     if(clkdiv_write)
       clkphase_reg[31:0] <= data_in[31:0];

   assign clkphase0[15:0]  = clkphase_reg[15:0];
   assign clkphase1[15:0] = clkphase_reg[31:16];
     
   //###############################

