

Implementation tool: Xilinx Vivado v.2019.2
Project:             mire
Solution:            mire
Device target:       xc7z020-clg484-1
Report date:         Tue Oct 03 14:24:29 +0200 2023

#=== Post-Implementation Resource usage ===
SLICE:           16
LUT:             40
FF:              48
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.230
CP achieved post-implementation:    4.978
Timing met
