Project Information                                      d:\max\lab20\fifo.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 03/19/2019 19:54:48

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

fifo      EPF10K10LC84-3   11     10     0    0         0  %    179      31 %

User Pins:                 11     10     0  



Project Information                                      d:\max\lab20\fifo.rpt

** FILE HIERARCHY **



|lpm_counter:8|
|lpm_counter:8|f8count:p8c0|
|lpm_counter:16|
|lpm_counter:16|f8count:p8c0|
|lpm_compare:14|
|lpm_compare:14|comptree:comparator|
|lpm_compare:14|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|
|lpm_compare:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|lpm_compare:14|altshift:aeb_ext_lat_ffs|
|lpm_compare:14|altshift:agb_ext_lat_ffs|
|registerfile:34|
|registerfile:34|lpm_decode:6|
|registerfile:34|lpm_decode:6|altshift:external_latency_ffs|
|registerfile:34|lpm_decode:6|declut:decoder|
|registerfile:34|dtrigger8x:7|
|registerfile:34|dtrigger8x:18|
|registerfile:34|dtrigger8x:8|
|registerfile:34|dtrigger8x:14|
|registerfile:34|dtrigger8x:13|
|registerfile:34|dtrigger8x:12|
|registerfile:34|dtrigger8x:11|
|registerfile:34|dtrigger8x:10|
|registerfile:34|dtrigger8x:9|
|registerfile:34|lpm_mux:19|
|registerfile:34|lpm_mux:19|bypassff:sel_latency_ff0|
|registerfile:34|lpm_mux:19|altshift:external_latency_ffs|
|registerfile:34|lpm_mux:19|muxlut:138|
|registerfile:34|lpm_mux:19|muxlut:138|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:138|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:138|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:161|
|registerfile:34|lpm_mux:19|muxlut:161|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:161|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:161|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:184|
|registerfile:34|lpm_mux:19|muxlut:184|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:184|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:184|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:207|
|registerfile:34|lpm_mux:19|muxlut:207|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:207|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:207|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:230|
|registerfile:34|lpm_mux:19|muxlut:230|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:230|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:230|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:253|
|registerfile:34|lpm_mux:19|muxlut:253|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:253|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:253|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:276|
|registerfile:34|lpm_mux:19|muxlut:276|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:276|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:276|muxlut:83|
|registerfile:34|lpm_mux:19|muxlut:299|
|registerfile:34|lpm_mux:19|muxlut:299|muxlut:45|
|registerfile:34|lpm_mux:19|muxlut:299|muxlut:64|
|registerfile:34|lpm_mux:19|muxlut:299|muxlut:83|
|delay:40|
|delay:41|
|rstr2:51|


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

***** Logic for device 'fifo' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                         ^     
                                                                         C     
                R  R     R  R  R  R     R           R     R  R  R  R     O     
                E  E     E  E  E  E     E           E     E  E  E  E     N     
                S  S     S  S  S  S  V  S           S  G  S  S  S  S     F     
                E  E     E  E  E  E  C  E  R        E  N  E  E  E  E     _  ^  
                R  R     R  R  R  R  C  R  e        R  D  R  R  R  R  #  D  n  
                V  V  D  V  V  V  V  I  V  s     D  V  I  V  V  V  V  T  O  C  
                E  E  O  E  E  E  E  N  E  e  W  I  E  N  E  E  E  E  C  N  E  
                D  D  0  D  D  D  D  T  D  t  R  1  D  T  D  D  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | RESERVED 
      ^nCE | 14                                                              72 | RESERVED 
      #TDI | 15                                                              71 | empty 
  RESERVED | 16                                                              70 | full 
  RESERVED | 17                                                              69 | RESERVED 
  RESERVED | 18                                                              68 | GNDINT 
  RESERVED | 19                                                              67 | RESERVED 
    VCCINT | 20                                                              66 | RESERVED 
  RESERVED | 21                                                              65 | DO7 
  RESERVED | 22                        EPF10K10LC84-3                        64 | RESERVED 
  RESERVED | 23                                                              63 | VCCINT 
  RESERVED | 24                                                              62 | DI2 
  RESERVED | 25                                                              61 | DI5 
    GNDINT | 26                                                              60 | DI3 
       DO6 | 27                                                              59 | DI4 
       DO3 | 28                                                              58 | DI6 
       DO4 | 29                                                              57 | #TMS 
       DO2 | 30                                                              56 | #TRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | RESERVED 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  R  D  R  R  R  V  G  D  R  D  V  G  R  R  R  R  D  R  R  
                C  n  E  O  E  E  E  C  N  I  D  I  C  N  E  E  E  E  O  E  E  
                C  C  S  5  S  S  S  C  D  7     0  C  D  S  S  S  S  1  S  S  
                I  O  E     E  E  E  I  I           I  I  E  E  E  E     E  E  
                N  N  R     R  R  R  N  N           N  N  R  R  R  R     R  R  
                T  F  V     V  V  V  T  T           T  T  V  V  V  V     V  V  
                   I  E     E  E  E                       E  E  E  E     E  E  
                   G  D     D  D  D                       D  D  D  D     D  D  
                                                                               
                                                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A13      7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/22(  4%)   
A14      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/22(  4%)   
A15      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/22(  4%)   
A17      3/ 8( 37%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       3/22( 13%)   
A18      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    1/2       0/22(  0%)   
A20      8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/22(  4%)   
A21      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/22(  4%)   
A22      8/ 8(100%)   8/ 8(100%)   0/ 8(  0%)    0/2    0/2       4/22( 18%)   
A23      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/22(  4%)   
A24      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    2/2    1/2       2/22(  9%)   
B13      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B16      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      12/22( 54%)   
B18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B19      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B21      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B22      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B23      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C1       7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2      12/22( 54%)   
C2       8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    2/2    0/2       6/22( 27%)   
C3       7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      12/22( 54%)   
C4       8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    2/2    0/2       6/22( 27%)   
C5       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       5/22( 22%)   
C6       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C7       6/ 8( 75%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2      11/22( 50%)   
C8       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    2/2    0/2       6/22( 27%)   
C9       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    2/2    0/2      13/22( 59%)   
C10      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      12/22( 54%)   
C11      6/ 8( 75%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      11/22( 50%)   
C12      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    2/2    0/2       6/22( 27%)   
C15      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C18      6/ 8( 75%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2      11/22( 50%)   
C19      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    2/2    0/2       8/22( 36%)   
C21      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C23      3/ 8( 37%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2       4/22( 18%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            15/53     ( 28%)
Total logic cells used:                        179/576    ( 31%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 1.93/4    ( 48%)
Total fan-in:                                 347/2304    ( 15%)

Total input pins required:                      11
Total input I/O cell registers required:         0
Total output pins required:                     10
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    179
Total flipflops required:                       78
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        17/ 576   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   7   2   8   0   3   8   0   8   8   8   7   8     67/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   7   0   1   1   0   1   1   1   0     13/0  
 C:      7   8   7   8   6   1   6   8   8   7   6   8   0   0   0   1   0   0   6   8   0   1   0   3   0     99/0  

Total:   7   8   7   8   6   1   6   8   8   7   6   8   0   8   2   9   7   3  15   9   8  10   9  11   8    179/0  



Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  44      -     -    -    --      INPUT                0    0    0    8  DI0
  84      -     -    -    --      INPUT                0    0    0    8  DI1
  62      -     -    C    --      INPUT                0    0    0    8  DI2
  60      -     -    C    --      INPUT                0    0    0    8  DI3
  59      -     -    C    --      INPUT                0    0    0    8  DI4
  61      -     -    C    --      INPUT                0    0    0    8  DI5
  58      -     -    C    --      INPUT                0    0    0    8  DI6
  42      -     -    -    --      INPUT                0    0    0    8  DI7
  43      -     -    -    --      INPUT  G             0    0    0    2  RD
   2      -     -    -    --      INPUT  G             0    0    0    0  Reset
   1      -     -    -    --      INPUT  G             0    0    0    9  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   9      -     -    -    02     OUTPUT                0    1    0    0  DO0
  51      -     -    -    18     OUTPUT                0    1    0    0  DO1
  30      -     -    C    --     OUTPUT                0    1    0    0  DO2
  28      -     -    C    --     OUTPUT                0    1    0    0  DO3
  29      -     -    C    --     OUTPUT                0    1    0    0  DO4
  36      -     -    -    07     OUTPUT                0    1    0    0  DO5
  27      -     -    C    --     OUTPUT                0    1    0    0  DO6
  65      -     -    B    --     OUTPUT                0    1    0    0  DO7
  71      -     -    A    --     OUTPUT                0    1    0    0  empty
  70      -     -    A    --     OUTPUT                0    1    0    0  full


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    A    18      LCELL                0    1    0    1  |delay:40|:36
   -      2     -    A    21      LCELL                0    1    0    1  |delay:40|:37
   -      5     -    A    18      LCELL                0    1    0    1  |delay:40|:38
   -      3     -    A    21      LCELL                0    1    0    1  |delay:40|:39
   -      1     -    A    24      LCELL                0    1    0    1  |delay:40|:42
   -      2     -    A    23      LCELL                0    1    0    1  |delay:40|:44
   -      4     -    A    21      LCELL                0    1    0    1  |delay:40|:47
   -      3     -    A    23      LCELL                0    1    0    1  |delay:40|:48
   -      6     -    A    18      LCELL                0    1    0    1  |delay:40|:49
   -      1     -    A    21      LCELL                0    1    0    8  |delay:40|out0 (|delay:40|:50)
   -      1     -    A    14      LCELL                0    1    0    8  |delay:40|out1 (|delay:40|:51)
   -      1     -    A    23      LCELL                0    1    0    8  |delay:40|out2 (|delay:40|:52)
   -      5     -    A    21      LCELL                0    1    0    1  |delay:40|:53
   -      6     -    A    21      LCELL                0    1    0    1  |delay:40|:54
   -      4     -    A    23      LCELL                0    1    0    1  |delay:40|:55
   -      7     -    A    18      LCELL                0    1    0    1  |delay:40|:56
   -      8     -    A    18      LCELL                0    1    0    1  |delay:40|:57
   -      5     -    A    23      LCELL                0    1    0    1  |delay:40|:58
   -      7     -    A    21      LCELL                0    1    0    1  |delay:40|:59
   -      8     -    A    21      LCELL                0    1    0    1  |delay:40|:60
   -      3     -    A    18      LCELL                0    1    0    1  |delay:40|:61
   -      6     -    A    23      LCELL                0    1    0    1  |delay:40|:62
   -      7     -    A    23      LCELL                0    1    0    1  |delay:40|:63
   -      2     -    A    14      LCELL                0    1    0    1  |delay:40|:64
   -      8     -    A    24      LCELL                0    1    0    1  |delay:41|:36
   -      1     -    A    20      LCELL                0    1    0    1  |delay:41|:37
   -      1     -    A    13      LCELL                0    1    0    1  |delay:41|:38
   -      2     -    A    20      LCELL                0    1    0    1  |delay:41|:39
   -      1     -    A    15      LCELL                0    1    0    1  |delay:41|:42
   -      2     -    A    15      LCELL                0    1    0    1  |delay:41|:44
   -      3     -    A    20      LCELL                0    1    0    1  |delay:41|:47
   -      3     -    A    15      LCELL                0    1    0    1  |delay:41|:48
   -      2     -    A    13      LCELL                0    1    0    1  |delay:41|:49
   -      6     -    A    20      LCELL                0    1    0   32  |delay:41|out0 (|delay:41|:50)
   -      3     -    A    13      LCELL                0    1    0   24  |delay:41|out1 (|delay:41|:51)
   -      7     -    A    15      LCELL                0    1    0   16  |delay:41|out2 (|delay:41|:52)
   -      4     -    A    20      LCELL                0    1    0    1  |delay:41|:53
   -      5     -    A    20      LCELL                0    1    0    1  |delay:41|:54
   -      4     -    A    15      LCELL                0    1    0    1  |delay:41|:55
   -      4     -    A    13      LCELL                0    1    0    1  |delay:41|:56
   -      5     -    A    13      LCELL                0    1    0    1  |delay:41|:57
   -      5     -    A    15      LCELL                0    1    0    1  |delay:41|:58
   -      7     -    A    20      LCELL                0    1    0    1  |delay:41|:59
   -      8     -    A    20      LCELL                0    1    0    1  |delay:41|:60
   -      6     -    A    13      LCELL                0    1    0    1  |delay:41|:61
   -      6     -    A    15      LCELL                0    1    0    1  |delay:41|:62
   -      8     -    A    15      LCELL                0    1    0    1  |delay:41|:63
   -      7     -    A    13      LCELL                0    1    0    1  |delay:41|:64
   -      7     -    A    24        OR2    s           0    4    0    1  |LPM_COMPARE:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1
   -      4     -    A    24        OR2                0    3    0    2  |LPM_COMPARE:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40
   -      5     -    A    24       DFFE   +            0    2    0    2  |LPM_COUNTER:8|f8count:p8c0|QC (|LPM_COUNTER:8|f8count:p8c0|:6)
   -      1     -    A    18       DFFE   +            0    1    0    3  |LPM_COUNTER:8|f8count:p8c0|QB (|LPM_COUNTER:8|f8count:p8c0|:7)
   -      2     -    A    18       DFFE   +            0    0    0    4  |LPM_COUNTER:8|f8count:p8c0|QA (|LPM_COUNTER:8|f8count:p8c0|:8)
   -      3     -    A    24       DFFE   +            0    2    0    2  |LPM_COUNTER:16|f8count:p8c0|QC (|LPM_COUNTER:16|f8count:p8c0|:6)
   -      6     -    A    24       DFFE   +            0    1    0    3  |LPM_COUNTER:16|f8count:p8c0|QB (|LPM_COUNTER:16|f8count:p8c0|:7)
   -      2     -    A    24       DFFE   +            0    0    0    4  |LPM_COUNTER:16|f8count:p8c0|QA (|LPM_COUNTER:16|f8count:p8c0|:8)
   -      2     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q0 (|registerfile:34|dtrigger8x:7|:12)
   -      7     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q1 (|registerfile:34|dtrigger8x:7|:15)
   -      2     -    C    23       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q2 (|registerfile:34|dtrigger8x:7|:16)
   -      6     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q3 (|registerfile:34|dtrigger8x:7|:17)
   -      3     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q4 (|registerfile:34|dtrigger8x:7|:18)
   -      2     -    C    05       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q5 (|registerfile:34|dtrigger8x:7|:19)
   -      5     -    C    05       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q6 (|registerfile:34|dtrigger8x:7|:20)
   -      1     -    B    23       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:7|Q7 (|registerfile:34|dtrigger8x:7|:21)
   -      1     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q0 (|registerfile:34|dtrigger8x:8|:12)
   -      8     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q1 (|registerfile:34|dtrigger8x:8|:15)
   -      1     -    C    23       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q2 (|registerfile:34|dtrigger8x:8|:16)
   -      5     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q3 (|registerfile:34|dtrigger8x:8|:17)
   -      4     -    C    04       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q4 (|registerfile:34|dtrigger8x:8|:18)
   -      1     -    C    05       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q5 (|registerfile:34|dtrigger8x:8|:19)
   -      3     -    C    05       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q6 (|registerfile:34|dtrigger8x:8|:20)
   -      1     -    B    22       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:8|Q7 (|registerfile:34|dtrigger8x:8|:21)
   -      3     -    C    08       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q0 (|registerfile:34|dtrigger8x:9|:12)
   -      5     -    C    08       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q1 (|registerfile:34|dtrigger8x:9|:15)
   -      8     -    C    08       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q2 (|registerfile:34|dtrigger8x:9|:16)
   -      7     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q3 (|registerfile:34|dtrigger8x:9|:17)
   -      5     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q4 (|registerfile:34|dtrigger8x:9|:18)
   -      3     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q5 (|registerfile:34|dtrigger8x:9|:19)
   -      4     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q6 (|registerfile:34|dtrigger8x:9|:20)
   -      1     -    B    13       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:9|Q7 (|registerfile:34|dtrigger8x:9|:21)
   -      2     -    C    08       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q0 (|registerfile:34|dtrigger8x:10|:12)
   -      4     -    C    08       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q1 (|registerfile:34|dtrigger8x:10|:15)
   -      7     -    C    08       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q2 (|registerfile:34|dtrigger8x:10|:16)
   -      7     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q3 (|registerfile:34|dtrigger8x:10|:17)
   -      5     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q4 (|registerfile:34|dtrigger8x:10|:18)
   -      2     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q5 (|registerfile:34|dtrigger8x:10|:19)
   -      1     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q6 (|registerfile:34|dtrigger8x:10|:20)
   -      1     -    B    18       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:10|Q7 (|registerfile:34|dtrigger8x:10|:21)
   -      2     -    C    09       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q0 (|registerfile:34|dtrigger8x:11|:12)
   -      1     -    C    21       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q1 (|registerfile:34|dtrigger8x:11|:15)
   -      4     -    C    09       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q2 (|registerfile:34|dtrigger8x:11|:16)
   -      2     -    C    03       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q3 (|registerfile:34|dtrigger8x:11|:17)
   -      6     -    C    09       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q4 (|registerfile:34|dtrigger8x:11|:18)
   -      3     -    C    09       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q5 (|registerfile:34|dtrigger8x:11|:19)
   -      1     -    C    09       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q6 (|registerfile:34|dtrigger8x:11|:20)
   -      1     -    B    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:11|Q7 (|registerfile:34|dtrigger8x:11|:21)
   -      2     -    C    01       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q0 (|registerfile:34|dtrigger8x:12|:12)
   -      3     -    C    18       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q1 (|registerfile:34|dtrigger8x:12|:15)
   -      2     -    C    06       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q2 (|registerfile:34|dtrigger8x:12|:16)
   -      1     -    C    15       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q3 (|registerfile:34|dtrigger8x:12|:17)
   -      2     -    C    10       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q4 (|registerfile:34|dtrigger8x:12|:18)
   -      2     -    C    07       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q5 (|registerfile:34|dtrigger8x:12|:19)
   -      3     -    C    11       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q6 (|registerfile:34|dtrigger8x:12|:20)
   -      2     -    B    16       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:12|Q7 (|registerfile:34|dtrigger8x:12|:21)
   -      3     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q0 (|registerfile:34|dtrigger8x:13|:12)
   -      8     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q1 (|registerfile:34|dtrigger8x:13|:15)
   -      6     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q2 (|registerfile:34|dtrigger8x:13|:16)
   -      8     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q3 (|registerfile:34|dtrigger8x:13|:17)
   -      6     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q4 (|registerfile:34|dtrigger8x:13|:18)
   -      3     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q5 (|registerfile:34|dtrigger8x:13|:19)
   -      4     -    C    12       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q6 (|registerfile:34|dtrigger8x:13|:20)
   -      7     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:13|Q7 (|registerfile:34|dtrigger8x:13|:21)
   -      5     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q0 (|registerfile:34|dtrigger8x:14|:12)
   -      1     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q1 (|registerfile:34|dtrigger8x:14|:15)
   -      4     -    C    19       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q2 (|registerfile:34|dtrigger8x:14|:16)
   -      8     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q3 (|registerfile:34|dtrigger8x:14|:17)
   -      6     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q4 (|registerfile:34|dtrigger8x:14|:18)
   -      2     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q5 (|registerfile:34|dtrigger8x:14|:19)
   -      1     -    C    02       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q6 (|registerfile:34|dtrigger8x:14|:20)
   -      1     -    B    21       DFFE                1    1    0    1  |registerfile:34|dtrigger8x:14|Q7 (|registerfile:34|dtrigger8x:14|:21)
   -      3     -    C    01       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q0 (|registerfile:34|dtrigger8x:18|:12)
   -      2     -    C    18       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q1 (|registerfile:34|dtrigger8x:18|:15)
   -      7     -    C    09       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q2 (|registerfile:34|dtrigger8x:18|:16)
   -      3     -    C    03       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q3 (|registerfile:34|dtrigger8x:18|:17)
   -      8     -    C    10       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q4 (|registerfile:34|dtrigger8x:18|:18)
   -      8     -    C    07       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q5 (|registerfile:34|dtrigger8x:18|:19)
   -      1     -    C    11       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q6 (|registerfile:34|dtrigger8x:18|:20)
   -      8     -    B    16       DFFE   +            0    4    1    0  |registerfile:34|dtrigger8x:18|Q7 (|registerfile:34|dtrigger8x:18|:21)
   -      3     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode0_3
   -      6     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode1_3
   -      1     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode2_3
   -      5     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode3_3
   -      8     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode4_3
   -      2     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode5_3
   -      7     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode6_3
   -      4     -    A    22       AND2                1    3    0    8  |registerfile:34|LPM_DECODE:6|declut:decoder|anode7_3
   -      6     -    C    01        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:138|muxlut:45|~46~1
   -      5     -    C    01        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:138|muxlut:45|~51~1
   -      1     -    C    01        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:138|muxlut:64|:46
   -      4     -    C    01        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:138|muxlut:64|:51
   -      7     -    C    01        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:138|muxlut:83|:39
   -      6     -    C    08        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:161|muxlut:45|~46~1
   -      5     -    C    18        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:161|muxlut:45|~51~1
   -      1     -    C    18        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:161|muxlut:64|:46
   -      4     -    C    18        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:161|muxlut:64|:51
   -      6     -    C    18        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:161|muxlut:83|:39
   -      1     -    C    08        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:184|muxlut:45|~46~1
   -      4     -    C    23        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:184|muxlut:45|~51~1
   -      2     -    C    19        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:184|muxlut:64|:46
   -      5     -    C    09        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:184|muxlut:64|:51
   -      8     -    C    09        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:184|muxlut:83|:39
   -      5     -    C    03        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:207|muxlut:45|~46~1
   -      6     -    C    03        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:207|muxlut:45|~51~1
   -      1     -    C    03        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:207|muxlut:64|:46
   -      4     -    C    03        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:207|muxlut:64|:51
   -      7     -    C    03        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:207|muxlut:83|:39
   -      4     -    C    10        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:230|muxlut:45|~46~1
   -      5     -    C    10        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:230|muxlut:45|~51~1
   -      1     -    C    10        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:230|muxlut:64|:46
   -      3     -    C    10        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:230|muxlut:64|:51
   -      6     -    C    10        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:230|muxlut:83|:39
   -      4     -    C    07        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:253|muxlut:45|~46~1
   -      8     -    C    05        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:253|muxlut:45|~51~1
   -      1     -    C    07        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:253|muxlut:64|:46
   -      3     -    C    07        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:253|muxlut:64|:51
   -      5     -    C    07        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:253|muxlut:83|:39
   -      5     -    C    11        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:276|muxlut:45|~46~1
   -      4     -    C    05        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:276|muxlut:45|~51~1
   -      2     -    C    11        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:276|muxlut:64|:46
   -      4     -    C    11        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:276|muxlut:64|:51
   -      6     -    C    11        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:276|muxlut:83|:39
   -      4     -    B    16        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:299|muxlut:45|~46~1
   -      5     -    B    16        OR2    s           0    3    0    1  |registerfile:34|LPM_MUX:19|muxlut:299|muxlut:45|~51~1
   -      1     -    B    16        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:299|muxlut:64|:46
   -      3     -    B    16        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:299|muxlut:64|:51
   -      6     -    B    16        OR2                0    4    0    1  |registerfile:34|LPM_MUX:19|muxlut:299|muxlut:83|:39
   -      1     -    A    17        OR2        !       2    0    0    2  |rstr2:51|Q (|rstr2:51|:4)
   -      5     -    A    17       AND2                0    2    1    0  :12
   -      4     -    A    17        OR2                1    2    1    0  :47


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       2/ 96(  2%)     0/ 48(  0%)    11/ 48( 22%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
B:       1/ 96(  1%)     0/ 48(  0%)    17/ 48( 35%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
C:      31/ 96( 32%)    30/ 48( 62%)     6/ 48( 12%)    5/16( 31%)      4/16( 25%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      6/24( 25%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       13         RD
INPUT       12         WR
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode0_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode1_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode2_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode3_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode4_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode5_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode6_3
LCELL        8         |registerfile:34|LPM_DECODE:6|declut:decoder|anode7_3


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        6         Reset


Device-Specific Information:                             d:\max\lab20\fifo.rpt
fifo

** EQUATIONS **

DI0      : INPUT;
DI1      : INPUT;
DI2      : INPUT;
DI3      : INPUT;
DI4      : INPUT;
DI5      : INPUT;
DI6      : INPUT;
DI7      : INPUT;
RD       : INPUT;
Reset    : INPUT;
WR       : INPUT;

-- Node name is 'DO0' 
-- Equation name is 'DO0', type is output 
DO0      =  _LC3_C1;

-- Node name is 'DO1' 
-- Equation name is 'DO1', type is output 
DO1      =  _LC2_C18;

-- Node name is 'DO2' 
-- Equation name is 'DO2', type is output 
DO2      =  _LC7_C9;

-- Node name is 'DO3' 
-- Equation name is 'DO3', type is output 
DO3      =  _LC3_C3;

-- Node name is 'DO4' 
-- Equation name is 'DO4', type is output 
DO4      =  _LC8_C10;

-- Node name is 'DO5' 
-- Equation name is 'DO5', type is output 
DO5      =  _LC8_C7;

-- Node name is 'DO6' 
-- Equation name is 'DO6', type is output 
DO6      =  _LC1_C11;

-- Node name is 'DO7' 
-- Equation name is 'DO7', type is output 
DO7      =  _LC8_B16;

-- Node name is 'empty' 
-- Equation name is 'empty', type is output 
empty    =  _LC4_A17;

-- Node name is 'full' 
-- Equation name is 'full', type is output 
full     =  _LC5_A17;

-- Node name is '|delay:40|:50' = '|delay:40|out0' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = LCELL( _LC8_A21);

-- Node name is '|delay:40|:51' = '|delay:40|out1' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _LC2_A14);

-- Node name is '|delay:40|:52' = '|delay:40|out2' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _LC7_A23);

-- Node name is '|delay:40|:36' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = LCELL( _LC1_A18);

-- Node name is '|delay:40|:37' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = LCELL( _LC2_A18);

-- Node name is '|delay:40|:38' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _LC4_A18);

-- Node name is '|delay:40|:39' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _LC2_A21);

-- Node name is '|delay:40|:42' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = LCELL( _LC5_A24);

-- Node name is '|delay:40|:44' 
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _LC1_A24);

-- Node name is '|delay:40|:47' 
-- Equation name is '_LC4_A21', type is buried 
_LC4_A21 = LCELL( _LC3_A21);

-- Node name is '|delay:40|:48' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _LC2_A23);

-- Node name is '|delay:40|:49' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = LCELL( _LC5_A18);

-- Node name is '|delay:40|:53' 
-- Equation name is '_LC5_A21', type is buried 
_LC5_A21 = LCELL( _LC4_A21);

-- Node name is '|delay:40|:54' 
-- Equation name is '_LC6_A21', type is buried 
_LC6_A21 = LCELL( _LC5_A21);

-- Node name is '|delay:40|:55' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _LC3_A23);

-- Node name is '|delay:40|:56' 
-- Equation name is '_LC7_A18', type is buried 
_LC7_A18 = LCELL( _LC6_A18);

-- Node name is '|delay:40|:57' 
-- Equation name is '_LC8_A18', type is buried 
_LC8_A18 = LCELL( _LC7_A18);

-- Node name is '|delay:40|:58' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = LCELL( _LC4_A23);

-- Node name is '|delay:40|:59' 
-- Equation name is '_LC7_A21', type is buried 
_LC7_A21 = LCELL( _LC6_A21);

-- Node name is '|delay:40|:60' 
-- Equation name is '_LC8_A21', type is buried 
_LC8_A21 = LCELL( _LC7_A21);

-- Node name is '|delay:40|:61' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _LC8_A18);

-- Node name is '|delay:40|:62' 
-- Equation name is '_LC6_A23', type is buried 
_LC6_A23 = LCELL( _LC5_A23);

-- Node name is '|delay:40|:63' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = LCELL( _LC6_A23);

-- Node name is '|delay:40|:64' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _LC3_A18);

-- Node name is '|delay:41|:50' = '|delay:41|out0' 
-- Equation name is '_LC6_A20', type is buried 
_LC6_A20 = LCELL( _LC8_A20);

-- Node name is '|delay:41|:51' = '|delay:41|out1' 
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = LCELL( _LC7_A13);

-- Node name is '|delay:41|:52' = '|delay:41|out2' 
-- Equation name is '_LC7_A15', type is buried 
_LC7_A15 = LCELL( _LC8_A15);

-- Node name is '|delay:41|:36' 
-- Equation name is '_LC8_A24', type is buried 
_LC8_A24 = LCELL( _LC6_A24);

-- Node name is '|delay:41|:37' 
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = LCELL( _LC2_A24);

-- Node name is '|delay:41|:38' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = LCELL( _LC8_A24);

-- Node name is '|delay:41|:39' 
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = LCELL( _LC1_A20);

-- Node name is '|delay:41|:42' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _LC3_A24);

-- Node name is '|delay:41|:44' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _LC1_A15);

-- Node name is '|delay:41|:47' 
-- Equation name is '_LC3_A20', type is buried 
_LC3_A20 = LCELL( _LC2_A20);

-- Node name is '|delay:41|:48' 
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = LCELL( _LC2_A15);

-- Node name is '|delay:41|:49' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _LC1_A13);

-- Node name is '|delay:41|:53' 
-- Equation name is '_LC4_A20', type is buried 
_LC4_A20 = LCELL( _LC3_A20);

-- Node name is '|delay:41|:54' 
-- Equation name is '_LC5_A20', type is buried 
_LC5_A20 = LCELL( _LC4_A20);

-- Node name is '|delay:41|:55' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _LC3_A15);

-- Node name is '|delay:41|:56' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _LC2_A13);

-- Node name is '|delay:41|:57' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = LCELL( _LC4_A13);

-- Node name is '|delay:41|:58' 
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = LCELL( _LC4_A15);

-- Node name is '|delay:41|:59' 
-- Equation name is '_LC7_A20', type is buried 
_LC7_A20 = LCELL( _LC5_A20);

-- Node name is '|delay:41|:60' 
-- Equation name is '_LC8_A20', type is buried 
_LC8_A20 = LCELL( _LC7_A20);

-- Node name is '|delay:41|:61' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = LCELL( _LC5_A13);

-- Node name is '|delay:41|:62' 
-- Equation name is '_LC6_A15', type is buried 
_LC6_A15 = LCELL( _LC5_A15);

-- Node name is '|delay:41|:63' 
-- Equation name is '_LC8_A15', type is buried 
_LC8_A15 = LCELL( _LC6_A15);

-- Node name is '|delay:41|:64' 
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = LCELL( _LC6_A13);

-- Node name is '|LPM_COMPARE:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC7_A24', type is buried 
-- synthesized logic cell 
_LC7_A24 = LCELL( _EQ001);
  _EQ001 =  _LC1_A18 &  _LC3_A24 &  _LC5_A24 &  _LC6_A24
         # !_LC1_A18 &  _LC3_A24 &  _LC5_A24 & !_LC6_A24
         #  _LC1_A18 & !_LC3_A24 & !_LC5_A24 &  _LC6_A24
         # !_LC1_A18 & !_LC3_A24 & !_LC5_A24 & !_LC6_A24;

-- Node name is '|LPM_COMPARE:14|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = LCELL( _EQ002);
  _EQ002 =  _LC2_A18 &  _LC2_A24 &  _LC7_A24
         # !_LC2_A18 & !_LC2_A24 &  _LC7_A24;

-- Node name is '|LPM_COUNTER:8|f8count:p8c0|:8' = '|LPM_COUNTER:8|f8count:p8c0|QA' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = DFFE(!_LC2_A18, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);

-- Node name is '|LPM_COUNTER:8|f8count:p8c0|:7' = '|LPM_COUNTER:8|f8count:p8c0|QB' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = DFFE( _EQ003, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ003 = !_LC1_A18 &  _LC2_A18
         #  _LC1_A18 & !_LC2_A18;

-- Node name is '|LPM_COUNTER:8|f8count:p8c0|:6' = '|LPM_COUNTER:8|f8count:p8c0|QC' 
-- Equation name is '_LC5_A24', type is buried 
_LC5_A24 = DFFE( _EQ004, GLOBAL( WR), GLOBAL(!Reset),  VCC,  VCC);
  _EQ004 = !_LC2_A18 &  _LC5_A24
         # !_LC1_A18 &  _LC5_A24
         #  _LC1_A18 &  _LC2_A18 & !_LC5_A24;

-- Node name is '|LPM_COUNTER:16|f8count:p8c0|:8' = '|LPM_COUNTER:16|f8count:p8c0|QA' 
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = DFFE(!_LC2_A24, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);

-- Node name is '|LPM_COUNTER:16|f8count:p8c0|:7' = '|LPM_COUNTER:16|f8count:p8c0|QB' 
-- Equation name is '_LC6_A24', type is buried 
_LC6_A24 = DFFE( _EQ005, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ005 =  _LC2_A24 & !_LC6_A24
         # !_LC2_A24 &  _LC6_A24;

-- Node name is '|LPM_COUNTER:16|f8count:p8c0|:6' = '|LPM_COUNTER:16|f8count:p8c0|QC' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = DFFE( _EQ006, GLOBAL( RD), GLOBAL(!Reset),  VCC,  VCC);
  _EQ006 = !_LC2_A24 &  _LC3_A24
         #  _LC3_A24 & !_LC6_A24
         #  _LC2_A24 & !_LC3_A24 &  _LC6_A24;

-- Node name is '|registerfile:34|dtrigger8x:7|:12' = '|registerfile:34|dtrigger8x:7|Q0' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = DFFE( DI0,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:15' = '|registerfile:34|dtrigger8x:7|Q1' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = DFFE( DI1,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:16' = '|registerfile:34|dtrigger8x:7|Q2' 
-- Equation name is '_LC2_C23', type is buried 
_LC2_C23 = DFFE( DI2,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:17' = '|registerfile:34|dtrigger8x:7|Q3' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = DFFE( DI3,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:18' = '|registerfile:34|dtrigger8x:7|Q4' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = DFFE( DI4,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:19' = '|registerfile:34|dtrigger8x:7|Q5' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = DFFE( DI5,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:20' = '|registerfile:34|dtrigger8x:7|Q6' 
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = DFFE( DI6,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:7|:21' = '|registerfile:34|dtrigger8x:7|Q7' 
-- Equation name is '_LC1_B23', type is buried 
_LC1_B23 = DFFE( DI7,  _LC3_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:12' = '|registerfile:34|dtrigger8x:8|Q0' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = DFFE( DI0,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:15' = '|registerfile:34|dtrigger8x:8|Q1' 
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = DFFE( DI1,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:16' = '|registerfile:34|dtrigger8x:8|Q2' 
-- Equation name is '_LC1_C23', type is buried 
_LC1_C23 = DFFE( DI2,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:17' = '|registerfile:34|dtrigger8x:8|Q3' 
-- Equation name is '_LC5_C4', type is buried 
_LC5_C4  = DFFE( DI3,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:18' = '|registerfile:34|dtrigger8x:8|Q4' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = DFFE( DI4,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:19' = '|registerfile:34|dtrigger8x:8|Q5' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = DFFE( DI5,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:20' = '|registerfile:34|dtrigger8x:8|Q6' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = DFFE( DI6,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:8|:21' = '|registerfile:34|dtrigger8x:8|Q7' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFFE( DI7,  _LC6_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:12' = '|registerfile:34|dtrigger8x:9|Q0' 
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = DFFE( DI0,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:15' = '|registerfile:34|dtrigger8x:9|Q1' 
-- Equation name is '_LC5_C8', type is buried 
_LC5_C8  = DFFE( DI1,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:16' = '|registerfile:34|dtrigger8x:9|Q2' 
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = DFFE( DI2,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:17' = '|registerfile:34|dtrigger8x:9|Q3' 
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = DFFE( DI3,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:18' = '|registerfile:34|dtrigger8x:9|Q4' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = DFFE( DI4,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:19' = '|registerfile:34|dtrigger8x:9|Q5' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = DFFE( DI5,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:20' = '|registerfile:34|dtrigger8x:9|Q6' 
-- Equation name is '_LC4_C2', type is buried 
_LC4_C2  = DFFE( DI6,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:9|:21' = '|registerfile:34|dtrigger8x:9|Q7' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = DFFE( DI7,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:12' = '|registerfile:34|dtrigger8x:10|Q0' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = DFFE( DI0,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:15' = '|registerfile:34|dtrigger8x:10|Q1' 
-- Equation name is '_LC4_C8', type is buried 
_LC4_C8  = DFFE( DI1,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:16' = '|registerfile:34|dtrigger8x:10|Q2' 
-- Equation name is '_LC7_C8', type is buried 
_LC7_C8  = DFFE( DI2,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:17' = '|registerfile:34|dtrigger8x:10|Q3' 
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = DFFE( DI3,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:18' = '|registerfile:34|dtrigger8x:10|Q4' 
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = DFFE( DI4,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:19' = '|registerfile:34|dtrigger8x:10|Q5' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = DFFE( DI5,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:20' = '|registerfile:34|dtrigger8x:10|Q6' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = DFFE( DI6,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:10|:21' = '|registerfile:34|dtrigger8x:10|Q7' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = DFFE( DI7,  _LC5_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:12' = '|registerfile:34|dtrigger8x:11|Q0' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = DFFE( DI0,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:15' = '|registerfile:34|dtrigger8x:11|Q1' 
-- Equation name is '_LC1_C21', type is buried 
_LC1_C21 = DFFE( DI1,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:16' = '|registerfile:34|dtrigger8x:11|Q2' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = DFFE( DI2,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:17' = '|registerfile:34|dtrigger8x:11|Q3' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = DFFE( DI3,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:18' = '|registerfile:34|dtrigger8x:11|Q4' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = DFFE( DI4,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:19' = '|registerfile:34|dtrigger8x:11|Q5' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFFE( DI5,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:20' = '|registerfile:34|dtrigger8x:11|Q6' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFFE( DI6,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:11|:21' = '|registerfile:34|dtrigger8x:11|Q7' 
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = DFFE( DI7,  _LC8_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:12' = '|registerfile:34|dtrigger8x:12|Q0' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFFE( DI0,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:15' = '|registerfile:34|dtrigger8x:12|Q1' 
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = DFFE( DI1,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:16' = '|registerfile:34|dtrigger8x:12|Q2' 
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = DFFE( DI2,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:17' = '|registerfile:34|dtrigger8x:12|Q3' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = DFFE( DI3,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:18' = '|registerfile:34|dtrigger8x:12|Q4' 
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = DFFE( DI4,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:19' = '|registerfile:34|dtrigger8x:12|Q5' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = DFFE( DI5,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:20' = '|registerfile:34|dtrigger8x:12|Q6' 
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = DFFE( DI6,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:12|:21' = '|registerfile:34|dtrigger8x:12|Q7' 
-- Equation name is '_LC2_B16', type is buried 
_LC2_B16 = DFFE( DI7,  _LC2_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:12' = '|registerfile:34|dtrigger8x:13|Q0' 
-- Equation name is '_LC3_C19', type is buried 
_LC3_C19 = DFFE( DI0,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:15' = '|registerfile:34|dtrigger8x:13|Q1' 
-- Equation name is '_LC8_C19', type is buried 
_LC8_C19 = DFFE( DI1,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:16' = '|registerfile:34|dtrigger8x:13|Q2' 
-- Equation name is '_LC6_C19', type is buried 
_LC6_C19 = DFFE( DI2,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:17' = '|registerfile:34|dtrigger8x:13|Q3' 
-- Equation name is '_LC8_C12', type is buried 
_LC8_C12 = DFFE( DI3,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:18' = '|registerfile:34|dtrigger8x:13|Q4' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = DFFE( DI4,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:19' = '|registerfile:34|dtrigger8x:13|Q5' 
-- Equation name is '_LC3_C12', type is buried 
_LC3_C12 = DFFE( DI5,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:20' = '|registerfile:34|dtrigger8x:13|Q6' 
-- Equation name is '_LC4_C12', type is buried 
_LC4_C12 = DFFE( DI6,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:13|:21' = '|registerfile:34|dtrigger8x:13|Q7' 
-- Equation name is '_LC7_C19', type is buried 
_LC7_C19 = DFFE( DI7,  _LC7_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:12' = '|registerfile:34|dtrigger8x:14|Q0' 
-- Equation name is '_LC5_C19', type is buried 
_LC5_C19 = DFFE( DI0,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:15' = '|registerfile:34|dtrigger8x:14|Q1' 
-- Equation name is '_LC1_C19', type is buried 
_LC1_C19 = DFFE( DI1,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:16' = '|registerfile:34|dtrigger8x:14|Q2' 
-- Equation name is '_LC4_C19', type is buried 
_LC4_C19 = DFFE( DI2,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:17' = '|registerfile:34|dtrigger8x:14|Q3' 
-- Equation name is '_LC8_C2', type is buried 
_LC8_C2  = DFFE( DI3,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:18' = '|registerfile:34|dtrigger8x:14|Q4' 
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = DFFE( DI4,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:19' = '|registerfile:34|dtrigger8x:14|Q5' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = DFFE( DI5,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:20' = '|registerfile:34|dtrigger8x:14|Q6' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = DFFE( DI6,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:14|:21' = '|registerfile:34|dtrigger8x:14|Q7' 
-- Equation name is '_LC1_B21', type is buried 
_LC1_B21 = DFFE( DI7,  _LC4_A22,  VCC,  VCC,  VCC);

-- Node name is '|registerfile:34|dtrigger8x:18|:12' = '|registerfile:34|dtrigger8x:18|Q0' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFFE( _EQ007, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ007 =  _LC1_C1 &  _LC4_C1 &  _LC7_A15
         #  _LC7_C1;

-- Node name is '|registerfile:34|dtrigger8x:18|:15' = '|registerfile:34|dtrigger8x:18|Q1' 
-- Equation name is '_LC2_C18', type is buried 
_LC2_C18 = DFFE( _EQ008, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ008 =  _LC1_C18 &  _LC4_C18 &  _LC7_A15
         #  _LC6_C18;

-- Node name is '|registerfile:34|dtrigger8x:18|:16' = '|registerfile:34|dtrigger8x:18|Q2' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = DFFE( _EQ009, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ009 =  _LC2_C19 &  _LC5_C9 &  _LC7_A15
         #  _LC8_C9;

-- Node name is '|registerfile:34|dtrigger8x:18|:17' = '|registerfile:34|dtrigger8x:18|Q3' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = DFFE( _EQ010, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ010 =  _LC1_C3 &  _LC4_C3 &  _LC7_A15
         #  _LC7_C3;

-- Node name is '|registerfile:34|dtrigger8x:18|:18' = '|registerfile:34|dtrigger8x:18|Q4' 
-- Equation name is '_LC8_C10', type is buried 
_LC8_C10 = DFFE( _EQ011, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ011 =  _LC1_C10 &  _LC3_C10 &  _LC7_A15
         #  _LC6_C10;

-- Node name is '|registerfile:34|dtrigger8x:18|:19' = '|registerfile:34|dtrigger8x:18|Q5' 
-- Equation name is '_LC8_C7', type is buried 
_LC8_C7  = DFFE( _EQ012, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ012 =  _LC1_C7 &  _LC3_C7 &  _LC7_A15
         #  _LC5_C7;

-- Node name is '|registerfile:34|dtrigger8x:18|:20' = '|registerfile:34|dtrigger8x:18|Q6' 
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = DFFE( _EQ013, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ013 =  _LC2_C11 &  _LC4_C11 &  _LC7_A15
         #  _LC6_C11;

-- Node name is '|registerfile:34|dtrigger8x:18|:21' = '|registerfile:34|dtrigger8x:18|Q7' 
-- Equation name is '_LC8_B16', type is buried 
_LC8_B16 = DFFE( _EQ014, GLOBAL( RD),  VCC,  VCC,  VCC);
  _EQ014 =  _LC1_B16 &  _LC3_B16 &  _LC7_A15
         #  _LC6_B16;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC3_A22', type is buried 
_LC3_A22 = LCELL( _EQ015);
  _EQ015 = !_LC1_A14 & !_LC1_A21 & !_LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = LCELL( _EQ016);
  _EQ016 = !_LC1_A14 &  _LC1_A21 & !_LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = LCELL( _EQ017);
  _EQ017 =  _LC1_A14 & !_LC1_A21 & !_LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC5_A22', type is buried 
_LC5_A22 = LCELL( _EQ018);
  _EQ018 =  _LC1_A14 &  _LC1_A21 & !_LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = LCELL( _EQ019);
  _EQ019 = !_LC1_A14 & !_LC1_A21 &  _LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = LCELL( _EQ020);
  _EQ020 = !_LC1_A14 &  _LC1_A21 &  _LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC7_A22', type is buried 
_LC7_A22 = LCELL( _EQ021);
  _EQ021 =  _LC1_A14 & !_LC1_A21 &  _LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_DECODE:6|declut:decoder|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = LCELL( _EQ022);
  _EQ022 =  _LC1_A14 &  _LC1_A21 &  _LC1_A23 &  WR;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:138|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_C1', type is buried 
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ023);
  _EQ023 =  _LC2_C8 &  _LC6_A20
         #  _LC3_C8 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:138|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_C1', type is buried 
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ024);
  _EQ024 =  _LC1_C4 &  _LC6_A20
         #  _LC2_C4 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:138|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = LCELL( _EQ025);
  _EQ025 =  _LC5_C19 &  _LC6_A20
         #  _LC3_C19 & !_LC6_A20
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:138|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ026);
  _EQ026 =  _LC2_C1 &  _LC6_A20
         #  _LC2_C9 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:138|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = LCELL( _EQ027);
  _EQ027 = !_LC3_A13 &  _LC5_C1 & !_LC7_A15
         #  _LC5_C1 &  _LC6_C1 & !_LC7_A15
         #  _LC3_A13 &  _LC6_C1 & !_LC7_A15;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:161|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_C8', type is buried 
-- synthesized logic cell 
_LC6_C8  = LCELL( _EQ028);
  _EQ028 =  _LC4_C8 &  _LC6_A20
         #  _LC5_C8 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:161|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_C18', type is buried 
-- synthesized logic cell 
_LC5_C18 = LCELL( _EQ029);
  _EQ029 =  _LC6_A20 &  _LC8_C4
         # !_LC6_A20 &  _LC7_C4;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:161|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C18', type is buried 
_LC1_C18 = LCELL( _EQ030);
  _EQ030 =  _LC1_C19 &  _LC6_A20
         # !_LC6_A20 &  _LC8_C19
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:161|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C18', type is buried 
_LC4_C18 = LCELL( _EQ031);
  _EQ031 =  _LC3_C18 &  _LC6_A20
         #  _LC1_C21 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:161|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_C18', type is buried 
_LC6_C18 = LCELL( _EQ032);
  _EQ032 =  _LC5_C18 &  _LC6_C8 & !_LC7_A15
         #  _LC3_A13 &  _LC6_C8 & !_LC7_A15
         # !_LC3_A13 &  _LC5_C18 & !_LC7_A15;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:184|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C8', type is buried 
-- synthesized logic cell 
_LC1_C8  = LCELL( _EQ033);
  _EQ033 =  _LC6_A20 &  _LC7_C8
         # !_LC6_A20 &  _LC8_C8;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:184|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C23', type is buried 
-- synthesized logic cell 
_LC4_C23 = LCELL( _EQ034);
  _EQ034 =  _LC1_C23 &  _LC6_A20
         #  _LC2_C23 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:184|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ035);
  _EQ035 =  _LC4_C19 &  _LC6_A20
         # !_LC6_A20 &  _LC6_C19
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:184|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ036);
  _EQ036 =  _LC2_C6 &  _LC6_A20
         #  _LC4_C9 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:184|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = LCELL( _EQ037);
  _EQ037 =  _LC1_C8 &  _LC4_C23 & !_LC7_A15
         #  _LC1_C8 &  _LC3_A13 & !_LC7_A15
         # !_LC3_A13 &  _LC4_C23 & !_LC7_A15;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:207|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_C3', type is buried 
-- synthesized logic cell 
_LC5_C3  = LCELL( _EQ038);
  _EQ038 =  _LC6_A20 &  _LC7_C12
         # !_LC6_A20 &  _LC7_C2;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:207|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_C3', type is buried 
-- synthesized logic cell 
_LC6_C3  = LCELL( _EQ039);
  _EQ039 =  _LC5_C4 &  _LC6_A20
         # !_LC6_A20 &  _LC6_C4;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:207|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ040);
  _EQ040 =  _LC6_A20 &  _LC8_C2
         # !_LC6_A20 &  _LC8_C12
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:207|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = LCELL( _EQ041);
  _EQ041 =  _LC1_C15 &  _LC6_A20
         #  _LC2_C3 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:207|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = LCELL( _EQ042);
  _EQ042 =  _LC5_C3 &  _LC6_C3 & !_LC7_A15
         #  _LC3_A13 &  _LC5_C3 & !_LC7_A15
         # !_LC3_A13 &  _LC6_C3 & !_LC7_A15;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:230|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_C10', type is buried 
-- synthesized logic cell 
_LC4_C10 = LCELL( _EQ043);
  _EQ043 =  _LC5_C12 &  _LC6_A20
         #  _LC5_C2 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:230|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_C10', type is buried 
-- synthesized logic cell 
_LC5_C10 = LCELL( _EQ044);
  _EQ044 =  _LC4_C4 &  _LC6_A20
         #  _LC3_C4 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:230|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = LCELL( _EQ045);
  _EQ045 =  _LC6_A20 &  _LC6_C2
         # !_LC6_A20 &  _LC6_C12
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:230|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_C10', type is buried 
_LC3_C10 = LCELL( _EQ046);
  _EQ046 =  _LC2_C10 &  _LC6_A20
         # !_LC6_A20 &  _LC6_C9
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:230|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ047);
  _EQ047 =  _LC4_C10 &  _LC5_C10 & !_LC7_A15
         #  _LC3_A13 &  _LC4_C10 & !_LC7_A15
         # !_LC3_A13 &  _LC5_C10 & !_LC7_A15;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:253|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_C7', type is buried 
-- synthesized logic cell 
_LC4_C7  = LCELL( _EQ048);
  _EQ048 =  _LC2_C12 &  _LC6_A20
         #  _LC3_C2 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:253|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_C5', type is buried 
-- synthesized logic cell 
_LC8_C5  = LCELL( _EQ049);
  _EQ049 =  _LC1_C5 &  _LC6_A20
         #  _LC2_C5 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:253|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ050);
  _EQ050 =  _LC2_C2 &  _LC6_A20
         #  _LC3_C12 & !_LC6_A20
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:253|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = LCELL( _EQ051);
  _EQ051 =  _LC2_C7 &  _LC6_A20
         #  _LC3_C9 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:253|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_C7', type is buried 
_LC5_C7  = LCELL( _EQ052);
  _EQ052 =  _LC4_C7 & !_LC7_A15 &  _LC8_C5
         #  _LC3_A13 &  _LC4_C7 & !_LC7_A15
         # !_LC3_A13 & !_LC7_A15 &  _LC8_C5;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:276|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_C11', type is buried 
-- synthesized logic cell 
_LC5_C11 = LCELL( _EQ053);
  _EQ053 =  _LC1_C12 &  _LC6_A20
         #  _LC4_C2 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:276|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ054);
  _EQ054 =  _LC3_C5 &  _LC6_A20
         #  _LC5_C5 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:276|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ055);
  _EQ055 =  _LC1_C2 &  _LC6_A20
         #  _LC4_C12 & !_LC6_A20
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:276|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = LCELL( _EQ056);
  _EQ056 =  _LC3_C11 &  _LC6_A20
         #  _LC1_C9 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:276|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = LCELL( _EQ057);
  _EQ057 =  _LC4_C5 &  _LC5_C11 & !_LC7_A15
         #  _LC3_A13 &  _LC5_C11 & !_LC7_A15
         # !_LC3_A13 &  _LC4_C5 & !_LC7_A15;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:299|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B16', type is buried 
-- synthesized logic cell 
_LC4_B16 = LCELL( _EQ058);
  _EQ058 =  _LC1_B18 &  _LC6_A20
         #  _LC1_B13 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:299|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B16', type is buried 
-- synthesized logic cell 
_LC5_B16 = LCELL( _EQ059);
  _EQ059 =  _LC1_B22 &  _LC6_A20
         #  _LC1_B23 & !_LC6_A20;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:299|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = LCELL( _EQ060);
  _EQ060 =  _LC1_B21 &  _LC6_A20
         # !_LC6_A20 &  _LC7_C19
         # !_LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:299|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_B16', type is buried 
_LC3_B16 = LCELL( _EQ061);
  _EQ061 =  _LC2_B16 &  _LC6_A20
         #  _LC1_B19 & !_LC6_A20
         #  _LC3_A13;

-- Node name is '|registerfile:34|LPM_MUX:19|muxlut:299|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_B16', type is buried 
_LC6_B16 = LCELL( _EQ062);
  _EQ062 =  _LC4_B16 &  _LC5_B16 & !_LC7_A15
         #  _LC3_A13 &  _LC4_B16 & !_LC7_A15
         # !_LC3_A13 &  _LC5_B16 & !_LC7_A15;

-- Node name is '|rstr2:51|:4' = '|rstr2:51|Q' 
-- Equation name is '_LC1_A17', type is buried 
!_LC1_A17 = _LC1_A17~NOT;
_LC1_A17~NOT = LCELL( _EQ063);
  _EQ063 =  RD & !WR
         # !_LC1_A17 & !WR;

-- Node name is ':12' 
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ064);
  _EQ064 =  _LC1_A17 &  _LC4_A24;

-- Node name is ':47' 
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ065);
  _EQ065 =  _LC4_A24 &  RD
         # !_LC1_A17 &  _LC4_A24;



Project Information                                      d:\max\lab20\fifo.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 10,615K
