#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Apr 20 21:51:24 2015
# Process ID: 7556
# Log file: D:/study/embled/project1_v/vivado.log
# Journal file: D:/study/embled/project1_v\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\study\embled\project1_v\project1_v.xpr}
INFO: [Project 1-313] Project file moved from 'E:/class/Project/project1_v' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 873.715 ; gain = 74.395
launch_sdk -workspace D:/study/embled/project1_v/project1_v.sdk -hwspec D:/study/embled/project1_v/project1_v.sdk/systerm_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/embled/project1_v/project1_v.sdk -hwspec D:/study/embled/project1_v/project1_v.sdk/systerm_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
write_hwdef  -file D:/study/embled/project1_v/project1_v.sdk/systerm_wrapper.hdf
launch_sdk -workspace D:/study/embled/project1_v/project1_v.sdk -hwspec D:/study/embled/project1_v/project1_v.sdk/systerm_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/embled/project1_v/project1_v.sdk -hwspec D:/study/embled/project1_v/project1_v.sdk/systerm_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project D:/study/embled/project_boss2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 873.715 ; gain = 0.000
reset_run synth_2 -from_step synth_design
INFO: [Vivado 12-1476] Run Step 'synth_design' appears to be already reset.
launch_runs synth_2 -next_step 
INFO: [HDL 9-1061] Parsing VHDL file "D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Mon Apr 20 22:00:25 2015] Launched synth_2...
Run output will be captured here: D:/study/embled/project_boss2/project_2/project_2.runs/synth_2/runme.log
open_run synth_2 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from D:/tools/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/tools/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/tools/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/tools/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/tools/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/tools/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_4bit/U0'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_4bit/U0'
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_4bit/U0'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_4bit/U0'
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/bstn_4bit/U0'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/bstn_4bit/U0'
Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/bstn_4bit/U0'
Finished Parsing XDC File [d:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/bstn_4bit/U0'
Parsing XDC File [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[3]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[2]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[1]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'btns_4bit_tri_i[0]'. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc:22]
Finished Parsing XDC File [D:/study/embled/project_boss2/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_1/design_1_processing_system7_0_axi_periph_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_1/design_1_processing_system7_0_axi_periph_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1274.781 ; gain = 363.711
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1672.242 ; gain = 0.000
open_project D:/study/embled/project_boss/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/study/embled linux/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/Vivado/2014.2/data/ip'.
set_property target_language Verilog [current_project]
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/study/embled/project_boss/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [D:/study/embled/project_boss/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/study/embled/project_boss/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [D:/study/embled/project_boss/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Mon Apr 20 22:06:13 2015] Launched synth_1...
Run output will be captured here: D:/study/embled/project_boss/project_1.runs/synth_1/runme.log
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/study/embled/project_boss/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
[Mon Apr 20 22:07:15 2015] Launched impl_1...
Run output will be captured here: D:/study/embled/project_boss/project_1.runs/impl_1/runme.log
write_hwdef  -file D:/study/embled/project_boss/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/study/embled/project_boss/project_1.sdk -hwspec D:/study/embled/project_boss/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/embled/project_boss/project_1.sdk -hwspec D:/study/embled/project_boss/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 22:10:43 2015...
