// Seed: 4293829764
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6
);
endmodule
module module_1 #(
    parameter id_4 = 32'd88
) (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri1 _id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7,
    input uwire id_8,
    output wire id_9,
    output tri1 id_10,
    input wire id_11,
    input wire id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input wor id_16,
    output tri1 id_17,
    output tri0 id_18,
    output uwire id_19,
    input tri1 id_20
);
  wire id_22;
  ;
  wire id_23;
  assign id_17 = 1;
  logic [id_4 : 1] \id_24 ;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_1,
      id_10,
      id_11,
      id_12
  );
  assign modCall_1.id_6 = 0;
endmodule
