<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>efx_regs_ef10.h source code [dpdk_1805/drivers/net/sfc/base/efx_regs_ef10.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/sfc/base/efx_regs_ef10.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>sfc</a>/<a href='./'>base</a>/<a href='efx_regs_ef10.h.html'>efx_regs_ef10.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2007-2018 Solarflare Communications Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span>	<span class="macro" data-ref="_M/_SYS_EFX_EF10_REGS_H">_SYS_EFX_EF10_REGS_H</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define	<dfn class="macro" id="_M/_SYS_EFX_EF10_REGS_H" data-ref="_M/_SYS_EFX_EF10_REGS_H">_SYS_EFX_EF10_REGS_H</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span>	<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="11">11</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="10">endif</span></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>/**************************************************************************</i></td></tr>
<tr><th id="15">15</th><td><i> * NOTE: the line below marks the start of the autogenerated section</i></td></tr>
<tr><th id="16">16</th><td><i> * EF10 registers and descriptors</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> **************************************************************************</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>/*</i></td></tr>
<tr><th id="22">22</th><td><i> * BIU_HW_REV_ID_REG(32bit):</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_HW_REV_ID_REG_OFST" data-ref="_M/ER_DZ_BIU_HW_REV_ID_REG_OFST">ER_DZ_BIU_HW_REV_ID_REG_OFST</dfn> 0x00000000</u></td></tr>
<tr><th id="27">27</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_HW_REV_ID_REG_RESET" data-ref="_M/ER_DZ_BIU_HW_REV_ID_REG_RESET">ER_DZ_BIU_HW_REV_ID_REG_RESET</dfn> 0xeb14face</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_HW_REV_ID_LBN" data-ref="_M/ERF_DZ_HW_REV_ID_LBN">ERF_DZ_HW_REV_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_HW_REV_ID_WIDTH" data-ref="_M/ERF_DZ_HW_REV_ID_WIDTH">ERF_DZ_HW_REV_ID_WIDTH</dfn> 32</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * BIU_MC_SFT_STATUS_REG(32bit):</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_OFST" data-ref="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_OFST">ER_DZ_BIU_MC_SFT_STATUS_REG_OFST</dfn> 0x00000010</u></td></tr>
<tr><th id="41">41</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_STEP" data-ref="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_STEP">ER_DZ_BIU_MC_SFT_STATUS_REG_STEP</dfn> 4</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_ROWS" data-ref="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_ROWS">ER_DZ_BIU_MC_SFT_STATUS_REG_ROWS</dfn> 8</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_RESET" data-ref="_M/ER_DZ_BIU_MC_SFT_STATUS_REG_RESET">ER_DZ_BIU_MC_SFT_STATUS_REG_RESET</dfn> 0x1111face</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_MC_SFT_STATUS_LBN" data-ref="_M/ERF_DZ_MC_SFT_STATUS_LBN">ERF_DZ_MC_SFT_STATUS_LBN</dfn> 0</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_MC_SFT_STATUS_WIDTH" data-ref="_M/ERF_DZ_MC_SFT_STATUS_WIDTH">ERF_DZ_MC_SFT_STATUS_WIDTH</dfn> 32</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/*</i></td></tr>
<tr><th id="52">52</th><td><i> * BIU_INT_ISR_REG(32bit):</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> */</i></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_INT_ISR_REG_OFST" data-ref="_M/ER_DZ_BIU_INT_ISR_REG_OFST">ER_DZ_BIU_INT_ISR_REG_OFST</dfn> 0x00000090</u></td></tr>
<tr><th id="57">57</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_BIU_INT_ISR_REG_RESET" data-ref="_M/ER_DZ_BIU_INT_ISR_REG_RESET">ER_DZ_BIU_INT_ISR_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_ISR_REG_LBN" data-ref="_M/ERF_DZ_ISR_REG_LBN">ERF_DZ_ISR_REG_LBN</dfn> 0</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_ISR_REG_WIDTH" data-ref="_M/ERF_DZ_ISR_REG_WIDTH">ERF_DZ_ISR_REG_WIDTH</dfn> 32</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/*</i></td></tr>
<tr><th id="66">66</th><td><i> * MC_DB_LWRD_REG(32bit):</i></td></tr>
<tr><th id="67">67</th><td><i> *</i></td></tr>
<tr><th id="68">68</th><td><i> */</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_MC_DB_LWRD_REG_OFST" data-ref="_M/ER_DZ_MC_DB_LWRD_REG_OFST">ER_DZ_MC_DB_LWRD_REG_OFST</dfn> 0x00000200</u></td></tr>
<tr><th id="71">71</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_MC_DB_LWRD_REG_RESET" data-ref="_M/ER_DZ_MC_DB_LWRD_REG_RESET">ER_DZ_MC_DB_LWRD_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_MC_DOORBELL_L_LBN" data-ref="_M/ERF_DZ_MC_DOORBELL_L_LBN">ERF_DZ_MC_DOORBELL_L_LBN</dfn> 0</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_MC_DOORBELL_L_WIDTH" data-ref="_M/ERF_DZ_MC_DOORBELL_L_WIDTH">ERF_DZ_MC_DOORBELL_L_WIDTH</dfn> 32</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * MC_DB_HWRD_REG(32bit):</i></td></tr>
<tr><th id="81">81</th><td><i> *</i></td></tr>
<tr><th id="82">82</th><td><i> */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_MC_DB_HWRD_REG_OFST" data-ref="_M/ER_DZ_MC_DB_HWRD_REG_OFST">ER_DZ_MC_DB_HWRD_REG_OFST</dfn> 0x00000204</u></td></tr>
<tr><th id="85">85</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_MC_DB_HWRD_REG_RESET" data-ref="_M/ER_DZ_MC_DB_HWRD_REG_RESET">ER_DZ_MC_DB_HWRD_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_MC_DOORBELL_H_LBN" data-ref="_M/ERF_DZ_MC_DOORBELL_H_LBN">ERF_DZ_MC_DOORBELL_H_LBN</dfn> 0</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_MC_DOORBELL_H_WIDTH" data-ref="_M/ERF_DZ_MC_DOORBELL_H_WIDTH">ERF_DZ_MC_DOORBELL_H_WIDTH</dfn> 32</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/*</i></td></tr>
<tr><th id="94">94</th><td><i> * EVQ_RPTR_REG(32bit):</i></td></tr>
<tr><th id="95">95</th><td><i> *</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_RPTR_REG_OFST" data-ref="_M/ER_DZ_EVQ_RPTR_REG_OFST">ER_DZ_EVQ_RPTR_REG_OFST</dfn> 0x00000400</u></td></tr>
<tr><th id="99">99</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_RPTR_REG_STEP" data-ref="_M/ER_DZ_EVQ_RPTR_REG_STEP">ER_DZ_EVQ_RPTR_REG_STEP</dfn> 8192</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_RPTR_REG_ROWS" data-ref="_M/ER_DZ_EVQ_RPTR_REG_ROWS">ER_DZ_EVQ_RPTR_REG_ROWS</dfn> 2048</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_RPTR_REG_RESET" data-ref="_M/ER_DZ_EVQ_RPTR_REG_RESET">ER_DZ_EVQ_RPTR_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_EVQ_RPTR_VLD_LBN" data-ref="_M/ERF_DZ_EVQ_RPTR_VLD_LBN">ERF_DZ_EVQ_RPTR_VLD_LBN</dfn> 15</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_EVQ_RPTR_VLD_WIDTH" data-ref="_M/ERF_DZ_EVQ_RPTR_VLD_WIDTH">ERF_DZ_EVQ_RPTR_VLD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_EVQ_RPTR_LBN" data-ref="_M/ERF_DZ_EVQ_RPTR_LBN">ERF_DZ_EVQ_RPTR_LBN</dfn> 0</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_EVQ_RPTR_WIDTH" data-ref="_M/ERF_DZ_EVQ_RPTR_WIDTH">ERF_DZ_EVQ_RPTR_WIDTH</dfn> 15</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*</i></td></tr>
<tr><th id="112">112</th><td><i> * EVQ_RPTR_REG_64K(32bit):</i></td></tr>
<tr><th id="113">113</th><td><i> *</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_64K_OFST" data-ref="_M/ER_FZ_EVQ_RPTR_REG_64K_OFST">ER_FZ_EVQ_RPTR_REG_64K_OFST</dfn> 0x00000400</u></td></tr>
<tr><th id="117">117</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_64K_STEP" data-ref="_M/ER_FZ_EVQ_RPTR_REG_64K_STEP">ER_FZ_EVQ_RPTR_REG_64K_STEP</dfn> 65536</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_64K_ROWS" data-ref="_M/ER_FZ_EVQ_RPTR_REG_64K_ROWS">ER_FZ_EVQ_RPTR_REG_64K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_64K_RESET" data-ref="_M/ER_FZ_EVQ_RPTR_REG_64K_RESET">ER_FZ_EVQ_RPTR_REG_64K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_EVQ_RPTR_VLD_LBN" data-ref="_M/ERF_FZ_EVQ_RPTR_VLD_LBN">ERF_FZ_EVQ_RPTR_VLD_LBN</dfn> 15</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_EVQ_RPTR_VLD_WIDTH" data-ref="_M/ERF_FZ_EVQ_RPTR_VLD_WIDTH">ERF_FZ_EVQ_RPTR_VLD_WIDTH</dfn> 1</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_EVQ_RPTR_LBN" data-ref="_M/ERF_FZ_EVQ_RPTR_LBN">ERF_FZ_EVQ_RPTR_LBN</dfn> 0</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_EVQ_RPTR_WIDTH" data-ref="_M/ERF_FZ_EVQ_RPTR_WIDTH">ERF_FZ_EVQ_RPTR_WIDTH</dfn> 15</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/*</i></td></tr>
<tr><th id="130">130</th><td><i> * EVQ_RPTR_REG_16K(32bit):</i></td></tr>
<tr><th id="131">131</th><td><i> *</i></td></tr>
<tr><th id="132">132</th><td><i> */</i></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_16K_OFST" data-ref="_M/ER_FZ_EVQ_RPTR_REG_16K_OFST">ER_FZ_EVQ_RPTR_REG_16K_OFST</dfn> 0x00000400</u></td></tr>
<tr><th id="135">135</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_16K_STEP" data-ref="_M/ER_FZ_EVQ_RPTR_REG_16K_STEP">ER_FZ_EVQ_RPTR_REG_16K_STEP</dfn> 16384</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_16K_ROWS" data-ref="_M/ER_FZ_EVQ_RPTR_REG_16K_ROWS">ER_FZ_EVQ_RPTR_REG_16K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_RPTR_REG_16K_RESET" data-ref="_M/ER_FZ_EVQ_RPTR_REG_16K_RESET">ER_FZ_EVQ_RPTR_REG_16K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* defined as ERF_FZ_EVQ_RPTR_VLD_LBN 15; */</i></td></tr>
<tr><th id="142">142</th><td><i>/* defined as ERF_FZ_EVQ_RPTR_VLD_WIDTH 1 */</i></td></tr>
<tr><th id="143">143</th><td><i>/* defined as ERF_FZ_EVQ_RPTR_LBN 0; */</i></td></tr>
<tr><th id="144">144</th><td><i>/* defined as ERF_FZ_EVQ_RPTR_WIDTH 15 */</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/*</i></td></tr>
<tr><th id="148">148</th><td><i> * EVQ_TMR_REG_64K(32bit):</i></td></tr>
<tr><th id="149">149</th><td><i> *</i></td></tr>
<tr><th id="150">150</th><td><i> */</i></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_64K_OFST" data-ref="_M/ER_FZ_EVQ_TMR_REG_64K_OFST">ER_FZ_EVQ_TMR_REG_64K_OFST</dfn> 0x00000420</u></td></tr>
<tr><th id="153">153</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_64K_STEP" data-ref="_M/ER_FZ_EVQ_TMR_REG_64K_STEP">ER_FZ_EVQ_TMR_REG_64K_STEP</dfn> 65536</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_64K_ROWS" data-ref="_M/ER_FZ_EVQ_TMR_REG_64K_ROWS">ER_FZ_EVQ_TMR_REG_64K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_64K_RESET" data-ref="_M/ER_FZ_EVQ_TMR_REG_64K_RESET">ER_FZ_EVQ_TMR_REG_64K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TC_TMR_REL_VAL_LBN" data-ref="_M/ERF_FZ_TC_TMR_REL_VAL_LBN">ERF_FZ_TC_TMR_REL_VAL_LBN</dfn> 16</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TC_TMR_REL_VAL_WIDTH" data-ref="_M/ERF_FZ_TC_TMR_REL_VAL_WIDTH">ERF_FZ_TC_TMR_REL_VAL_WIDTH</dfn> 14</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TC_TIMER_MODE_LBN" data-ref="_M/ERF_FZ_TC_TIMER_MODE_LBN">ERF_FZ_TC_TIMER_MODE_LBN</dfn> 14</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TC_TIMER_MODE_WIDTH" data-ref="_M/ERF_FZ_TC_TIMER_MODE_WIDTH">ERF_FZ_TC_TIMER_MODE_WIDTH</dfn> 2</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TC_TIMER_VAL_LBN" data-ref="_M/ERF_FZ_TC_TIMER_VAL_LBN">ERF_FZ_TC_TIMER_VAL_LBN</dfn> 0</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TC_TIMER_VAL_WIDTH" data-ref="_M/ERF_FZ_TC_TIMER_VAL_WIDTH">ERF_FZ_TC_TIMER_VAL_WIDTH</dfn> 14</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/*</i></td></tr>
<tr><th id="168">168</th><td><i> * EVQ_TMR_REG_16K(32bit):</i></td></tr>
<tr><th id="169">169</th><td><i> *</i></td></tr>
<tr><th id="170">170</th><td><i> */</i></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_16K_OFST" data-ref="_M/ER_FZ_EVQ_TMR_REG_16K_OFST">ER_FZ_EVQ_TMR_REG_16K_OFST</dfn> 0x00000420</u></td></tr>
<tr><th id="173">173</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_16K_STEP" data-ref="_M/ER_FZ_EVQ_TMR_REG_16K_STEP">ER_FZ_EVQ_TMR_REG_16K_STEP</dfn> 16384</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_16K_ROWS" data-ref="_M/ER_FZ_EVQ_TMR_REG_16K_ROWS">ER_FZ_EVQ_TMR_REG_16K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_EVQ_TMR_REG_16K_RESET" data-ref="_M/ER_FZ_EVQ_TMR_REG_16K_RESET">ER_FZ_EVQ_TMR_REG_16K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* defined as ERF_FZ_TC_TMR_REL_VAL_LBN 16; */</i></td></tr>
<tr><th id="180">180</th><td><i>/* defined as ERF_FZ_TC_TMR_REL_VAL_WIDTH 14 */</i></td></tr>
<tr><th id="181">181</th><td><i>/* defined as ERF_FZ_TC_TIMER_MODE_LBN 14; */</i></td></tr>
<tr><th id="182">182</th><td><i>/* defined as ERF_FZ_TC_TIMER_MODE_WIDTH 2 */</i></td></tr>
<tr><th id="183">183</th><td><i>/* defined as ERF_FZ_TC_TIMER_VAL_LBN 0; */</i></td></tr>
<tr><th id="184">184</th><td><i>/* defined as ERF_FZ_TC_TIMER_VAL_WIDTH 14 */</i></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/*</i></td></tr>
<tr><th id="188">188</th><td><i> * EVQ_TMR_REG(32bit):</i></td></tr>
<tr><th id="189">189</th><td><i> *</i></td></tr>
<tr><th id="190">190</th><td><i> */</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_TMR_REG_OFST" data-ref="_M/ER_DZ_EVQ_TMR_REG_OFST">ER_DZ_EVQ_TMR_REG_OFST</dfn> 0x00000420</u></td></tr>
<tr><th id="193">193</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_TMR_REG_STEP" data-ref="_M/ER_DZ_EVQ_TMR_REG_STEP">ER_DZ_EVQ_TMR_REG_STEP</dfn> 8192</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_TMR_REG_ROWS" data-ref="_M/ER_DZ_EVQ_TMR_REG_ROWS">ER_DZ_EVQ_TMR_REG_ROWS</dfn> 2048</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_EVQ_TMR_REG_RESET" data-ref="_M/ER_DZ_EVQ_TMR_REG_RESET">ER_DZ_EVQ_TMR_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* defined as ERF_FZ_TC_TMR_REL_VAL_LBN 16; */</i></td></tr>
<tr><th id="200">200</th><td><i>/* defined as ERF_FZ_TC_TMR_REL_VAL_WIDTH 14 */</i></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TC_TIMER_MODE_LBN" data-ref="_M/ERF_DZ_TC_TIMER_MODE_LBN">ERF_DZ_TC_TIMER_MODE_LBN</dfn> 14</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TC_TIMER_MODE_WIDTH" data-ref="_M/ERF_DZ_TC_TIMER_MODE_WIDTH">ERF_DZ_TC_TIMER_MODE_WIDTH</dfn> 2</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TC_TIMER_VAL_LBN" data-ref="_M/ERF_DZ_TC_TIMER_VAL_LBN">ERF_DZ_TC_TIMER_VAL_LBN</dfn> 0</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TC_TIMER_VAL_WIDTH" data-ref="_M/ERF_DZ_TC_TIMER_VAL_WIDTH">ERF_DZ_TC_TIMER_VAL_WIDTH</dfn> 14</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/*</i></td></tr>
<tr><th id="208">208</th><td><i> * RX_DESC_UPD_REG_16K(32bit):</i></td></tr>
<tr><th id="209">209</th><td><i> *</i></td></tr>
<tr><th id="210">210</th><td><i> */</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_16K_OFST" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_16K_OFST">ER_FZ_RX_DESC_UPD_REG_16K_OFST</dfn> 0x00000830</u></td></tr>
<tr><th id="213">213</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_16K_STEP" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_16K_STEP">ER_FZ_RX_DESC_UPD_REG_16K_STEP</dfn> 16384</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_16K_ROWS" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_16K_ROWS">ER_FZ_RX_DESC_UPD_REG_16K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_16K_RESET" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_16K_RESET">ER_FZ_RX_DESC_UPD_REG_16K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_RX_DESC_WPTR_LBN" data-ref="_M/ERF_FZ_RX_DESC_WPTR_LBN">ERF_FZ_RX_DESC_WPTR_LBN</dfn> 0</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_RX_DESC_WPTR_WIDTH" data-ref="_M/ERF_FZ_RX_DESC_WPTR_WIDTH">ERF_FZ_RX_DESC_WPTR_WIDTH</dfn> 12</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/*</i></td></tr>
<tr><th id="224">224</th><td><i> * RX_DESC_UPD_REG(32bit):</i></td></tr>
<tr><th id="225">225</th><td><i> *</i></td></tr>
<tr><th id="226">226</th><td><i> */</i></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_RX_DESC_UPD_REG_OFST" data-ref="_M/ER_DZ_RX_DESC_UPD_REG_OFST">ER_DZ_RX_DESC_UPD_REG_OFST</dfn> 0x00000830</u></td></tr>
<tr><th id="229">229</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_RX_DESC_UPD_REG_STEP" data-ref="_M/ER_DZ_RX_DESC_UPD_REG_STEP">ER_DZ_RX_DESC_UPD_REG_STEP</dfn> 8192</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_RX_DESC_UPD_REG_ROWS" data-ref="_M/ER_DZ_RX_DESC_UPD_REG_ROWS">ER_DZ_RX_DESC_UPD_REG_ROWS</dfn> 2048</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_RX_DESC_UPD_REG_RESET" data-ref="_M/ER_DZ_RX_DESC_UPD_REG_RESET">ER_DZ_RX_DESC_UPD_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_WPTR_LBN" data-ref="_M/ERF_DZ_RX_DESC_WPTR_LBN">ERF_DZ_RX_DESC_WPTR_LBN</dfn> 0</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_WPTR_WIDTH" data-ref="_M/ERF_DZ_RX_DESC_WPTR_WIDTH">ERF_DZ_RX_DESC_WPTR_WIDTH</dfn> 12</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>/*</i></td></tr>
<tr><th id="240">240</th><td><i> * RX_DESC_UPD_REG_64K(32bit):</i></td></tr>
<tr><th id="241">241</th><td><i> *</i></td></tr>
<tr><th id="242">242</th><td><i> */</i></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_64K_OFST" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_64K_OFST">ER_FZ_RX_DESC_UPD_REG_64K_OFST</dfn> 0x00000830</u></td></tr>
<tr><th id="245">245</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_64K_STEP" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_64K_STEP">ER_FZ_RX_DESC_UPD_REG_64K_STEP</dfn> 65536</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_64K_ROWS" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_64K_ROWS">ER_FZ_RX_DESC_UPD_REG_64K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_RX_DESC_UPD_REG_64K_RESET" data-ref="_M/ER_FZ_RX_DESC_UPD_REG_64K_RESET">ER_FZ_RX_DESC_UPD_REG_64K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* defined as ERF_FZ_RX_DESC_WPTR_LBN 0; */</i></td></tr>
<tr><th id="252">252</th><td><i>/* defined as ERF_FZ_RX_DESC_WPTR_WIDTH 12 */</i></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i>/*</i></td></tr>
<tr><th id="256">256</th><td><i> * TX_DESC_UPD_REG_64K(96bit):</i></td></tr>
<tr><th id="257">257</th><td><i> *</i></td></tr>
<tr><th id="258">258</th><td><i> */</i></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_64K_OFST" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_64K_OFST">ER_FZ_TX_DESC_UPD_REG_64K_OFST</dfn> 0x00000a10</u></td></tr>
<tr><th id="261">261</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_64K_STEP" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_64K_STEP">ER_FZ_TX_DESC_UPD_REG_64K_STEP</dfn> 65536</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_64K_ROWS" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_64K_ROWS">ER_FZ_TX_DESC_UPD_REG_64K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_64K_RESET" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_64K_RESET">ER_FZ_TX_DESC_UPD_REG_64K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_RSVD_LBN" data-ref="_M/ERF_FZ_RSVD_LBN">ERF_FZ_RSVD_LBN</dfn> 76</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_RSVD_WIDTH" data-ref="_M/ERF_FZ_RSVD_WIDTH">ERF_FZ_RSVD_WIDTH</dfn> 20</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TX_DESC_WPTR_LBN" data-ref="_M/ERF_FZ_TX_DESC_WPTR_LBN">ERF_FZ_TX_DESC_WPTR_LBN</dfn> 64</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TX_DESC_WPTR_WIDTH" data-ref="_M/ERF_FZ_TX_DESC_WPTR_WIDTH">ERF_FZ_TX_DESC_WPTR_WIDTH</dfn> 12</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TX_DESC_HWORD_LBN" data-ref="_M/ERF_FZ_TX_DESC_HWORD_LBN">ERF_FZ_TX_DESC_HWORD_LBN</dfn> 32</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TX_DESC_HWORD_WIDTH" data-ref="_M/ERF_FZ_TX_DESC_HWORD_WIDTH">ERF_FZ_TX_DESC_HWORD_WIDTH</dfn> 32</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TX_DESC_LWORD_LBN" data-ref="_M/ERF_FZ_TX_DESC_LWORD_LBN">ERF_FZ_TX_DESC_LWORD_LBN</dfn> 0</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/ERF_FZ_TX_DESC_LWORD_WIDTH" data-ref="_M/ERF_FZ_TX_DESC_LWORD_WIDTH">ERF_FZ_TX_DESC_LWORD_WIDTH</dfn> 32</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>/*</i></td></tr>
<tr><th id="278">278</th><td><i> * TX_DESC_UPD_REG_16K(96bit):</i></td></tr>
<tr><th id="279">279</th><td><i> *</i></td></tr>
<tr><th id="280">280</th><td><i> */</i></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_16K_OFST" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_16K_OFST">ER_FZ_TX_DESC_UPD_REG_16K_OFST</dfn> 0x00000a10</u></td></tr>
<tr><th id="283">283</th><td><i>/* medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_16K_STEP" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_16K_STEP">ER_FZ_TX_DESC_UPD_REG_16K_STEP</dfn> 16384</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_16K_ROWS" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_16K_ROWS">ER_FZ_TX_DESC_UPD_REG_16K_ROWS</dfn> 2048</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/ER_FZ_TX_DESC_UPD_REG_16K_RESET" data-ref="_M/ER_FZ_TX_DESC_UPD_REG_16K_RESET">ER_FZ_TX_DESC_UPD_REG_16K_RESET</dfn> 0x0</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/* defined as ERF_FZ_RSVD_LBN 76; */</i></td></tr>
<tr><th id="290">290</th><td><i>/* defined as ERF_FZ_RSVD_WIDTH 20 */</i></td></tr>
<tr><th id="291">291</th><td><i>/* defined as ERF_FZ_TX_DESC_WPTR_LBN 64; */</i></td></tr>
<tr><th id="292">292</th><td><i>/* defined as ERF_FZ_TX_DESC_WPTR_WIDTH 12 */</i></td></tr>
<tr><th id="293">293</th><td><i>/* defined as ERF_FZ_TX_DESC_HWORD_LBN 32; */</i></td></tr>
<tr><th id="294">294</th><td><i>/* defined as ERF_FZ_TX_DESC_HWORD_WIDTH 32 */</i></td></tr>
<tr><th id="295">295</th><td><i>/* defined as ERF_FZ_TX_DESC_LWORD_LBN 0; */</i></td></tr>
<tr><th id="296">296</th><td><i>/* defined as ERF_FZ_TX_DESC_LWORD_WIDTH 32 */</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/*</i></td></tr>
<tr><th id="300">300</th><td><i> * TX_DESC_UPD_REG(96bit):</i></td></tr>
<tr><th id="301">301</th><td><i> *</i></td></tr>
<tr><th id="302">302</th><td><i> */</i></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_TX_DESC_UPD_REG_OFST" data-ref="_M/ER_DZ_TX_DESC_UPD_REG_OFST">ER_DZ_TX_DESC_UPD_REG_OFST</dfn> 0x00000a10</u></td></tr>
<tr><th id="305">305</th><td><i>/* hunta0,medforda0,medford2a0=pf_dbell_bar */</i></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_TX_DESC_UPD_REG_STEP" data-ref="_M/ER_DZ_TX_DESC_UPD_REG_STEP">ER_DZ_TX_DESC_UPD_REG_STEP</dfn> 8192</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_TX_DESC_UPD_REG_ROWS" data-ref="_M/ER_DZ_TX_DESC_UPD_REG_ROWS">ER_DZ_TX_DESC_UPD_REG_ROWS</dfn> 2048</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/ER_DZ_TX_DESC_UPD_REG_RESET" data-ref="_M/ER_DZ_TX_DESC_UPD_REG_RESET">ER_DZ_TX_DESC_UPD_REG_RESET</dfn> 0x0</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RSVD_LBN" data-ref="_M/ERF_DZ_RSVD_LBN">ERF_DZ_RSVD_LBN</dfn> 76</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RSVD_WIDTH" data-ref="_M/ERF_DZ_RSVD_WIDTH">ERF_DZ_RSVD_WIDTH</dfn> 20</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TX_DESC_WPTR_LBN" data-ref="_M/ERF_DZ_TX_DESC_WPTR_LBN">ERF_DZ_TX_DESC_WPTR_LBN</dfn> 64</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TX_DESC_WPTR_WIDTH" data-ref="_M/ERF_DZ_TX_DESC_WPTR_WIDTH">ERF_DZ_TX_DESC_WPTR_WIDTH</dfn> 12</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TX_DESC_HWORD_LBN" data-ref="_M/ERF_DZ_TX_DESC_HWORD_LBN">ERF_DZ_TX_DESC_HWORD_LBN</dfn> 32</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TX_DESC_HWORD_WIDTH" data-ref="_M/ERF_DZ_TX_DESC_HWORD_WIDTH">ERF_DZ_TX_DESC_HWORD_WIDTH</dfn> 32</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TX_DESC_LWORD_LBN" data-ref="_M/ERF_DZ_TX_DESC_LWORD_LBN">ERF_DZ_TX_DESC_LWORD_LBN</dfn> 0</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_TX_DESC_LWORD_WIDTH" data-ref="_M/ERF_DZ_TX_DESC_LWORD_WIDTH">ERF_DZ_TX_DESC_LWORD_WIDTH</dfn> 32</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* ES_DRIVER_EV */</i></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_CODE_LBN" data-ref="_M/ESF_DZ_DRV_CODE_LBN">ESF_DZ_DRV_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_CODE_WIDTH" data-ref="_M/ESF_DZ_DRV_CODE_WIDTH">ESF_DZ_DRV_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_CODE_LBN" data-ref="_M/ESF_DZ_DRV_SUB_CODE_LBN">ESF_DZ_DRV_SUB_CODE_LBN</dfn> 56</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_CODE_WIDTH" data-ref="_M/ESF_DZ_DRV_SUB_CODE_WIDTH">ESF_DZ_DRV_SUB_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_DRV_TIMER_EV" data-ref="_M/ESE_DZ_DRV_TIMER_EV">ESE_DZ_DRV_TIMER_EV</dfn> 3</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_DRV_START_UP_EV" data-ref="_M/ESE_DZ_DRV_START_UP_EV">ESE_DZ_DRV_START_UP_EV</dfn> 2</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_DRV_WAKE_UP_EV" data-ref="_M/ESE_DZ_DRV_WAKE_UP_EV">ESE_DZ_DRV_WAKE_UP_EV</dfn> 1</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_DATA_DW0_LBN" data-ref="_M/ESF_DZ_DRV_SUB_DATA_DW0_LBN">ESF_DZ_DRV_SUB_DATA_DW0_LBN</dfn> 0</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_DATA_DW0_WIDTH" data-ref="_M/ESF_DZ_DRV_SUB_DATA_DW0_WIDTH">ESF_DZ_DRV_SUB_DATA_DW0_WIDTH</dfn> 32</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_DATA_DW1_LBN" data-ref="_M/ESF_DZ_DRV_SUB_DATA_DW1_LBN">ESF_DZ_DRV_SUB_DATA_DW1_LBN</dfn> 32</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_DATA_DW1_WIDTH" data-ref="_M/ESF_DZ_DRV_SUB_DATA_DW1_WIDTH">ESF_DZ_DRV_SUB_DATA_DW1_WIDTH</dfn> 24</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_DATA_LBN" data-ref="_M/ESF_DZ_DRV_SUB_DATA_LBN">ESF_DZ_DRV_SUB_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_SUB_DATA_WIDTH" data-ref="_M/ESF_DZ_DRV_SUB_DATA_WIDTH">ESF_DZ_DRV_SUB_DATA_WIDTH</dfn> 56</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_EVQ_ID_LBN" data-ref="_M/ESF_DZ_DRV_EVQ_ID_LBN">ESF_DZ_DRV_EVQ_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_EVQ_ID_WIDTH" data-ref="_M/ESF_DZ_DRV_EVQ_ID_WIDTH">ESF_DZ_DRV_EVQ_ID_WIDTH</dfn> 14</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_TMR_ID_LBN" data-ref="_M/ESF_DZ_DRV_TMR_ID_LBN">ESF_DZ_DRV_TMR_ID_LBN</dfn> 0</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_DRV_TMR_ID_WIDTH" data-ref="_M/ESF_DZ_DRV_TMR_ID_WIDTH">ESF_DZ_DRV_TMR_ID_WIDTH</dfn> 14</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i>/* ES_EVENT_ENTRY */</i></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_CODE_LBN" data-ref="_M/ESF_DZ_EV_CODE_LBN">ESF_DZ_EV_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_CODE_WIDTH" data-ref="_M/ESF_DZ_EV_CODE_WIDTH">ESF_DZ_EV_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_EV_CODE_MCDI_EV" data-ref="_M/ESE_DZ_EV_CODE_MCDI_EV">ESE_DZ_EV_CODE_MCDI_EV</dfn> 12</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_EV_CODE_DRIVER_EV" data-ref="_M/ESE_DZ_EV_CODE_DRIVER_EV">ESE_DZ_EV_CODE_DRIVER_EV</dfn> 5</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_EV_CODE_TX_EV" data-ref="_M/ESE_DZ_EV_CODE_TX_EV">ESE_DZ_EV_CODE_TX_EV</dfn> 2</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_EV_CODE_RX_EV" data-ref="_M/ESE_DZ_EV_CODE_RX_EV">ESE_DZ_EV_CODE_RX_EV</dfn> 0</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_OTHER" data-ref="_M/ESE_DZ_OTHER">ESE_DZ_OTHER</dfn> other</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_DATA_DW0_LBN" data-ref="_M/ESF_DZ_EV_DATA_DW0_LBN">ESF_DZ_EV_DATA_DW0_LBN</dfn> 0</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_DATA_DW0_WIDTH" data-ref="_M/ESF_DZ_EV_DATA_DW0_WIDTH">ESF_DZ_EV_DATA_DW0_WIDTH</dfn> 32</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_DATA_DW1_LBN" data-ref="_M/ESF_DZ_EV_DATA_DW1_LBN">ESF_DZ_EV_DATA_DW1_LBN</dfn> 32</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_DATA_DW1_WIDTH" data-ref="_M/ESF_DZ_EV_DATA_DW1_WIDTH">ESF_DZ_EV_DATA_DW1_WIDTH</dfn> 28</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_DATA_LBN" data-ref="_M/ESF_DZ_EV_DATA_LBN">ESF_DZ_EV_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_EV_DATA_WIDTH" data-ref="_M/ESF_DZ_EV_DATA_WIDTH">ESF_DZ_EV_DATA_WIDTH</dfn> 60</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i>/* ES_MC_EVENT */</i></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_CODE_LBN" data-ref="_M/ESF_DZ_MC_CODE_LBN">ESF_DZ_MC_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_CODE_WIDTH" data-ref="_M/ESF_DZ_MC_CODE_WIDTH">ESF_DZ_MC_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_OVERRIDE_HOLDOFF_LBN" data-ref="_M/ESF_DZ_MC_OVERRIDE_HOLDOFF_LBN">ESF_DZ_MC_OVERRIDE_HOLDOFF_LBN</dfn> 59</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_OVERRIDE_HOLDOFF_WIDTH" data-ref="_M/ESF_DZ_MC_OVERRIDE_HOLDOFF_WIDTH">ESF_DZ_MC_OVERRIDE_HOLDOFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_DROP_EVENT_LBN" data-ref="_M/ESF_DZ_MC_DROP_EVENT_LBN">ESF_DZ_MC_DROP_EVENT_LBN</dfn> 58</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_DROP_EVENT_WIDTH" data-ref="_M/ESF_DZ_MC_DROP_EVENT_WIDTH">ESF_DZ_MC_DROP_EVENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_SOFT_DW0_LBN" data-ref="_M/ESF_DZ_MC_SOFT_DW0_LBN">ESF_DZ_MC_SOFT_DW0_LBN</dfn> 0</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_SOFT_DW0_WIDTH" data-ref="_M/ESF_DZ_MC_SOFT_DW0_WIDTH">ESF_DZ_MC_SOFT_DW0_WIDTH</dfn> 32</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_SOFT_DW1_LBN" data-ref="_M/ESF_DZ_MC_SOFT_DW1_LBN">ESF_DZ_MC_SOFT_DW1_LBN</dfn> 32</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_SOFT_DW1_WIDTH" data-ref="_M/ESF_DZ_MC_SOFT_DW1_WIDTH">ESF_DZ_MC_SOFT_DW1_WIDTH</dfn> 26</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_SOFT_LBN" data-ref="_M/ESF_DZ_MC_SOFT_LBN">ESF_DZ_MC_SOFT_LBN</dfn> 0</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_MC_SOFT_WIDTH" data-ref="_M/ESF_DZ_MC_SOFT_WIDTH">ESF_DZ_MC_SOFT_WIDTH</dfn> 58</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* ES_RX_EVENT */</i></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CODE_LBN" data-ref="_M/ESF_DZ_RX_CODE_LBN">ESF_DZ_RX_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CODE_WIDTH" data-ref="_M/ESF_DZ_RX_CODE_WIDTH">ESF_DZ_RX_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_OVERRIDE_HOLDOFF_LBN" data-ref="_M/ESF_DZ_RX_OVERRIDE_HOLDOFF_LBN">ESF_DZ_RX_OVERRIDE_HOLDOFF_LBN</dfn> 59</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_OVERRIDE_HOLDOFF_WIDTH" data-ref="_M/ESF_DZ_RX_OVERRIDE_HOLDOFF_WIDTH">ESF_DZ_RX_OVERRIDE_HOLDOFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_DROP_EVENT_LBN" data-ref="_M/ESF_DZ_RX_DROP_EVENT_LBN">ESF_DZ_RX_DROP_EVENT_LBN</dfn> 58</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_DROP_EVENT_WIDTH" data-ref="_M/ESF_DZ_RX_DROP_EVENT_WIDTH">ESF_DZ_RX_DROP_EVENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_RX_EV_RSVD2_LBN" data-ref="_M/ESF_DD_RX_EV_RSVD2_LBN">ESF_DD_RX_EV_RSVD2_LBN</dfn> 54</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_RX_EV_RSVD2_WIDTH" data-ref="_M/ESF_DD_RX_EV_RSVD2_WIDTH">ESF_DD_RX_EV_RSVD2_WIDTH</dfn> 4</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_LBN" data-ref="_M/ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_LBN">ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_LBN</dfn> 57</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_WIDTH" data-ref="_M/ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_WIDTH">ESF_EZ_RX_TCP_UDP_INNER_CHKSUM_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_IP_INNER_CHKSUM_ERR_LBN" data-ref="_M/ESF_EZ_RX_IP_INNER_CHKSUM_ERR_LBN">ESF_EZ_RX_IP_INNER_CHKSUM_ERR_LBN</dfn> 56</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_IP_INNER_CHKSUM_ERR_WIDTH" data-ref="_M/ESF_EZ_RX_IP_INNER_CHKSUM_ERR_WIDTH">ESF_EZ_RX_IP_INNER_CHKSUM_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_EV_RSVD2_LBN" data-ref="_M/ESF_EZ_RX_EV_RSVD2_LBN">ESF_EZ_RX_EV_RSVD2_LBN</dfn> 54</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_EV_RSVD2_WIDTH" data-ref="_M/ESF_EZ_RX_EV_RSVD2_WIDTH">ESF_EZ_RX_EV_RSVD2_WIDTH</dfn> 2</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_EV_SOFT2_LBN" data-ref="_M/ESF_DZ_RX_EV_SOFT2_LBN">ESF_DZ_RX_EV_SOFT2_LBN</dfn> 52</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_EV_SOFT2_WIDTH" data-ref="_M/ESF_DZ_RX_EV_SOFT2_WIDTH">ESF_DZ_RX_EV_SOFT2_WIDTH</dfn> 2</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_DSC_PTR_LBITS_LBN" data-ref="_M/ESF_DZ_RX_DSC_PTR_LBITS_LBN">ESF_DZ_RX_DSC_PTR_LBITS_LBN</dfn> 48</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_DSC_PTR_LBITS_WIDTH" data-ref="_M/ESF_DZ_RX_DSC_PTR_LBITS_WIDTH">ESF_DZ_RX_DSC_PTR_LBITS_WIDTH</dfn> 4</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/ESF_DE_RX_L4_CLASS_LBN" data-ref="_M/ESF_DE_RX_L4_CLASS_LBN">ESF_DE_RX_L4_CLASS_LBN</dfn> 45</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/ESF_DE_RX_L4_CLASS_WIDTH" data-ref="_M/ESF_DE_RX_L4_CLASS_WIDTH">ESF_DE_RX_L4_CLASS_WIDTH</dfn> 3</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_RSVD7" data-ref="_M/ESE_DE_L4_CLASS_RSVD7">ESE_DE_L4_CLASS_RSVD7</dfn> 7</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_RSVD6" data-ref="_M/ESE_DE_L4_CLASS_RSVD6">ESE_DE_L4_CLASS_RSVD6</dfn> 6</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_RSVD5" data-ref="_M/ESE_DE_L4_CLASS_RSVD5">ESE_DE_L4_CLASS_RSVD5</dfn> 5</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_RSVD4" data-ref="_M/ESE_DE_L4_CLASS_RSVD4">ESE_DE_L4_CLASS_RSVD4</dfn> 4</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_RSVD3" data-ref="_M/ESE_DE_L4_CLASS_RSVD3">ESE_DE_L4_CLASS_RSVD3</dfn> 3</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_UDP" data-ref="_M/ESE_DE_L4_CLASS_UDP">ESE_DE_L4_CLASS_UDP</dfn> 2</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_TCP" data-ref="_M/ESE_DE_L4_CLASS_TCP">ESE_DE_L4_CLASS_TCP</dfn> 1</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/ESE_DE_L4_CLASS_UNKNOWN" data-ref="_M/ESE_DE_L4_CLASS_UNKNOWN">ESE_DE_L4_CLASS_UNKNOWN</dfn> 0</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/ESF_FZ_RX_FASTPD_INDCTR_LBN" data-ref="_M/ESF_FZ_RX_FASTPD_INDCTR_LBN">ESF_FZ_RX_FASTPD_INDCTR_LBN</dfn> 47</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/ESF_FZ_RX_FASTPD_INDCTR_WIDTH" data-ref="_M/ESF_FZ_RX_FASTPD_INDCTR_WIDTH">ESF_FZ_RX_FASTPD_INDCTR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/ESF_FZ_RX_L4_CLASS_LBN" data-ref="_M/ESF_FZ_RX_L4_CLASS_LBN">ESF_FZ_RX_L4_CLASS_LBN</dfn> 45</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/ESF_FZ_RX_L4_CLASS_WIDTH" data-ref="_M/ESF_FZ_RX_L4_CLASS_WIDTH">ESF_FZ_RX_L4_CLASS_WIDTH</dfn> 2</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/ESE_FZ_L4_CLASS_RSVD3" data-ref="_M/ESE_FZ_L4_CLASS_RSVD3">ESE_FZ_L4_CLASS_RSVD3</dfn> 3</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/ESE_FZ_L4_CLASS_UDP" data-ref="_M/ESE_FZ_L4_CLASS_UDP">ESE_FZ_L4_CLASS_UDP</dfn> 2</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/ESE_FZ_L4_CLASS_TCP" data-ref="_M/ESE_FZ_L4_CLASS_TCP">ESE_FZ_L4_CLASS_TCP</dfn> 1</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/ESE_FZ_L4_CLASS_UNKNOWN" data-ref="_M/ESE_FZ_L4_CLASS_UNKNOWN">ESE_FZ_L4_CLASS_UNKNOWN</dfn> 0</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_L3_CLASS_LBN" data-ref="_M/ESF_DZ_RX_L3_CLASS_LBN">ESF_DZ_RX_L3_CLASS_LBN</dfn> 42</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_L3_CLASS_WIDTH" data-ref="_M/ESF_DZ_RX_L3_CLASS_WIDTH">ESF_DZ_RX_L3_CLASS_WIDTH</dfn> 3</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_RSVD7" data-ref="_M/ESE_DZ_L3_CLASS_RSVD7">ESE_DZ_L3_CLASS_RSVD7</dfn> 7</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_IP6_FRAG" data-ref="_M/ESE_DZ_L3_CLASS_IP6_FRAG">ESE_DZ_L3_CLASS_IP6_FRAG</dfn> 6</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_ARP" data-ref="_M/ESE_DZ_L3_CLASS_ARP">ESE_DZ_L3_CLASS_ARP</dfn> 5</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_IP4_FRAG" data-ref="_M/ESE_DZ_L3_CLASS_IP4_FRAG">ESE_DZ_L3_CLASS_IP4_FRAG</dfn> 4</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_FCOE" data-ref="_M/ESE_DZ_L3_CLASS_FCOE">ESE_DZ_L3_CLASS_FCOE</dfn> 3</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_IP6" data-ref="_M/ESE_DZ_L3_CLASS_IP6">ESE_DZ_L3_CLASS_IP6</dfn> 2</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_IP4" data-ref="_M/ESE_DZ_L3_CLASS_IP4">ESE_DZ_L3_CLASS_IP4</dfn> 1</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_L3_CLASS_UNKNOWN" data-ref="_M/ESE_DZ_L3_CLASS_UNKNOWN">ESE_DZ_L3_CLASS_UNKNOWN</dfn> 0</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ETH_TAG_CLASS_LBN" data-ref="_M/ESF_DZ_RX_ETH_TAG_CLASS_LBN">ESF_DZ_RX_ETH_TAG_CLASS_LBN</dfn> 39</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ETH_TAG_CLASS_WIDTH" data-ref="_M/ESF_DZ_RX_ETH_TAG_CLASS_WIDTH">ESF_DZ_RX_ETH_TAG_CLASS_WIDTH</dfn> 3</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_RSVD7" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_RSVD7">ESE_DZ_ETH_TAG_CLASS_RSVD7</dfn> 7</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_RSVD6" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_RSVD6">ESE_DZ_ETH_TAG_CLASS_RSVD6</dfn> 6</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_RSVD5" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_RSVD5">ESE_DZ_ETH_TAG_CLASS_RSVD5</dfn> 5</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_RSVD4" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_RSVD4">ESE_DZ_ETH_TAG_CLASS_RSVD4</dfn> 4</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_RSVD3" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_RSVD3">ESE_DZ_ETH_TAG_CLASS_RSVD3</dfn> 3</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_VLAN2" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_VLAN2">ESE_DZ_ETH_TAG_CLASS_VLAN2</dfn> 2</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_VLAN1" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_VLAN1">ESE_DZ_ETH_TAG_CLASS_VLAN1</dfn> 1</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_TAG_CLASS_NONE" data-ref="_M/ESE_DZ_ETH_TAG_CLASS_NONE">ESE_DZ_ETH_TAG_CLASS_NONE</dfn> 0</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ETH_BASE_CLASS_LBN" data-ref="_M/ESF_DZ_RX_ETH_BASE_CLASS_LBN">ESF_DZ_RX_ETH_BASE_CLASS_LBN</dfn> 36</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ETH_BASE_CLASS_WIDTH" data-ref="_M/ESF_DZ_RX_ETH_BASE_CLASS_WIDTH">ESF_DZ_RX_ETH_BASE_CLASS_WIDTH</dfn> 3</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_BASE_CLASS_LLC_SNAP" data-ref="_M/ESE_DZ_ETH_BASE_CLASS_LLC_SNAP">ESE_DZ_ETH_BASE_CLASS_LLC_SNAP</dfn> 2</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_BASE_CLASS_LLC" data-ref="_M/ESE_DZ_ETH_BASE_CLASS_LLC">ESE_DZ_ETH_BASE_CLASS_LLC</dfn> 1</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_ETH_BASE_CLASS_ETH2" data-ref="_M/ESE_DZ_ETH_BASE_CLASS_ETH2">ESE_DZ_ETH_BASE_CLASS_ETH2</dfn> 0</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_MAC_CLASS_LBN" data-ref="_M/ESF_DZ_RX_MAC_CLASS_LBN">ESF_DZ_RX_MAC_CLASS_LBN</dfn> 35</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_MAC_CLASS_WIDTH" data-ref="_M/ESF_DZ_RX_MAC_CLASS_WIDTH">ESF_DZ_RX_MAC_CLASS_WIDTH</dfn> 1</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_MAC_CLASS_MCAST" data-ref="_M/ESE_DZ_MAC_CLASS_MCAST">ESE_DZ_MAC_CLASS_MCAST</dfn> 1</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_MAC_CLASS_UCAST" data-ref="_M/ESE_DZ_MAC_CLASS_UCAST">ESE_DZ_MAC_CLASS_UCAST</dfn> 0</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_RX_EV_SOFT1_LBN" data-ref="_M/ESF_DD_RX_EV_SOFT1_LBN">ESF_DD_RX_EV_SOFT1_LBN</dfn> 32</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_RX_EV_SOFT1_WIDTH" data-ref="_M/ESF_DD_RX_EV_SOFT1_WIDTH">ESF_DD_RX_EV_SOFT1_WIDTH</dfn> 3</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_EV_SOFT1_LBN" data-ref="_M/ESF_EZ_RX_EV_SOFT1_LBN">ESF_EZ_RX_EV_SOFT1_LBN</dfn> 34</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_EV_SOFT1_WIDTH" data-ref="_M/ESF_EZ_RX_EV_SOFT1_WIDTH">ESF_EZ_RX_EV_SOFT1_WIDTH</dfn> 1</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_ENCAP_HDR_LBN" data-ref="_M/ESF_EZ_RX_ENCAP_HDR_LBN">ESF_EZ_RX_ENCAP_HDR_LBN</dfn> 32</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_ENCAP_HDR_WIDTH" data-ref="_M/ESF_EZ_RX_ENCAP_HDR_WIDTH">ESF_EZ_RX_ENCAP_HDR_WIDTH</dfn> 2</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/ESE_EZ_ENCAP_HDR_GRE" data-ref="_M/ESE_EZ_ENCAP_HDR_GRE">ESE_EZ_ENCAP_HDR_GRE</dfn> 2</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/ESE_EZ_ENCAP_HDR_VXLAN" data-ref="_M/ESE_EZ_ENCAP_HDR_VXLAN">ESE_EZ_ENCAP_HDR_VXLAN</dfn> 1</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/ESE_EZ_ENCAP_HDR_NONE" data-ref="_M/ESE_EZ_ENCAP_HDR_NONE">ESE_EZ_ENCAP_HDR_NONE</dfn> 0</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_RX_EV_RSVD1_LBN" data-ref="_M/ESF_DD_RX_EV_RSVD1_LBN">ESF_DD_RX_EV_RSVD1_LBN</dfn> 30</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_RX_EV_RSVD1_WIDTH" data-ref="_M/ESF_DD_RX_EV_RSVD1_WIDTH">ESF_DD_RX_EV_RSVD1_WIDTH</dfn> 2</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_EV_RSVD1_LBN" data-ref="_M/ESF_EZ_RX_EV_RSVD1_LBN">ESF_EZ_RX_EV_RSVD1_LBN</dfn> 31</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_EV_RSVD1_WIDTH" data-ref="_M/ESF_EZ_RX_EV_RSVD1_WIDTH">ESF_EZ_RX_EV_RSVD1_WIDTH</dfn> 1</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_ABORT_LBN" data-ref="_M/ESF_EZ_RX_ABORT_LBN">ESF_EZ_RX_ABORT_LBN</dfn> 30</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_RX_ABORT_WIDTH" data-ref="_M/ESF_EZ_RX_ABORT_WIDTH">ESF_EZ_RX_ABORT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ECC_ERR_LBN" data-ref="_M/ESF_DZ_RX_ECC_ERR_LBN">ESF_DZ_RX_ECC_ERR_LBN</dfn> 29</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ECC_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_ECC_ERR_WIDTH">ESF_DZ_RX_ECC_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_TRUNC_ERR_LBN" data-ref="_M/ESF_DZ_RX_TRUNC_ERR_LBN">ESF_DZ_RX_TRUNC_ERR_LBN</dfn> 29</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_TRUNC_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_TRUNC_ERR_WIDTH">ESF_DZ_RX_TRUNC_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CRC1_ERR_LBN" data-ref="_M/ESF_DZ_RX_CRC1_ERR_LBN">ESF_DZ_RX_CRC1_ERR_LBN</dfn> 28</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CRC1_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_CRC1_ERR_WIDTH">ESF_DZ_RX_CRC1_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CRC0_ERR_LBN" data-ref="_M/ESF_DZ_RX_CRC0_ERR_LBN">ESF_DZ_RX_CRC0_ERR_LBN</dfn> 27</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CRC0_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_CRC0_ERR_WIDTH">ESF_DZ_RX_CRC0_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_TCPUDP_CKSUM_ERR_LBN" data-ref="_M/ESF_DZ_RX_TCPUDP_CKSUM_ERR_LBN">ESF_DZ_RX_TCPUDP_CKSUM_ERR_LBN</dfn> 26</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_TCPUDP_CKSUM_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_TCPUDP_CKSUM_ERR_WIDTH">ESF_DZ_RX_TCPUDP_CKSUM_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_IPCKSUM_ERR_LBN" data-ref="_M/ESF_DZ_RX_IPCKSUM_ERR_LBN">ESF_DZ_RX_IPCKSUM_ERR_LBN</dfn> 25</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_IPCKSUM_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_IPCKSUM_ERR_WIDTH">ESF_DZ_RX_IPCKSUM_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ECRC_ERR_LBN" data-ref="_M/ESF_DZ_RX_ECRC_ERR_LBN">ESF_DZ_RX_ECRC_ERR_LBN</dfn> 24</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_ECRC_ERR_WIDTH" data-ref="_M/ESF_DZ_RX_ECRC_ERR_WIDTH">ESF_DZ_RX_ECRC_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_QLABEL_LBN" data-ref="_M/ESF_DZ_RX_QLABEL_LBN">ESF_DZ_RX_QLABEL_LBN</dfn> 16</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_QLABEL_WIDTH" data-ref="_M/ESF_DZ_RX_QLABEL_WIDTH">ESF_DZ_RX_QLABEL_WIDTH</dfn> 5</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_PARSE_INCOMPLETE_LBN" data-ref="_M/ESF_DZ_RX_PARSE_INCOMPLETE_LBN">ESF_DZ_RX_PARSE_INCOMPLETE_LBN</dfn> 15</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_PARSE_INCOMPLETE_WIDTH" data-ref="_M/ESF_DZ_RX_PARSE_INCOMPLETE_WIDTH">ESF_DZ_RX_PARSE_INCOMPLETE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CONT_LBN" data-ref="_M/ESF_DZ_RX_CONT_LBN">ESF_DZ_RX_CONT_LBN</dfn> 14</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_CONT_WIDTH" data-ref="_M/ESF_DZ_RX_CONT_WIDTH">ESF_DZ_RX_CONT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_BYTES_LBN" data-ref="_M/ESF_DZ_RX_BYTES_LBN">ESF_DZ_RX_BYTES_LBN</dfn> 0</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_BYTES_WIDTH" data-ref="_M/ESF_DZ_RX_BYTES_WIDTH">ESF_DZ_RX_BYTES_WIDTH</dfn> 14</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>/* ES_RX_KER_DESC */</i></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_RESERVED_LBN" data-ref="_M/ESF_DZ_RX_KER_RESERVED_LBN">ESF_DZ_RX_KER_RESERVED_LBN</dfn> 62</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_RESERVED_WIDTH" data-ref="_M/ESF_DZ_RX_KER_RESERVED_WIDTH">ESF_DZ_RX_KER_RESERVED_WIDTH</dfn> 2</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BYTE_CNT_LBN" data-ref="_M/ESF_DZ_RX_KER_BYTE_CNT_LBN">ESF_DZ_RX_KER_BYTE_CNT_LBN</dfn> 48</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BYTE_CNT_WIDTH" data-ref="_M/ESF_DZ_RX_KER_BYTE_CNT_WIDTH">ESF_DZ_RX_KER_BYTE_CNT_WIDTH</dfn> 14</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BUF_ADDR_DW0_LBN" data-ref="_M/ESF_DZ_RX_KER_BUF_ADDR_DW0_LBN">ESF_DZ_RX_KER_BUF_ADDR_DW0_LBN</dfn> 0</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BUF_ADDR_DW0_WIDTH" data-ref="_M/ESF_DZ_RX_KER_BUF_ADDR_DW0_WIDTH">ESF_DZ_RX_KER_BUF_ADDR_DW0_WIDTH</dfn> 32</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BUF_ADDR_DW1_LBN" data-ref="_M/ESF_DZ_RX_KER_BUF_ADDR_DW1_LBN">ESF_DZ_RX_KER_BUF_ADDR_DW1_LBN</dfn> 32</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BUF_ADDR_DW1_WIDTH" data-ref="_M/ESF_DZ_RX_KER_BUF_ADDR_DW1_WIDTH">ESF_DZ_RX_KER_BUF_ADDR_DW1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BUF_ADDR_LBN" data-ref="_M/ESF_DZ_RX_KER_BUF_ADDR_LBN">ESF_DZ_RX_KER_BUF_ADDR_LBN</dfn> 0</u></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_KER_BUF_ADDR_WIDTH" data-ref="_M/ESF_DZ_RX_KER_BUF_ADDR_WIDTH">ESF_DZ_RX_KER_BUF_ADDR_WIDTH</dfn> 48</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><i>/* ES_TX_CSUM_TSTAMP_DESC */</i></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_LBN" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_LBN">ESF_DZ_TX_DESC_IS_OPT_LBN</dfn> 63</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH">ESF_DZ_TX_DESC_IS_OPT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_LBN">ESF_DZ_TX_OPTION_TYPE_LBN</dfn> 60</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH">ESF_DZ_TX_OPTION_TYPE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_TSO" data-ref="_M/ESE_DZ_TX_OPTION_DESC_TSO">ESE_DZ_TX_OPTION_DESC_TSO</dfn> 7</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_VLAN" data-ref="_M/ESE_DZ_TX_OPTION_DESC_VLAN">ESE_DZ_TX_OPTION_DESC_VLAN</dfn> 6</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM" data-ref="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM">ESE_DZ_TX_OPTION_DESC_CRC_CSUM</dfn> 0</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TS_AT_TXDP_LBN" data-ref="_M/ESF_DZ_TX_OPTION_TS_AT_TXDP_LBN">ESF_DZ_TX_OPTION_TS_AT_TXDP_LBN</dfn> 8</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TS_AT_TXDP_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_TS_AT_TXDP_WIDTH">ESF_DZ_TX_OPTION_TS_AT_TXDP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_LBN" data-ref="_M/ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_LBN">ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_LBN</dfn> 7</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_WIDTH">ESF_DZ_TX_OPTION_INNER_UDP_TCP_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_INNER_IP_CSUM_LBN" data-ref="_M/ESF_DZ_TX_OPTION_INNER_IP_CSUM_LBN">ESF_DZ_TX_OPTION_INNER_IP_CSUM_LBN</dfn> 6</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_INNER_IP_CSUM_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_INNER_IP_CSUM_WIDTH">ESF_DZ_TX_OPTION_INNER_IP_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TIMESTAMP_LBN" data-ref="_M/ESF_DZ_TX_TIMESTAMP_LBN">ESF_DZ_TX_TIMESTAMP_LBN</dfn> 5</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TIMESTAMP_WIDTH" data-ref="_M/ESF_DZ_TX_TIMESTAMP_WIDTH">ESF_DZ_TX_TIMESTAMP_WIDTH</dfn> 1</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_CRC_MODE_LBN" data-ref="_M/ESF_DZ_TX_OPTION_CRC_MODE_LBN">ESF_DZ_TX_OPTION_CRC_MODE_LBN</dfn> 2</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_CRC_MODE_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_CRC_MODE_WIDTH">ESF_DZ_TX_OPTION_CRC_MODE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_CRC_FCOIP_MPA" data-ref="_M/ESE_DZ_TX_OPTION_CRC_FCOIP_MPA">ESE_DZ_TX_OPTION_CRC_FCOIP_MPA</dfn> 5</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_CRC_FCOIP_FCOE" data-ref="_M/ESE_DZ_TX_OPTION_CRC_FCOIP_FCOE">ESE_DZ_TX_OPTION_CRC_FCOIP_FCOE</dfn> 4</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_CRC_ISCSI_HDR_AND_PYLD" data-ref="_M/ESE_DZ_TX_OPTION_CRC_ISCSI_HDR_AND_PYLD">ESE_DZ_TX_OPTION_CRC_ISCSI_HDR_AND_PYLD</dfn> 3</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_CRC_ISCSI_HDR" data-ref="_M/ESE_DZ_TX_OPTION_CRC_ISCSI_HDR">ESE_DZ_TX_OPTION_CRC_ISCSI_HDR</dfn> 2</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_CRC_FCOE" data-ref="_M/ESE_DZ_TX_OPTION_CRC_FCOE">ESE_DZ_TX_OPTION_CRC_FCOE</dfn> 1</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_CRC_OFF" data-ref="_M/ESE_DZ_TX_OPTION_CRC_OFF">ESE_DZ_TX_OPTION_CRC_OFF</dfn> 0</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_UDP_TCP_CSUM_LBN" data-ref="_M/ESF_DZ_TX_OPTION_UDP_TCP_CSUM_LBN">ESF_DZ_TX_OPTION_UDP_TCP_CSUM_LBN</dfn> 1</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_UDP_TCP_CSUM_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_UDP_TCP_CSUM_WIDTH">ESF_DZ_TX_OPTION_UDP_TCP_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_IP_CSUM_LBN" data-ref="_M/ESF_DZ_TX_OPTION_IP_CSUM_LBN">ESF_DZ_TX_OPTION_IP_CSUM_LBN</dfn> 0</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_IP_CSUM_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_IP_CSUM_WIDTH">ESF_DZ_TX_OPTION_IP_CSUM_WIDTH</dfn> 1</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i>/* ES_TX_EVENT */</i></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_CODE_LBN" data-ref="_M/ESF_DZ_TX_CODE_LBN">ESF_DZ_TX_CODE_LBN</dfn> 60</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_CODE_WIDTH" data-ref="_M/ESF_DZ_TX_CODE_WIDTH">ESF_DZ_TX_CODE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OVERRIDE_HOLDOFF_LBN" data-ref="_M/ESF_DZ_TX_OVERRIDE_HOLDOFF_LBN">ESF_DZ_TX_OVERRIDE_HOLDOFF_LBN</dfn> 59</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OVERRIDE_HOLDOFF_WIDTH" data-ref="_M/ESF_DZ_TX_OVERRIDE_HOLDOFF_WIDTH">ESF_DZ_TX_OVERRIDE_HOLDOFF_WIDTH</dfn> 1</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DROP_EVENT_LBN" data-ref="_M/ESF_DZ_TX_DROP_EVENT_LBN">ESF_DZ_TX_DROP_EVENT_LBN</dfn> 58</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DROP_EVENT_WIDTH" data-ref="_M/ESF_DZ_TX_DROP_EVENT_WIDTH">ESF_DZ_TX_DROP_EVENT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_TX_EV_RSVD_LBN" data-ref="_M/ESF_DD_TX_EV_RSVD_LBN">ESF_DD_TX_EV_RSVD_LBN</dfn> 48</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_TX_EV_RSVD_WIDTH" data-ref="_M/ESF_DD_TX_EV_RSVD_WIDTH">ESF_DD_TX_EV_RSVD_WIDTH</dfn> 10</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_LBN" data-ref="_M/ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_LBN">ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_LBN</dfn> 57</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_WIDTH" data-ref="_M/ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_WIDTH">ESF_EZ_TCP_UDP_INNER_CHKSUM_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_IP_INNER_CHKSUM_ERR_LBN" data-ref="_M/ESF_EZ_IP_INNER_CHKSUM_ERR_LBN">ESF_EZ_IP_INNER_CHKSUM_ERR_LBN</dfn> 56</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_IP_INNER_CHKSUM_ERR_WIDTH" data-ref="_M/ESF_EZ_IP_INNER_CHKSUM_ERR_WIDTH">ESF_EZ_IP_INNER_CHKSUM_ERR_WIDTH</dfn> 1</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TX_EV_RSVD_LBN" data-ref="_M/ESF_EZ_TX_EV_RSVD_LBN">ESF_EZ_TX_EV_RSVD_LBN</dfn> 48</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TX_EV_RSVD_WIDTH" data-ref="_M/ESF_EZ_TX_EV_RSVD_WIDTH">ESF_EZ_TX_EV_RSVD_WIDTH</dfn> 8</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_SOFT2_LBN" data-ref="_M/ESF_DZ_TX_SOFT2_LBN">ESF_DZ_TX_SOFT2_LBN</dfn> 32</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_SOFT2_WIDTH" data-ref="_M/ESF_DZ_TX_SOFT2_WIDTH">ESF_DZ_TX_SOFT2_WIDTH</dfn> 16</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_TX_SOFT1_LBN" data-ref="_M/ESF_DD_TX_SOFT1_LBN">ESF_DD_TX_SOFT1_LBN</dfn> 24</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/ESF_DD_TX_SOFT1_WIDTH" data-ref="_M/ESF_DD_TX_SOFT1_WIDTH">ESF_DD_TX_SOFT1_WIDTH</dfn> 8</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TX_CAN_MERGE_LBN" data-ref="_M/ESF_EZ_TX_CAN_MERGE_LBN">ESF_EZ_TX_CAN_MERGE_LBN</dfn> 31</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TX_CAN_MERGE_WIDTH" data-ref="_M/ESF_EZ_TX_CAN_MERGE_WIDTH">ESF_EZ_TX_CAN_MERGE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TX_SOFT1_LBN" data-ref="_M/ESF_EZ_TX_SOFT1_LBN">ESF_EZ_TX_SOFT1_LBN</dfn> 24</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/ESF_EZ_TX_SOFT1_WIDTH" data-ref="_M/ESF_EZ_TX_SOFT1_WIDTH">ESF_EZ_TX_SOFT1_WIDTH</dfn> 7</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_QLABEL_LBN" data-ref="_M/ESF_DZ_TX_QLABEL_LBN">ESF_DZ_TX_QLABEL_LBN</dfn> 16</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_QLABEL_WIDTH" data-ref="_M/ESF_DZ_TX_QLABEL_WIDTH">ESF_DZ_TX_QLABEL_WIDTH</dfn> 5</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESCR_INDX_LBN" data-ref="_M/ESF_DZ_TX_DESCR_INDX_LBN">ESF_DZ_TX_DESCR_INDX_LBN</dfn> 0</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESCR_INDX_WIDTH" data-ref="_M/ESF_DZ_TX_DESCR_INDX_WIDTH">ESF_DZ_TX_DESCR_INDX_WIDTH</dfn> 16</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i>/* ES_TX_KER_DESC */</i></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_TYPE_LBN" data-ref="_M/ESF_DZ_TX_KER_TYPE_LBN">ESF_DZ_TX_KER_TYPE_LBN</dfn> 63</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_KER_TYPE_WIDTH">ESF_DZ_TX_KER_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_CONT_LBN" data-ref="_M/ESF_DZ_TX_KER_CONT_LBN">ESF_DZ_TX_KER_CONT_LBN</dfn> 62</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_CONT_WIDTH" data-ref="_M/ESF_DZ_TX_KER_CONT_WIDTH">ESF_DZ_TX_KER_CONT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BYTE_CNT_LBN" data-ref="_M/ESF_DZ_TX_KER_BYTE_CNT_LBN">ESF_DZ_TX_KER_BYTE_CNT_LBN</dfn> 48</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BYTE_CNT_WIDTH" data-ref="_M/ESF_DZ_TX_KER_BYTE_CNT_WIDTH">ESF_DZ_TX_KER_BYTE_CNT_WIDTH</dfn> 14</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BUF_ADDR_DW0_LBN" data-ref="_M/ESF_DZ_TX_KER_BUF_ADDR_DW0_LBN">ESF_DZ_TX_KER_BUF_ADDR_DW0_LBN</dfn> 0</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BUF_ADDR_DW0_WIDTH" data-ref="_M/ESF_DZ_TX_KER_BUF_ADDR_DW0_WIDTH">ESF_DZ_TX_KER_BUF_ADDR_DW0_WIDTH</dfn> 32</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BUF_ADDR_DW1_LBN" data-ref="_M/ESF_DZ_TX_KER_BUF_ADDR_DW1_LBN">ESF_DZ_TX_KER_BUF_ADDR_DW1_LBN</dfn> 32</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BUF_ADDR_DW1_WIDTH" data-ref="_M/ESF_DZ_TX_KER_BUF_ADDR_DW1_WIDTH">ESF_DZ_TX_KER_BUF_ADDR_DW1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BUF_ADDR_LBN" data-ref="_M/ESF_DZ_TX_KER_BUF_ADDR_LBN">ESF_DZ_TX_KER_BUF_ADDR_LBN</dfn> 0</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_KER_BUF_ADDR_WIDTH" data-ref="_M/ESF_DZ_TX_KER_BUF_ADDR_WIDTH">ESF_DZ_TX_KER_BUF_ADDR_WIDTH</dfn> 48</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><i>/* ES_TX_PIO_DESC */</i></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_TYPE_LBN" data-ref="_M/ESF_DZ_TX_PIO_TYPE_LBN">ESF_DZ_TX_PIO_TYPE_LBN</dfn> 63</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_PIO_TYPE_WIDTH">ESF_DZ_TX_PIO_TYPE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_OPT_LBN" data-ref="_M/ESF_DZ_TX_PIO_OPT_LBN">ESF_DZ_TX_PIO_OPT_LBN</dfn> 60</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_OPT_WIDTH" data-ref="_M/ESF_DZ_TX_PIO_OPT_WIDTH">ESF_DZ_TX_PIO_OPT_WIDTH</dfn> 3</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_CONT_LBN" data-ref="_M/ESF_DZ_TX_PIO_CONT_LBN">ESF_DZ_TX_PIO_CONT_LBN</dfn> 59</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_CONT_WIDTH" data-ref="_M/ESF_DZ_TX_PIO_CONT_WIDTH">ESF_DZ_TX_PIO_CONT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_BYTE_CNT_LBN" data-ref="_M/ESF_DZ_TX_PIO_BYTE_CNT_LBN">ESF_DZ_TX_PIO_BYTE_CNT_LBN</dfn> 32</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_BYTE_CNT_WIDTH" data-ref="_M/ESF_DZ_TX_PIO_BYTE_CNT_WIDTH">ESF_DZ_TX_PIO_BYTE_CNT_WIDTH</dfn> 12</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_BUF_ADDR_LBN" data-ref="_M/ESF_DZ_TX_PIO_BUF_ADDR_LBN">ESF_DZ_TX_PIO_BUF_ADDR_LBN</dfn> 0</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_PIO_BUF_ADDR_WIDTH" data-ref="_M/ESF_DZ_TX_PIO_BUF_ADDR_WIDTH">ESF_DZ_TX_PIO_BUF_ADDR_WIDTH</dfn> 12</u></td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/* ES_TX_TSO_DESC */</i></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_LBN" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_LBN">ESF_DZ_TX_DESC_IS_OPT_LBN</dfn> 63</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH">ESF_DZ_TX_DESC_IS_OPT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_LBN">ESF_DZ_TX_OPTION_TYPE_LBN</dfn> 60</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH">ESF_DZ_TX_OPTION_TYPE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_TSO" data-ref="_M/ESE_DZ_TX_OPTION_DESC_TSO">ESE_DZ_TX_OPTION_DESC_TSO</dfn> 7</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_VLAN" data-ref="_M/ESE_DZ_TX_OPTION_DESC_VLAN">ESE_DZ_TX_OPTION_DESC_VLAN</dfn> 6</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM" data-ref="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM">ESE_DZ_TX_OPTION_DESC_CRC_CSUM</dfn> 0</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_TSO_OPTION_TYPE_LBN">ESF_DZ_TX_TSO_OPTION_TYPE_LBN</dfn> 56</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH">ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B">ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B</dfn> 3</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A">ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A</dfn> 2</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_ENCAP" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_ENCAP">ESE_DZ_TX_TSO_OPTION_DESC_ENCAP</dfn> 1</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_NORMAL" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_NORMAL">ESE_DZ_TX_TSO_OPTION_DESC_NORMAL</dfn> 0</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_FLAGS_LBN" data-ref="_M/ESF_DZ_TX_TSO_TCP_FLAGS_LBN">ESF_DZ_TX_TSO_TCP_FLAGS_LBN</dfn> 48</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_FLAGS_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_TCP_FLAGS_WIDTH">ESF_DZ_TX_TSO_TCP_FLAGS_WIDTH</dfn> 8</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_IP_ID_LBN" data-ref="_M/ESF_DZ_TX_TSO_IP_ID_LBN">ESF_DZ_TX_TSO_IP_ID_LBN</dfn> 32</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_IP_ID_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_IP_ID_WIDTH">ESF_DZ_TX_TSO_IP_ID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_SEQNO_LBN" data-ref="_M/ESF_DZ_TX_TSO_TCP_SEQNO_LBN">ESF_DZ_TX_TSO_TCP_SEQNO_LBN</dfn> 0</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH">ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH</dfn> 32</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>/* ES_TX_TSO_V2_DESC_A */</i></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_LBN" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_LBN">ESF_DZ_TX_DESC_IS_OPT_LBN</dfn> 63</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH">ESF_DZ_TX_DESC_IS_OPT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_LBN">ESF_DZ_TX_OPTION_TYPE_LBN</dfn> 60</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH">ESF_DZ_TX_OPTION_TYPE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_TSO" data-ref="_M/ESE_DZ_TX_OPTION_DESC_TSO">ESE_DZ_TX_OPTION_DESC_TSO</dfn> 7</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_VLAN" data-ref="_M/ESE_DZ_TX_OPTION_DESC_VLAN">ESE_DZ_TX_OPTION_DESC_VLAN</dfn> 6</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM" data-ref="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM">ESE_DZ_TX_OPTION_DESC_CRC_CSUM</dfn> 0</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_TSO_OPTION_TYPE_LBN">ESF_DZ_TX_TSO_OPTION_TYPE_LBN</dfn> 56</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH">ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B">ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B</dfn> 3</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A">ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A</dfn> 2</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_ENCAP" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_ENCAP">ESE_DZ_TX_TSO_OPTION_DESC_ENCAP</dfn> 1</u></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_NORMAL" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_NORMAL">ESE_DZ_TX_TSO_OPTION_DESC_NORMAL</dfn> 0</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_IP_ID_LBN" data-ref="_M/ESF_DZ_TX_TSO_IP_ID_LBN">ESF_DZ_TX_TSO_IP_ID_LBN</dfn> 32</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_IP_ID_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_IP_ID_WIDTH">ESF_DZ_TX_TSO_IP_ID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_SEQNO_LBN" data-ref="_M/ESF_DZ_TX_TSO_TCP_SEQNO_LBN">ESF_DZ_TX_TSO_TCP_SEQNO_LBN</dfn> 0</u></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH">ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH</dfn> 32</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i>/* ES_TX_TSO_V2_DESC_B */</i></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_LBN" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_LBN">ESF_DZ_TX_DESC_IS_OPT_LBN</dfn> 63</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH">ESF_DZ_TX_DESC_IS_OPT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_LBN">ESF_DZ_TX_OPTION_TYPE_LBN</dfn> 60</u></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH">ESF_DZ_TX_OPTION_TYPE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_TSO" data-ref="_M/ESE_DZ_TX_OPTION_DESC_TSO">ESE_DZ_TX_OPTION_DESC_TSO</dfn> 7</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_VLAN" data-ref="_M/ESE_DZ_TX_OPTION_DESC_VLAN">ESE_DZ_TX_OPTION_DESC_VLAN</dfn> 6</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM" data-ref="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM">ESE_DZ_TX_OPTION_DESC_CRC_CSUM</dfn> 0</u></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_TSO_OPTION_TYPE_LBN">ESF_DZ_TX_TSO_OPTION_TYPE_LBN</dfn> 56</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH">ESF_DZ_TX_TSO_OPTION_TYPE_WIDTH</dfn> 4</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B">ESE_DZ_TX_TSO_OPTION_DESC_FATSO2B</dfn> 3</u></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A">ESE_DZ_TX_TSO_OPTION_DESC_FATSO2A</dfn> 2</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_ENCAP" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_ENCAP">ESE_DZ_TX_TSO_OPTION_DESC_ENCAP</dfn> 1</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_TSO_OPTION_DESC_NORMAL" data-ref="_M/ESE_DZ_TX_TSO_OPTION_DESC_NORMAL">ESE_DZ_TX_TSO_OPTION_DESC_NORMAL</dfn> 0</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_MSS_LBN" data-ref="_M/ESF_DZ_TX_TSO_TCP_MSS_LBN">ESF_DZ_TX_TSO_TCP_MSS_LBN</dfn> 32</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_TCP_MSS_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_TCP_MSS_WIDTH">ESF_DZ_TX_TSO_TCP_MSS_WIDTH</dfn> 16</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OUTER_IPID_LBN" data-ref="_M/ESF_DZ_TX_TSO_OUTER_IPID_LBN">ESF_DZ_TX_TSO_OUTER_IPID_LBN</dfn> 0</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_TSO_OUTER_IPID_WIDTH" data-ref="_M/ESF_DZ_TX_TSO_OUTER_IPID_WIDTH">ESF_DZ_TX_TSO_OUTER_IPID_WIDTH</dfn> 16</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><i>/* ES_TX_VLAN_DESC */</i></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_LBN" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_LBN">ESF_DZ_TX_DESC_IS_OPT_LBN</dfn> 63</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH" data-ref="_M/ESF_DZ_TX_DESC_IS_OPT_WIDTH">ESF_DZ_TX_DESC_IS_OPT_WIDTH</dfn> 1</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_LBN" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_LBN">ESF_DZ_TX_OPTION_TYPE_LBN</dfn> 60</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH" data-ref="_M/ESF_DZ_TX_OPTION_TYPE_WIDTH">ESF_DZ_TX_OPTION_TYPE_WIDTH</dfn> 3</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_TSO" data-ref="_M/ESE_DZ_TX_OPTION_DESC_TSO">ESE_DZ_TX_OPTION_DESC_TSO</dfn> 7</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_VLAN" data-ref="_M/ESE_DZ_TX_OPTION_DESC_VLAN">ESE_DZ_TX_OPTION_DESC_VLAN</dfn> 6</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM" data-ref="_M/ESE_DZ_TX_OPTION_DESC_CRC_CSUM">ESE_DZ_TX_OPTION_DESC_CRC_CSUM</dfn> 0</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_VLAN_OP_LBN" data-ref="_M/ESF_DZ_TX_VLAN_OP_LBN">ESF_DZ_TX_VLAN_OP_LBN</dfn> 32</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_VLAN_OP_WIDTH" data-ref="_M/ESF_DZ_TX_VLAN_OP_WIDTH">ESF_DZ_TX_VLAN_OP_WIDTH</dfn> 2</u></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_VLAN_TAG2_LBN" data-ref="_M/ESF_DZ_TX_VLAN_TAG2_LBN">ESF_DZ_TX_VLAN_TAG2_LBN</dfn> 16</u></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_VLAN_TAG2_WIDTH" data-ref="_M/ESF_DZ_TX_VLAN_TAG2_WIDTH">ESF_DZ_TX_VLAN_TAG2_WIDTH</dfn> 16</u></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_VLAN_TAG1_LBN" data-ref="_M/ESF_DZ_TX_VLAN_TAG1_LBN">ESF_DZ_TX_VLAN_TAG1_LBN</dfn> 0</u></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_TX_VLAN_TAG1_WIDTH" data-ref="_M/ESF_DZ_TX_VLAN_TAG1_WIDTH">ESF_DZ_TX_VLAN_TAG1_WIDTH</dfn> 16</u></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i>/*************************************************************************</i></td></tr>
<tr><th id="656">656</th><td><i> * NOTE: the comment line above marks the end of the autogenerated section</i></td></tr>
<tr><th id="657">657</th><td><i> */</i></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i>/*</i></td></tr>
<tr><th id="660">660</th><td><i> * The workaround for bug 35388 requires multiplexing writes through</i></td></tr>
<tr><th id="661">661</th><td><i> * the ERF_DZ_TX_DESC_WPTR address.</i></td></tr>
<tr><th id="662">662</th><td><i> * TX_DESC_UPD: 0ppppppppppp               (bit 11 lost)</i></td></tr>
<tr><th id="663">663</th><td><i> * EVQ_RPTR:    1000hhhhhhhh, 1001llllllll (split into high and low bits)</i></td></tr>
<tr><th id="664">664</th><td><i> * EVQ_TMR:     11mmvvvvvvvv               (bits 8:13 of value lost)</i></td></tr>
<tr><th id="665">665</th><td><i> */</i></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/ER_DD_EVQ_INDIRECT_OFST" data-ref="_M/ER_DD_EVQ_INDIRECT_OFST">ER_DD_EVQ_INDIRECT_OFST</dfn> (ER_DZ_TX_DESC_UPD_REG_OFST + 2 * 4)</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/ER_DD_EVQ_INDIRECT_STEP" data-ref="_M/ER_DD_EVQ_INDIRECT_STEP">ER_DD_EVQ_INDIRECT_STEP</dfn> ER_DZ_TX_DESC_UPD_REG_STEP</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_RPTR_FLAGS_LBN" data-ref="_M/ERF_DD_EVQ_IND_RPTR_FLAGS_LBN">ERF_DD_EVQ_IND_RPTR_FLAGS_LBN</dfn> 8</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_RPTR_FLAGS_WIDTH" data-ref="_M/ERF_DD_EVQ_IND_RPTR_FLAGS_WIDTH">ERF_DD_EVQ_IND_RPTR_FLAGS_WIDTH</dfn> 4</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/EFE_DD_EVQ_IND_RPTR_FLAGS_HIGH" data-ref="_M/EFE_DD_EVQ_IND_RPTR_FLAGS_HIGH">EFE_DD_EVQ_IND_RPTR_FLAGS_HIGH</dfn> 8</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/EFE_DD_EVQ_IND_RPTR_FLAGS_LOW" data-ref="_M/EFE_DD_EVQ_IND_RPTR_FLAGS_LOW">EFE_DD_EVQ_IND_RPTR_FLAGS_LOW</dfn> 9</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_RPTR_LBN" data-ref="_M/ERF_DD_EVQ_IND_RPTR_LBN">ERF_DD_EVQ_IND_RPTR_LBN</dfn> 0</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_RPTR_WIDTH" data-ref="_M/ERF_DD_EVQ_IND_RPTR_WIDTH">ERF_DD_EVQ_IND_RPTR_WIDTH</dfn> 8</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_TIMER_FLAGS_LBN" data-ref="_M/ERF_DD_EVQ_IND_TIMER_FLAGS_LBN">ERF_DD_EVQ_IND_TIMER_FLAGS_LBN</dfn> 10</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_TIMER_FLAGS_WIDTH" data-ref="_M/ERF_DD_EVQ_IND_TIMER_FLAGS_WIDTH">ERF_DD_EVQ_IND_TIMER_FLAGS_WIDTH</dfn> 2</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/EFE_DD_EVQ_IND_TIMER_FLAGS" data-ref="_M/EFE_DD_EVQ_IND_TIMER_FLAGS">EFE_DD_EVQ_IND_TIMER_FLAGS</dfn> 3</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_TIMER_MODE_LBN" data-ref="_M/ERF_DD_EVQ_IND_TIMER_MODE_LBN">ERF_DD_EVQ_IND_TIMER_MODE_LBN</dfn> 8</u></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_TIMER_MODE_WIDTH" data-ref="_M/ERF_DD_EVQ_IND_TIMER_MODE_WIDTH">ERF_DD_EVQ_IND_TIMER_MODE_WIDTH</dfn> 2</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_TIMER_VAL_LBN" data-ref="_M/ERF_DD_EVQ_IND_TIMER_VAL_LBN">ERF_DD_EVQ_IND_TIMER_VAL_LBN</dfn> 0</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/ERF_DD_EVQ_IND_TIMER_VAL_WIDTH" data-ref="_M/ERF_DD_EVQ_IND_TIMER_VAL_WIDTH">ERF_DD_EVQ_IND_TIMER_VAL_WIDTH</dfn> 8</u></td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><i>/* Packed stream magic doorbell command */</i></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_MAGIC_DOORBELL_LBN" data-ref="_M/ERF_DZ_RX_DESC_MAGIC_DOORBELL_LBN">ERF_DZ_RX_DESC_MAGIC_DOORBELL_LBN</dfn> 11</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_MAGIC_DOORBELL_WIDTH" data-ref="_M/ERF_DZ_RX_DESC_MAGIC_DOORBELL_WIDTH">ERF_DZ_RX_DESC_MAGIC_DOORBELL_WIDTH</dfn> 1</u></td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_MAGIC_CMD_LBN" data-ref="_M/ERF_DZ_RX_DESC_MAGIC_CMD_LBN">ERF_DZ_RX_DESC_MAGIC_CMD_LBN</dfn> 8</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_MAGIC_CMD_WIDTH" data-ref="_M/ERF_DZ_RX_DESC_MAGIC_CMD_WIDTH">ERF_DZ_RX_DESC_MAGIC_CMD_WIDTH</dfn> 3</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/ERE_DZ_RX_DESC_MAGIC_CMD_PS_CREDITS" data-ref="_M/ERE_DZ_RX_DESC_MAGIC_CMD_PS_CREDITS">ERE_DZ_RX_DESC_MAGIC_CMD_PS_CREDITS</dfn> 0</u></td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_MAGIC_DATA_LBN" data-ref="_M/ERF_DZ_RX_DESC_MAGIC_DATA_LBN">ERF_DZ_RX_DESC_MAGIC_DATA_LBN</dfn> 0</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/ERF_DZ_RX_DESC_MAGIC_DATA_WIDTH" data-ref="_M/ERF_DZ_RX_DESC_MAGIC_DATA_WIDTH">ERF_DZ_RX_DESC_MAGIC_DATA_WIDTH</dfn> 8</u></td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><i>/* Packed stream RX packet prefix */</i></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/ES_DZ_PS_RX_PREFIX_TSTAMP_LBN" data-ref="_M/ES_DZ_PS_RX_PREFIX_TSTAMP_LBN">ES_DZ_PS_RX_PREFIX_TSTAMP_LBN</dfn> 0</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/ES_DZ_PS_RX_PREFIX_TSTAMP_WIDTH" data-ref="_M/ES_DZ_PS_RX_PREFIX_TSTAMP_WIDTH">ES_DZ_PS_RX_PREFIX_TSTAMP_WIDTH</dfn> 32</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/ES_DZ_PS_RX_PREFIX_CAP_LEN_LBN" data-ref="_M/ES_DZ_PS_RX_PREFIX_CAP_LEN_LBN">ES_DZ_PS_RX_PREFIX_CAP_LEN_LBN</dfn> 32</u></td></tr>
<tr><th id="697">697</th><td><u>#define	<dfn class="macro" id="_M/ES_DZ_PS_RX_PREFIX_CAP_LEN_WIDTH" data-ref="_M/ES_DZ_PS_RX_PREFIX_CAP_LEN_WIDTH">ES_DZ_PS_RX_PREFIX_CAP_LEN_WIDTH</dfn> 16</u></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/ES_DZ_PS_RX_PREFIX_ORIG_LEN_LBN" data-ref="_M/ES_DZ_PS_RX_PREFIX_ORIG_LEN_LBN">ES_DZ_PS_RX_PREFIX_ORIG_LEN_LBN</dfn> 48</u></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/ES_DZ_PS_RX_PREFIX_ORIG_LEN_WIDTH" data-ref="_M/ES_DZ_PS_RX_PREFIX_ORIG_LEN_WIDTH">ES_DZ_PS_RX_PREFIX_ORIG_LEN_WIDTH</dfn> 16</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* Equal stride super-buffer RX packet prefix (see SF-119419-TC) */</i></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_LEN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_LEN">ES_EZ_ESSB_RX_PREFIX_LEN</dfn> 8</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_DATA_LEN_LBN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_DATA_LEN_LBN">ES_EZ_ESSB_RX_PREFIX_DATA_LEN_LBN</dfn> 0</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_DATA_LEN_WIDTH" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_DATA_LEN_WIDTH">ES_EZ_ESSB_RX_PREFIX_DATA_LEN_WIDTH</dfn> 16</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_MARK_LBN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_MARK_LBN">ES_EZ_ESSB_RX_PREFIX_MARK_LBN</dfn> 16</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_MARK_WIDTH" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_MARK_WIDTH">ES_EZ_ESSB_RX_PREFIX_MARK_WIDTH</dfn> 8</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_HASH_VALID_LBN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_HASH_VALID_LBN">ES_EZ_ESSB_RX_PREFIX_HASH_VALID_LBN</dfn> 28</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_HASH_VALID_WIDTH" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_HASH_VALID_WIDTH">ES_EZ_ESSB_RX_PREFIX_HASH_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_MARK_VALID_LBN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_MARK_VALID_LBN">ES_EZ_ESSB_RX_PREFIX_MARK_VALID_LBN</dfn> 29</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_MARK_VALID_WIDTH" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_MARK_VALID_WIDTH">ES_EZ_ESSB_RX_PREFIX_MARK_VALID_WIDTH</dfn> 1</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_MATCH_FLAG_LBN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_MATCH_FLAG_LBN">ES_EZ_ESSB_RX_PREFIX_MATCH_FLAG_LBN</dfn> 30</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_MATCH_FLAG_WIDTH" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_MATCH_FLAG_WIDTH">ES_EZ_ESSB_RX_PREFIX_MATCH_FLAG_WIDTH</dfn> 1</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_HASH_LBN" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_HASH_LBN">ES_EZ_ESSB_RX_PREFIX_HASH_LBN</dfn> 32</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/ES_EZ_ESSB_RX_PREFIX_HASH_WIDTH" data-ref="_M/ES_EZ_ESSB_RX_PREFIX_HASH_WIDTH">ES_EZ_ESSB_RX_PREFIX_HASH_WIDTH</dfn> 32</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i>/*</i></td></tr>
<tr><th id="717">717</th><td><i> * An extra flag for the packed stream mode,</i></td></tr>
<tr><th id="718">718</th><td><i> * signalling the start of a new buffer</i></td></tr>
<tr><th id="719">719</th><td><i> */</i></td></tr>
<tr><th id="720">720</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_EV_ROTATE_LBN" data-ref="_M/ESF_DZ_RX_EV_ROTATE_LBN">ESF_DZ_RX_EV_ROTATE_LBN</dfn> 53</u></td></tr>
<tr><th id="721">721</th><td><u>#define	<dfn class="macro" id="_M/ESF_DZ_RX_EV_ROTATE_WIDTH" data-ref="_M/ESF_DZ_RX_EV_ROTATE_WIDTH">ESF_DZ_RX_EV_ROTATE_WIDTH</dfn> 1</u></td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><u>#<span data-ppcond="723">ifdef</span>	<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="724">724</th><td>}</td></tr>
<tr><th id="725">725</th><td><u>#<span data-ppcond="723">endif</span></u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><u>#<span data-ppcond="7">endif</span> /* _SYS_EFX_EF10_REGS_H */</u></td></tr>
<tr><th id="728">728</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ef10_ev.c.html'>dpdk_1805/drivers/net/sfc/base/ef10_ev.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
