{"index": 313, "svad": "This property verifies that whenever the signal rHADDR holds the specific value 32'hA5A5A5A5 at a rising edge of HCLK, the output signal wb_adr_o must immediately equal rHADDR at that same clock edge. The property is disabled and does not check this condition when the reset signal HRESETn is low (0).", "reference_sva": "property p_wb_adr_o_rHADDR;\n    @(posedge HCLK) disable iff (HRESETn == 0)\n        (rHADDR == 32'hA5A5A5A5) |-> (wb_adr_o == rHADDR);\nendproperty\nassert_p_wb_adr_o_rHADDR: assert property (p_wb_adr_o_rHADDR) else $error(\"Assertion failed: wb_adr_o does not match rHADDR when rHADDR is 32'hA5A5A5A5\");", "generated_sva": "property p_rHADDR_to_wb_adr_o;\n    @(posedge HCLK) disable iff (!HRESETn)\n    (rHADDR == 32'hA5A5A5A5) |-> (wb_adr_o == rHADDR);\nendproperty\n\nassert property (p_rHADDR_to_wb_adr_o);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wb_adr_o_rHADDR\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `hA5A5A5A5`, `rHADDR`, `wb_adr_o`\n\n* **Clocks & Resets:**\n    * Primary Clock: `HCLK` (posedge)\n    * Reset Signal: `HRESETn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(rHADDR == 32'hA5A5A5A5)`\n    * Response condition: `(wb_adr_o == rHADDR)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(rHADDR == 32'hA5A5A5A5)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(wb_adr_o == rHADDR)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (HRESETn == 0)`\n    * Property is disabled when reset `HRESETn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge HCLK) (rHADDR == 32'hA5A5A5A5) |-> (wb_adr_o == rHADDR)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wb_adr_o_rHADDR;\n    @(posedge HCLK) disable iff (HRESETn == 0)\n        (rHADDR == 32'hA5A5A5A5) |-> (wb_adr_o == rHADDR);\nendproperty\nassert_p_wb_adr_o_rHADDR: assert property (p_wb_adr_o_rHADDR) else $error(\"Assertion failed: wb_adr_o does not match rHADDR when rHADDR is 32'hA5A5A5A5\");\n```\n\n**Summary:**\nProperty `p_wb_adr_o_rHADDR` uses overlapping implication synchronized to `HCLK`.", "error_message": null, "generation_time": 2.6553378105163574, "verification_time": 0.02048659324645996, "from_cache": false}