/*
 * Instance header file for PIC32CK2051SG01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-11-16T06:44:02Z */
#ifndef _PIC32CKSG01_ETH_INSTANCE_
#define _PIC32CKSG01_ETH_INSTANCE_


/* ========== Instance Parameter definitions for ETH peripheral ========== */
#define ETH_GCLK_ID_TSU                          (42)       /* 1588 External Clock */
#define ETH_GCLK_ID_TX                           (41)       /* GIGE/Loopback clock */
#define ETH_INSTANCE_ID                          (81)       /* Instance index for ETH */
#define ETH_MCLK_ID_AHB                          (15)       /* Index for ETH AHB clock */
#define ETH_MCLK_ID_APB                          (111)      /* Index for ETH APB clock */
#define ETH_MEM_MARGINADJ_MSB                    (9)        /* Number of Memory Margin Adjust bits */
#define ETH_NUM_INT                              (1)        /* Number of Interrupts */
#define ETH_PAC_ID                               (81)       /* Index for ETH registers write protection */

#endif /* _PIC32CKSG01_ETH_INSTANCE_ */
