module mux_boolean(input [3:0] d,input a, input [1:0] s, output reg y);
  

 /* initial
   begin
      d[0] = ~a;
      d[1] = 1;
      d[2] = ~1;
      d[3] = 1;
    end*/
  
  always @(*)
    begin
      case(s)
        2'b00 : y = d[0];
        2'b01 : y = d[1];
        2'b10 : y = d[2];
        2'b11 : y = d[3];
        default : y = d[0];
      endcase
    end
 
endmodule