<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_extraction</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_extraction_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6f741a32</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_extraction_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6f741a32</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4202e084</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fa7bd83a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="7" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0db4ce29</spirit:name>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/extraction_fifo_generator/extraction_fifo_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u0_fifo/extraction_fifo_generator</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_test.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_extraction_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ca61c627</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/extraction_fifo_generator/extraction_fifo_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u0_fifo/extraction_fifo_generator</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_test.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_extraction_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_extraction_v1_0/data/axi_extraction.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_extraction_v1_0/data/axi_extraction.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_extraction_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_extraction_v1_0/src/axi_extraction.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_extraction_v1_0/src/axi_extraction.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_extraction_v1_0/src/axi_extraction_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_extraction_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fa7bd83a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Data extraction block</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="3">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="4">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="7" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="8" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="9" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_extraction_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TUSER_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TUSER_WIDTH">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_extraction_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-01-15T22:59:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65794d3d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33db27e9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4131d5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342370c6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cc71d4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d45925f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5f01f9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e64781_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f07140_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa4a246_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5591b6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13365035_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbe5d0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c47b53_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a53cfb7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6604919c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af18851_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5457c1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d4329_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54572d7b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27622cde_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6044e580_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1a6928_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ee11cc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741816bb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cecc694_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f2e47_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6de504_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7765dd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4156e631_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21af621f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1f3e2c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2195d146_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35498d27_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bed8c9e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dba547d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2193bcac_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4a6a78_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a24846_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb2ee49_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6edfcc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2caf1f65_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b98d747_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bede874_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a00e44_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1727aeeb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7105117b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfd96dd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60100afc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dad5236_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d302454_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4096c4fa_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4364f6dd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9ecff5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8b4f3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659ff017_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a76d29_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a00ba61_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6444cccd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5085a712_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c0060b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdbb890_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5860edf3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c23434e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4e7079_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ac4daf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623d5ce6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203ecbe8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4873bd70_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a69e601_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16db882e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3bf049_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327be7e1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3294d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3539625a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706ad5f9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b73779c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb0978f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6a5eaf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e37fdb1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff99278_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5456d19d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372745f5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3aeae8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab34338_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb42059_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1102c1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a665699_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29feff77_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707ab29f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbe19dd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dc8212_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199118b2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bcd03f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161e68b1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3ce4ab_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5392e370_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3519518_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d856e93_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d5951a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67dc6354_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d487520_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec29410_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710833a7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6095ce00_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33270b84_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18aa10d5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c5a068_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6121df_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390fe995_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc1f830_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75feaf17_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c6ec11_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680da849_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faea15a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a70894_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485ff81f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f29531_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424531ca_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d1847a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cf3893_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cd5f0a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6c6750_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72163bcb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a3af83_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378a8d4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e17f00_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2bb7c7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df63eeb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43454432_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b075162_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1260c30d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b089e67_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bfd338_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5268222e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780b7f15_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2f293f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f20c9e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351f20cb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bb45b5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be60d4b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608fd851_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ffd508_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791ad798_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720133f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e33c552_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_extraction_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="39454499"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="33120675"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2da98376"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="09ebffa1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="18009179"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
