![image](https://github.com/mitha-rao/J-K-flip-flop-Layered-testbench-system-verilog/assets/137986085/73f04fb0-c8e6-4206-99cc-72dda728557c)
The layered testbench for a jk flip flop using system verilog
![image](https://github.com/mitha-rao/J-K-flip-flop-Layered-testbench-system-verilog/assets/137986085/8b5de9d6-d841-4628-812e-0db457c604aa)
OUTPUT:![image](https://github.com/mitha-rao/J-K-flip-flop-Layered-testbench-system-verilog/assets/137986085/17c77b32-4504-4064-a96f-954c43958495)
