

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Mon Dec 20 18:45:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.911 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1452|     1452|  5.808 us|  5.808 us|  1452|  1452|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3  |     1450|     1450|         8|          1|          1|  1444|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 11 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 12 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 14 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln91 = store i11 0, i11 %indvar_flatten20" [GAT_compute.cpp:91]   --->   Operation 19 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln91 = store i3 0, i3 %nh" [GAT_compute.cpp:91]   --->   Operation 20 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln91 = store i10 0, i10 %indvar_flatten" [GAT_compute.cpp:91]   --->   Operation 21 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln91 = store i5 0, i5 %n1" [GAT_compute.cpp:91]   --->   Operation 22 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln91 = store i5 0, i5 %n2" [GAT_compute.cpp:91]   --->   Operation 23 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln91 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [GAT_compute.cpp:91]   --->   Operation 24 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%nh_1 = load i3 %nh" [GAT_compute.cpp:91]   --->   Operation 25 'load' 'nh_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i11 %indvar_flatten20" [GAT_compute.cpp:91]   --->   Operation 26 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %nh_1" [GAT_compute.cpp:91]   --->   Operation 27 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (0.99ns) (grouped into DSP with root node empty)   --->   "%mul_ln91 = mul i9 %zext_ln91, i9 100" [GAT_compute.cpp:91]   --->   Operation 28 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln91 = icmp_eq  i11 %indvar_flatten20_load, i11 1444" [GAT_compute.cpp:91]   --->   Operation 29 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln91_1 = add i11 %indvar_flatten20_load, i11 1" [GAT_compute.cpp:91]   --->   Operation 30 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split3, void" [GAT_compute.cpp:91]   --->   Operation 31 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln91 = add i3 %nh_1, i3 1" [GAT_compute.cpp:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "%icmp_ln92 = icmp_eq  i10 %indvar_flatten_load, i10 361" [GAT_compute.cpp:92]   --->   Operation 34 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln91_1 = select i1 %icmp_ln92, i3 %add_ln91, i3 %nh_1" [GAT_compute.cpp:91]   --->   Operation 35 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%add_ln92_1 = add i10 %indvar_flatten_load, i10 1" [GAT_compute.cpp:92]   --->   Operation 36 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln92_3 = select i1 %icmp_ln92, i10 1, i10 %add_ln92_1" [GAT_compute.cpp:92]   --->   Operation 37 'select' 'select_ln92_3' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln91 = store i11 %add_ln91_1, i11 %indvar_flatten20" [GAT_compute.cpp:91]   --->   Operation 38 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln91 = store i3 %select_ln91_1, i3 %nh" [GAT_compute.cpp:91]   --->   Operation 39 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln92 = store i10 %select_ln92_3, i10 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 40 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 41 [2/3] (0.99ns) (grouped into DSP with root node empty)   --->   "%mul_ln91 = mul i9 %zext_ln91, i9 100" [GAT_compute.cpp:91]   --->   Operation 41 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%n2_load = load i5 %n2" [GAT_compute.cpp:93]   --->   Operation 42 'load' 'n2_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%xor_ln91 = xor i1 %icmp_ln92, i1 1" [GAT_compute.cpp:91]   --->   Operation 43 'xor' 'xor_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln93 = icmp_eq  i5 %n2_load, i5 19" [GAT_compute.cpp:93]   --->   Operation 44 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln93, i1 %xor_ln91" [GAT_compute.cpp:91]   --->   Operation 45 'and' 'and_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%or_ln92 = or i1 %and_ln91, i1 %icmp_ln92" [GAT_compute.cpp:92]   --->   Operation 46 'or' 'or_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %or_ln92, i5 0, i5 %n2_load" [GAT_compute.cpp:92]   --->   Operation 47 'select' 'select_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln93 = add i5 %select_ln92, i5 1" [GAT_compute.cpp:93]   --->   Operation 48 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 %add_ln93, i5 %n2" [GAT_compute.cpp:93]   --->   Operation 49 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%n1_1 = load i5 %n1"   --->   Operation 50 'load' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node empty)   --->   "%mul_ln91 = mul i9 %zext_ln91, i9 100" [GAT_compute.cpp:91]   --->   Operation 51 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%n1_cast = zext i5 %n1_1"   --->   Operation 52 'zext' 'n1_cast' <Predicate = (!icmp_ln92 & !and_ln91)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty = add i9 %mul_ln91, i9 %n1_cast" [GAT_compute.cpp:91]   --->   Operation 53 'add' 'empty' <Predicate = (!icmp_ln92 & !and_ln91)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.27ns)   --->   "%select_ln91 = select i1 %icmp_ln92, i5 0, i5 %n1_1" [GAT_compute.cpp:91]   --->   Operation 54 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i3 %add_ln91" [GAT_compute.cpp:91]   --->   Operation 55 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91 & icmp_ln92 & !and_ln91)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%mul_ln91_1 = mul i9 %zext_ln91_1, i9 100" [GAT_compute.cpp:91]   --->   Operation 56 'mul' 'mul_ln91_1' <Predicate = (!icmp_ln91 & icmp_ln92 & !and_ln91)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %select_ln91_1" [GAT_compute.cpp:98]   --->   Operation 57 'zext' 'zext_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.55ns)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 100" [GAT_compute.cpp:98]   --->   Operation 58 'mul' 'mul_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i10 %mul_ln98" [GAT_compute.cpp:91]   --->   Operation 59 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln92 = add i5 %select_ln91, i5 1" [GAT_compute.cpp:92]   --->   Operation 60 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns)   --->   "%select_ln92_1 = select i1 %and_ln91, i5 %add_ln92, i5 %select_ln91" [GAT_compute.cpp:92]   --->   Operation 61 'select' 'select_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln92 = store i5 %select_ln92_1, i5 %n1" [GAT_compute.cpp:92]   --->   Operation 62 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.69>
ST_4 : Operation 63 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty = add i9 %mul_ln91, i9 %n1_cast" [GAT_compute.cpp:91]   --->   Operation 63 'add' 'empty' <Predicate = (!icmp_ln92 & !and_ln91)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%select_ln91_2 = select i1 %icmp_ln92, i9 %mul_ln91_1, i9 %empty" [GAT_compute.cpp:91]   --->   Operation 64 'select' 'select_ln91_2' <Predicate = (!icmp_ln91 & !and_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%add_ln92_cast = zext i5 %add_ln92" [GAT_compute.cpp:92]   --->   Operation 65 'zext' 'add_ln92_cast' <Predicate = (!icmp_ln91 & and_ln91)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.71ns)   --->   "%empty_97 = add i9 %trunc_ln91, i9 %add_ln92_cast" [GAT_compute.cpp:91]   --->   Operation 66 'add' 'empty_97' <Predicate = (!icmp_ln91 & and_ln91)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i5 %select_ln92_1" [GAT_compute.cpp:98]   --->   Operation 67 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.69ns) (grouped into DSP with root node add_ln98_1)   --->   "%add_ln98 = add i10 %mul_ln98, i10 %zext_ln98_1" [GAT_compute.cpp:98]   --->   Operation 68 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln98_1)   --->   "%zext_ln92 = zext i10 %add_ln98" [GAT_compute.cpp:92]   --->   Operation 69 'zext' 'zext_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln92 = mul i16 %zext_ln92, i16 100" [GAT_compute.cpp:92]   --->   Operation 70 'mul' 'mul_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln92_2 = select i1 %and_ln91, i9 %empty_97, i9 %select_ln91_2" [GAT_compute.cpp:92]   --->   Operation 71 'select' 'select_ln92_2' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%select_ln92_2_cast = zext i9 %select_ln92_2" [GAT_compute.cpp:92]   --->   Operation 72 'zext' 'select_ln92_2_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %select_ln92_2_cast" [GAT_compute.cpp:92]   --->   Operation 73 'getelementptr' 'scores_source_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.19ns)   --->   "%scores_source_V_load = load i9 %scores_source_V_addr" [GAT_compute.cpp:92]   --->   Operation 74 'load' 'scores_source_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i5 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 75 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.71ns)   --->   "%add_ln712 = add i9 %trunc_ln91, i9 %zext_ln98_2"   --->   Operation 76 'add' 'add_ln712' <Predicate = (!icmp_ln91)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i9 %add_ln712"   --->   Operation 77 'zext' 'zext_ln712' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%scores_target_V_addr = getelementptr i28 %scores_target_V, i64 0, i64 %zext_ln712"   --->   Operation 78 'getelementptr' 'scores_target_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (1.19ns)   --->   "%scores_target_V_load = load i9 %scores_target_V_addr"   --->   Operation 79 'load' 'scores_target_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 80 [2/3] (0.99ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln92 = mul i16 %zext_ln92, i16 100" [GAT_compute.cpp:92]   --->   Operation 80 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/2] (1.19ns)   --->   "%scores_source_V_load = load i9 %scores_source_V_addr" [GAT_compute.cpp:92]   --->   Operation 81 'load' 'scores_source_V_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i28 %scores_source_V_load" [GAT_compute.cpp:92]   --->   Operation 82 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (1.19ns)   --->   "%scores_target_V_load = load i9 %scores_target_V_addr"   --->   Operation 83 'load' 'scores_target_V_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %scores_target_V_load"   --->   Operation 84 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.85ns)   --->   "%temp_V = add i28 %scores_target_V_load, i28 %scores_source_V_load"   --->   Operation 85 'add' 'temp_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.85ns)   --->   "%add_ln95 = add i27 %trunc_ln712, i27 %trunc_ln92" [GAT_compute.cpp:95]   --->   Operation 86 'add' 'add_ln95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.81ns)   --->   "%icmp_ln1548 = icmp_sgt  i28 %temp_V, i28 0"   --->   Operation 87 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %temp_V, i32 27"   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.32ns)   --->   "%min_V = select i1 %tmp, i28 %temp_V, i28 0" [GAT_compute.cpp:97]   --->   Operation 89 'select' 'min_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %min_V"   --->   Operation 90 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 91 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln92 = mul i16 %zext_ln92, i16 100" [GAT_compute.cpp:92]   --->   Operation 92 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i5 %select_ln92" [GAT_compute.cpp:98]   --->   Operation 93 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98_1 = add i16 %mul_ln92, i16 %zext_ln98_3" [GAT_compute.cpp:98]   --->   Operation 94 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 95 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 96 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98_1 = add i16 %mul_ln92, i16 %zext_ln98_3" [GAT_compute.cpp:98]   --->   Operation 96 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 97 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [GAT_compute.cpp:102]   --->   Operation 114 'ret' 'ret_ln102' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.20>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1444, i64 1444, i64 1444"   --->   Operation 99 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i16 %add_ln98_1" [GAT_compute.cpp:98]   --->   Operation 101 'zext' 'zext_ln98_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln98_4" [GAT_compute.cpp:98]   --->   Operation 102 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20" [GAT_compute.cpp:93]   --->   Operation 103 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [GAT_compute.cpp:93]   --->   Operation 104 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 105 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln96 = select i1 %icmp_ln1548, i27 %add_ln95, i27 0" [GAT_compute.cpp:96]   --->   Operation 106 'select' 'select_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln96, i18 0"   --->   Operation 107 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1245 = zext i45 %lhs"   --->   Operation 108 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln712 = sext i45 %r_V"   --->   Operation 109 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.96ns) (out node of the LUT)   --->   "%ret_V = add i46 %zext_ln1245, i46 %sext_ln712"   --->   Operation 110 'add' 'ret_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.24ns)   --->   "%store_ln98 = store i28 %trunc_ln, i16 %all_scores_V_addr" [GAT_compute.cpp:98]   --->   Operation 112 'store' 'store_ln98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ scores_source_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scores_target_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ all_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                    (alloca           ) [ 011000000]
n1                    (alloca           ) [ 011100000]
indvar_flatten        (alloca           ) [ 010000000]
nh                    (alloca           ) [ 010000000]
indvar_flatten20      (alloca           ) [ 010000000]
specmemcore_ln0       (specmemcore      ) [ 000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
br_ln91               (br               ) [ 000000000]
nh_1                  (load             ) [ 000000000]
indvar_flatten20_load (load             ) [ 000000000]
zext_ln91             (zext             ) [ 011100000]
icmp_ln91             (icmp             ) [ 011111110]
add_ln91_1            (add              ) [ 000000000]
br_ln91               (br               ) [ 000000000]
indvar_flatten_load   (load             ) [ 000000000]
add_ln91              (add              ) [ 011100000]
icmp_ln92             (icmp             ) [ 011110000]
select_ln91_1         (select           ) [ 011100000]
add_ln92_1            (add              ) [ 000000000]
select_ln92_3         (select           ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln92            (store            ) [ 000000000]
n2_load               (load             ) [ 000000000]
xor_ln91              (xor              ) [ 000000000]
icmp_ln93             (icmp             ) [ 000000000]
and_ln91              (and              ) [ 010110000]
or_ln92               (or               ) [ 000000000]
select_ln92           (select           ) [ 010111100]
add_ln93              (add              ) [ 000000000]
store_ln93            (store            ) [ 000000000]
n1_1                  (load             ) [ 000000000]
mul_ln91              (mul              ) [ 010010000]
n1_cast               (zext             ) [ 010010000]
select_ln91           (select           ) [ 000000000]
zext_ln91_1           (zext             ) [ 000000000]
mul_ln91_1            (mul              ) [ 010010000]
zext_ln98             (zext             ) [ 000000000]
mul_ln98              (mul              ) [ 010010000]
trunc_ln91            (trunc            ) [ 010010000]
add_ln92              (add              ) [ 010010000]
select_ln92_1         (select           ) [ 010010000]
store_ln92            (store            ) [ 000000000]
empty                 (add              ) [ 000000000]
select_ln91_2         (select           ) [ 000000000]
add_ln92_cast         (zext             ) [ 000000000]
empty_97              (add              ) [ 000000000]
zext_ln98_1           (zext             ) [ 000000000]
add_ln98              (add              ) [ 000000000]
zext_ln92             (zext             ) [ 010001100]
select_ln92_2         (select           ) [ 000000000]
select_ln92_2_cast    (zext             ) [ 000000000]
scores_source_V_addr  (getelementptr    ) [ 010001000]
zext_ln98_2           (zext             ) [ 000000000]
add_ln712             (add              ) [ 000000000]
zext_ln712            (zext             ) [ 000000000]
scores_target_V_addr  (getelementptr    ) [ 010001000]
scores_source_V_load  (load             ) [ 000000000]
trunc_ln92            (trunc            ) [ 000000000]
scores_target_V_load  (load             ) [ 000000000]
trunc_ln712           (trunc            ) [ 000000000]
temp_V                (add              ) [ 000000000]
add_ln95              (add              ) [ 010000111]
icmp_ln1548           (icmp             ) [ 010000111]
tmp                   (bitselect        ) [ 000000000]
min_V                 (select           ) [ 000000000]
sext_ln1171           (sext             ) [ 010000111]
mul_ln92              (mul              ) [ 010000010]
zext_ln98_3           (zext             ) [ 010000010]
add_ln98_1            (add              ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty_96              (speclooptripcount) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
zext_ln98_4           (zext             ) [ 000000000]
all_scores_V_addr     (getelementptr    ) [ 000000000]
specpipeline_ln93     (specpipeline     ) [ 000000000]
specloopname_ln93     (specloopname     ) [ 000000000]
r_V                   (mul              ) [ 000000000]
select_ln96           (select           ) [ 000000000]
lhs                   (bitconcatenate   ) [ 000000000]
zext_ln1245           (zext             ) [ 000000000]
sext_ln712            (sext             ) [ 000000000]
ret_V                 (add              ) [ 000000000]
trunc_ln              (partselect       ) [ 000000000]
store_ln98            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
ret_ln102             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="scores_source_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scores_source_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scores_target_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scores_target_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="all_scores_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_scores_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i27.i18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="n2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="n1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nh_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nh/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten20_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="scores_source_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_source_V_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scores_source_V_load/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="scores_target_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="28" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_target_V_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scores_target_V_load/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="all_scores_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="28" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="all_scores_V_addr/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln98_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="16" slack="0"/>
<pin id="147" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln91_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln91_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln91_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln91_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln91_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="nh_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nh_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten20_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln91_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln91_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln91_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln91_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln92_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln91_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln92_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln92_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_3/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln91_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln91_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln92_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="n2_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln91_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln93_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln91_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln92_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln92_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln93_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln93_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="n1_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="2"/>
<pin id="296" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="n1_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n1_cast/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln91_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="2"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln91_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="2"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="mul_ln91_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln91_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln98_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="2"/>
<pin id="319" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln98_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln91_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln92_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln92_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln92_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln91_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="3"/>
<pin id="350" dir="0" index="1" bw="9" slack="1"/>
<pin id="351" dir="0" index="2" bw="9" slack="0"/>
<pin id="352" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_2/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln92_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="1"/>
<pin id="355" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln92_cast/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_97_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="1"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_97/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln98_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln92_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="2"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="0" index="2" bw="9" slack="0"/>
<pin id="368" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_2/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln92_2_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln92_2_cast/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln98_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="2"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln712_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="1"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln712_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln92_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="28" slack="0"/>
<pin id="391" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln712_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="28" slack="0"/>
<pin id="395" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="temp_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="28" slack="0"/>
<pin id="399" dir="0" index="1" bw="28" slack="0"/>
<pin id="400" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_V/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln95_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="27" slack="0"/>
<pin id="405" dir="0" index="1" bw="27" slack="0"/>
<pin id="406" dir="1" index="2" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln1548_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="28" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1548/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="28" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="min_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="28" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_V/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln1171_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="28" slack="0"/>
<pin id="433" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln98_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="4"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_3/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln98_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_4/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln96_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="3"/>
<pin id="444" dir="0" index="1" bw="27" slack="3"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lhs_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="45" slack="0"/>
<pin id="450" dir="0" index="1" bw="27" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln1245_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="45" slack="0"/>
<pin id="458" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln712_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="45" slack="0"/>
<pin id="462" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="ret_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="45" slack="0"/>
<pin id="465" dir="0" index="1" bw="45" slack="0"/>
<pin id="466" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="28" slack="0"/>
<pin id="471" dir="0" index="1" bw="46" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="480" class="1007" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln91/1 empty/3 "/>
</bind>
</comp>

<comp id="489" class="1007" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="1"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln98/4 zext_ln92/4 mul_ln92/4 add_ln98_1/6 "/>
</bind>
</comp>

<comp id="498" class="1007" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="28" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="505" class="1005" name="n2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="n1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="526" class="1005" name="nh_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nh "/>
</bind>
</comp>

<comp id="533" class="1005" name="indvar_flatten20_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln91_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="1"/>
<pin id="542" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln91_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln91_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="2"/>
<pin id="551" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln92_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="562" class="1005" name="select_ln91_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="2"/>
<pin id="564" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln91_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="and_ln91_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln91 "/>
</bind>
</comp>

<comp id="573" class="1005" name="select_ln92_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="2"/>
<pin id="575" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="579" class="1005" name="n1_cast_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="n1_cast "/>
</bind>
</comp>

<comp id="584" class="1005" name="mul_ln91_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="1"/>
<pin id="586" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln91_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="mul_ln98_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln98 "/>
</bind>
</comp>

<comp id="594" class="1005" name="trunc_ln91_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="1"/>
<pin id="596" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln91 "/>
</bind>
</comp>

<comp id="600" class="1005" name="add_ln92_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="1"/>
<pin id="602" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="605" class="1005" name="select_ln92_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="scores_source_V_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="1"/>
<pin id="612" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="scores_source_V_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="scores_target_V_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="1"/>
<pin id="617" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="scores_target_V_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="add_ln95_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="27" slack="3"/>
<pin id="622" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="625" class="1005" name="icmp_ln1548_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="3"/>
<pin id="627" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1548 "/>
</bind>
</comp>

<comp id="630" class="1005" name="sext_ln1171_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="45" slack="1"/>
<pin id="632" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="635" class="1005" name="zext_ln98_3_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="add_ln98_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="179" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="179" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="176" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="201" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="176" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="198" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="207" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="192" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="213" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="227" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="253" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="250" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="301" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="301" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="348" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="392"><net_src comp="115" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="128" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="128" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="115" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="393" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="389" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="397" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="397" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="456" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="86" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="479"><net_src comp="469" pin="4"/><net_sink comp="141" pin=4"/></net>

<net id="485"><net_src comp="182" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="24" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="297" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="480" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="495"><net_src comp="361" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="435" pin="1"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="431" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="508"><net_src comp="88" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="515"><net_src comp="92" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="522"><net_src comp="96" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="529"><net_src comp="100" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="536"><net_src comp="104" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="543"><net_src comp="182" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="548"><net_src comp="186" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="201" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="557"><net_src comp="207" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="565"><net_src comp="213" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="570"><net_src comp="264" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="576"><net_src comp="275" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="582"><net_src comp="297" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="587"><net_src comp="311" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="592"><net_src comp="320" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="597"><net_src comp="326" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="603"><net_src comp="330" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="608"><net_src comp="336" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="613"><net_src comp="108" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="618"><net_src comp="121" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="623"><net_src comp="403" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="628"><net_src comp="409" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="633"><net_src comp="431" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="638"><net_src comp="435" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="643"><net_src comp="489" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="438" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: all_scores_V | {8 }
 - Input state : 
	Port: compute_all_scores : scores_source_V | {4 5 }
	Port: compute_all_scores : scores_target_V | {4 5 }
  - Chain level:
	State 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		nh_1 : 1
		indvar_flatten20_load : 1
		zext_ln91 : 2
		mul_ln91 : 3
		icmp_ln91 : 2
		add_ln91_1 : 2
		br_ln91 : 3
		indvar_flatten_load : 1
		add_ln91 : 2
		icmp_ln92 : 2
		select_ln91_1 : 3
		add_ln92_1 : 2
		select_ln92_3 : 3
		store_ln91 : 3
		store_ln91 : 4
		store_ln92 : 4
	State 2
		icmp_ln93 : 1
		and_ln91 : 2
		or_ln92 : 2
		select_ln92 : 2
		add_ln93 : 3
		store_ln93 : 4
	State 3
		n1_cast : 1
		empty : 2
		select_ln91 : 1
		mul_ln91_1 : 1
		mul_ln98 : 1
		trunc_ln91 : 2
		add_ln92 : 2
		select_ln92_1 : 3
		store_ln92 : 4
	State 4
		select_ln91_2 : 1
		empty_97 : 1
		add_ln98 : 1
		zext_ln92 : 2
		mul_ln92 : 3
		select_ln92_2 : 2
		select_ln92_2_cast : 3
		scores_source_V_addr : 4
		scores_source_V_load : 5
		add_ln712 : 1
		zext_ln712 : 2
		scores_target_V_addr : 3
		scores_target_V_load : 4
	State 5
		trunc_ln92 : 1
		trunc_ln712 : 1
		temp_V : 1
		add_ln95 : 2
		icmp_ln1548 : 2
		tmp : 2
		min_V : 3
		sext_ln1171 : 4
		r_V : 5
	State 6
		add_ln98_1 : 1
	State 7
	State 8
		all_scores_V_addr : 1
		lhs : 1
		zext_ln1245 : 2
		sext_ln712 : 1
		ret_V : 3
		trunc_ln : 4
		store_ln98 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln91_1_fu_192     |    0    |    0    |    18   |
|          |      add_ln91_fu_201      |    0    |    0    |    10   |
|          |     add_ln92_1_fu_221     |    0    |    0    |    17   |
|          |      add_ln93_fu_283      |    0    |    0    |    12   |
|    add   |      add_ln92_fu_330      |    0    |    0    |    12   |
|          |      empty_97_fu_356      |    0    |    0    |    16   |
|          |      add_ln712_fu_379     |    0    |    0    |    16   |
|          |       temp_V_fu_397       |    0    |    0    |    35   |
|          |      add_ln95_fu_403      |    0    |    0    |    34   |
|          |        ret_V_fu_463       |    0    |    0    |    52   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln91_1_fu_213   |    0    |    0    |    3    |
|          |    select_ln92_3_fu_227   |    0    |    0    |    10   |
|          |     select_ln92_fu_275    |    0    |    0    |    5    |
|          |     select_ln91_fu_301    |    0    |    0    |    5    |
|  select  |    select_ln92_1_fu_336   |    0    |    0    |    5    |
|          |    select_ln91_2_fu_348   |    0    |    0    |    9    |
|          |    select_ln92_2_fu_364   |    0    |    0    |    9    |
|          |        min_V_fu_423       |    0    |    0    |    28   |
|          |     select_ln96_fu_442    |    0    |    0    |    27   |
|----------|---------------------------|---------|---------|---------|
|          |     mul_ln91_1_fu_311     |    0    |    0    |    40   |
|    mul   |      mul_ln98_fu_320      |    0    |    0    |    40   |
|          |         grp_fu_498        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln91_fu_186     |    0    |    0    |    11   |
|   icmp   |      icmp_ln92_fu_207     |    0    |    0    |    11   |
|          |      icmp_ln93_fu_258     |    0    |    0    |    9    |
|          |     icmp_ln1548_fu_409    |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln91_fu_253      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln91_fu_264      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln92_fu_270      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_480        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| addmuladd|         grp_fu_489        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln91_fu_182     |    0    |    0    |    0    |
|          |       n1_cast_fu_297      |    0    |    0    |    0    |
|          |     zext_ln91_1_fu_308    |    0    |    0    |    0    |
|          |      zext_ln98_fu_317     |    0    |    0    |    0    |
|          |    add_ln92_cast_fu_353   |    0    |    0    |    0    |
|   zext   |     zext_ln98_1_fu_361    |    0    |    0    |    0    |
|          | select_ln92_2_cast_fu_371 |    0    |    0    |    0    |
|          |     zext_ln98_2_fu_376    |    0    |    0    |    0    |
|          |     zext_ln712_fu_384     |    0    |    0    |    0    |
|          |     zext_ln98_3_fu_435    |    0    |    0    |    0    |
|          |     zext_ln98_4_fu_438    |    0    |    0    |    0    |
|          |     zext_ln1245_fu_456    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln91_fu_326     |    0    |    0    |    0    |
|   trunc  |     trunc_ln92_fu_389     |    0    |    0    |    0    |
|          |     trunc_ln712_fu_393    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|         tmp_fu_415        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     sext_ln1171_fu_431    |    0    |    0    |    0    |
|          |     sext_ln712_fu_460     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         lhs_fu_448        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_469      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |    0    |   458   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln91_reg_549      |    3   |
|      add_ln92_reg_600      |    5   |
|      add_ln95_reg_620      |   27   |
|     add_ln98_1_reg_640     |   16   |
|      and_ln91_reg_567      |    1   |
|     icmp_ln1548_reg_625    |    1   |
|      icmp_ln91_reg_545     |    1   |
|      icmp_ln92_reg_554     |    1   |
|  indvar_flatten20_reg_533  |   11   |
|   indvar_flatten_reg_519   |   10   |
|     mul_ln91_1_reg_584     |    9   |
|      mul_ln98_reg_589      |   10   |
|       n1_cast_reg_579      |    9   |
|         n1_reg_512         |    5   |
|         n2_reg_505         |    5   |
|         nh_reg_526         |    3   |
|scores_source_V_addr_reg_610|    9   |
|scores_target_V_addr_reg_615|    9   |
|    select_ln91_1_reg_562   |    3   |
|    select_ln92_1_reg_605   |    5   |
|     select_ln92_reg_573    |    5   |
|     sext_ln1171_reg_630    |   45   |
|     trunc_ln91_reg_594     |    9   |
|      zext_ln91_reg_540     |    9   |
|     zext_ln98_3_reg_635    |   16   |
+----------------------------+--------+
|            Total           |   227  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_480    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_480    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_489    |  p1  |   2  |   5  |   10   ||    9    |
|     grp_fu_498    |  p0  |   2  |  28  |   56   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   122  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   458  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   227  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   227  |   512  |
+-----------+--------+--------+--------+--------+
