git clone --depth 1 --no-tags https://github.com/DimitrisT1804/final-project---ECE333-controller-ADXL362.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603549184
git clone --depth 1 --no-tags https://github.com/SinsIsHere/washing-machine-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600365420
git clone --depth 1 --no-tags https://github.com/MohabAmged/Siemens-EDA-Fv-Diploma-Formal-Track-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599066476
git clone --depth 1 --no-tags https://github.com/Ironsuper1/Open-Silicon-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598920107
git clone --depth 1 --no-tags https://github.com/skygreat/demo_pm1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603330418
git clone --depth 1 --no-tags https://github.com/wierzba100/SystemVerilog-Intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603393022
git clone --depth 1 --no-tags https://github.com/sicajc/string_maching_engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602880378
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Verilog-codes-for-System-Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603518206
git clone --depth 1 --no-tags https://github.com/497672776/myRSA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597604188
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/Digital-Logic-Laboratory-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598706471
git clone --depth 1 --no-tags https://github.com/jyotiraditya98/16bitcpu_jyoti.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598570188
git clone --depth 1 --no-tags https://github.com/Sreekeshr/Sample_ALU_4_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598983798
git clone --depth 1 --no-tags https://github.com/Iman9mo/logic-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599775498
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/8-Point_DIT_FFT_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599561641
git clone --depth 1 --no-tags https://github.com/FatemehNaeinian/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601629479
git clone --depth 1 --no-tags https://github.com/FatemehNaeinian/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601621967
git clone --depth 1 --no-tags https://github.com/akashdevuni/UART_RTL_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602155664
git clone --depth 1 --no-tags https://github.com/NoahHanks/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598197030
git clone --depth 1 --no-tags https://github.com/GabrielViniciusss/FSM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601407430
git clone --depth 1 --no-tags https://github.com/meeeeet/Password-Protected-locker-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601292423
git clone --depth 1 --no-tags https://github.com/Rach1t/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597336547
git clone --depth 1 --no-tags https://github.com/AarthikhaR/Verilog_Prgms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597350867
git clone --depth 1 --no-tags https://github.com/pbing/Wishbone_BSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599243229
git clone --depth 1 --no-tags https://github.com/NardeenMahfouzFakhrey/APB-UART-GPIO_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597893394
git clone --depth 1 --no-tags https://github.com/Felipedsi97/DATAPATH-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597312950
git clone --depth 1 --no-tags https://github.com/Felipedsi97/MIPS-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597637922
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/clock_stimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601217017
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Blinking_Led_on_CYCLONE_IV_DE0_NANO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604220461
git clone --depth 1 --no-tags https://github.com/alokvishwa10/32-bit-Risc-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603848268
git clone --depth 1 --no-tags https://github.com/trieut415/Multimodal-Counter-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603544389
git clone --depth 1 --no-tags https://github.com/karthdjd/APB_async_CDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603186176
git clone --depth 1 --no-tags https://github.com/hosseins17/single-cycle-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603751253
git clone --depth 1 --no-tags https://github.com/hosseins17/multi-cycle-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603752003
git clone --depth 1 --no-tags https://github.com/pjunes/SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603645549
git clone --depth 1 --no-tags https://github.com/lewisMW/FPGA-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602522307
git clone --depth 1 --no-tags https://github.com/ntpt7921/LSIDesign_BoundFlasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601973713
git clone --depth 1 --no-tags https://github.com/chrcha1/ee354_RTL_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602289431
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab4CS161LDatapathControlUnits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602774277
git clone --depth 1 --no-tags https://github.com/wxiaoyao17/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602938652
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/fixedpt-iterative-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600316439
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_stimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601215355
git clone --depth 1 --no-tags https://github.com/yllberisha/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601356059
git clone --depth 1 --no-tags https://github.com/ZuhairS5/CPU-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600567146
git clone --depth 1 --no-tags https://github.com/PCH73/Lab03-BlockParty-in-FallGuys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602936400
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603519721
git clone --depth 1 --no-tags https://github.com/CuppuccinoZhou/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603698728
git clone --depth 1 --no-tags https://github.com/ahmedkha2/16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602268736
git clone --depth 1 --no-tags https://github.com/ayhong16/ece350-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602258484
git clone --depth 1 --no-tags https://github.com/gutenkrahul088/Asynchronous-FIFO-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601121011
git clone --depth 1 --no-tags https://github.com/MostafaHassan0053/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602850370
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/fifo_stimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601217809
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/verilog-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598343939
git clone --depth 1 --no-tags https://github.com/IshiSingh210/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598461320
git clone --depth 1 --no-tags https://github.com/chminsta/Verilog_Practice_Table.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602558114
git clone --depth 1 --no-tags https://github.com/Wasai11/wasai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602342108
git clone --depth 1 --no-tags https://github.com/yong-shengLiu/ICDC_2019_univ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600405637
git clone --depth 1 --no-tags https://github.com/linh97abc/xilinx_ip_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600768807
git clone --depth 1 --no-tags https://github.com/ken2Libero/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601913977
git clone --depth 1 --no-tags https://github.com/xiaotianbc/SDRAM_controller_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599621846
git clone --depth 1 --no-tags https://github.com/Moondok/A-simplistic-image-processor-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600294982
git clone --depth 1 --no-tags https://github.com/riyagupta23/day-2--hamming-code-generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600349907
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Hardware-Verification-Calc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597993304
git clone --depth 1 --no-tags https://github.com/naveedabbasi/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598998389
git clone --depth 1 --no-tags https://github.com/M-e-r-c-y/Computer-Architecture-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598961066
git clone --depth 1 --no-tags https://github.com/LuongJonSilvers/MIPS-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599850611
git clone --depth 1 --no-tags https://github.com/muditha11/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599896114
git clone --depth 1 --no-tags https://github.com/if-else-if/ECE-564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599859283
git clone --depth 1 --no-tags https://github.com/mbozatzis/UART-protocol-HW-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603831829
git clone --depth 1 --no-tags https://github.com/HUAIJIE0314/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600361990
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601217357
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/100-days-of-rtl-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598729107
git clone --depth 1 --no-tags https://github.com/msimpsonbbx/fulladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598065029
git clone --depth 1 --no-tags https://github.com/selhatinenc/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597318870
git clone --depth 1 --no-tags https://github.com/gopmur/ld-final-project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598185742
git clone --depth 1 --no-tags https://github.com/jvnguyen102/ECE3829.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602119450
git clone --depth 1 --no-tags https://github.com/Sourabh-25/MIPS-Processor-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602251991
git clone --depth 1 --no-tags https://github.com/Parsa-Nassery/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603096750
git clone --depth 1 --no-tags https://github.com/DragosChileban/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599757310
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/msvsd2stepadc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597270620
git clone --depth 1 --no-tags https://github.com/chashim39/140Llab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598358415
git clone --depth 1 --no-tags https://github.com/Christopher-Hoag/Four-Function-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599026427
git clone --depth 1 --no-tags https://github.com/BoranCanOzel/Basic-Verilog-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600938836
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_tiny_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601216189
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_string_to_axis_data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601215804
git clone --depth 1 --no-tags https://github.com/wu1564/DigitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599055300
git clone --depth 1 --no-tags https://github.com/SinsIsHere/morse-encryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600373897
git clone --depth 1 --no-tags https://github.com/PCH73/Lab04-SimpleRecurrent-NeuralNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602938034
git clone --depth 1 --no-tags https://github.com/amirtaslimi/CA_lab_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604243217
git clone --depth 1 --no-tags https://github.com/anonsachin/semeion-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601753417
git clone --depth 1 --no-tags https://github.com/Archfx/rv32firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601816359
git clone --depth 1 --no-tags https://github.com/promisenike/digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601067001
git clone --depth 1 --no-tags https://github.com/MacLaurinTuo/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601864495
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/SMART_Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601731695
git clone --depth 1 --no-tags https://github.com/MrWonder323/OFDM_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600738017
git clone --depth 1 --no-tags https://github.com/actions-marketplace-validations/jge162_verilog_compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602760693
