#!/usr/bin/env perl
# -*- perl -*-

##
## Copyright (C) 2009 Intel Corporation
##
## This program is free software; you can redistribute it and/or
## modify it under the terms of the GNU General Public License
## as published by the Free Software Foundation; either version 2
## of the License, or (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
##

##
## Simple code for taking a Bluespec generated Verilog synthesis boundary
## wrapper and turning it into a black box for use in Xilinx xst.  This
## allows us to run each synthesis boundary separately through xst.
##

my $found_module = 0;

print "//\n";
print "// Black box stub generated by hasim-gen-black-box.  The stub will be\n";
print "// used by xst for compiling each synthesis boundary separately.\n";
print "//\n\n";

while (<STDIN>) {
    chomp;

    if (/^module /) {
        $found_module = 1;
    }

    last if (/^ *wire / || /^ *reg /);

    print $_ . "\n" if ($found_module);
}

print "endmodule\n";
