[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Display|Display>io_seg",
    "sources":[
      "~Display|Display>io_sw"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Display|BcdTable",
    "duplicate":"~Display|Display/dispMux:DisplayMultiplexer/sum1:BcdTable",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Display|BcdTable_1",
    "duplicate":"~Display|Display/dispMux:DisplayMultiplexer/pris:BcdTable",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]