module testVGA();

timeunit 10ns;

timeprecision 1ns;

logic frame_clk = 0;
logic	[18:0] read_address;
logic [7:0] curBGIndex


BackGroundROM zm0(.*);

always begin : CLOCK_GENERATION

#1 frame_clk = ~frame_clk;
end

initial begin : CLOCK_INITIALIZATION

   frame_clk = 0;
	
	end

initial begin : TEST_VECTORS

#3	read_address = 19'd02;

#20 read_address	=	19'd010;
 

 end
 
endmodule 