

================================================================
== Vitis HLS Report for 'svd_7_Pipeline_VITIS_LOOP_421_19'
================================================================
* Date:           Sun Feb  5 16:56:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_421_19  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     135|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      88|    -|
|Register             |        -|     -|      202|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      202|    1037|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U1821  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1822   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln421_fu_214_p2    |         +|   0|  0|  71|          64|           1|
    |add_ln422_1_fu_194_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln422_fu_174_p2    |         +|   0|  0|  14|           7|           7|
    |sub_ln422_fu_168_p2    |         -|   0|  0|  14|           7|           7|
    |icmp_ln421_fu_139_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 135|         118|          56|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ABt_V_address0               |  14|          3|    4|         12|
    |ABt_V_we0                    |   9|          2|    8|         16|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |k_14_fu_56                   |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  88|         19|   81|        168|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ABt_V_addr_4_reg_274         |   4|   0|    4|          0|
    |ABt_V_load_reg_284           |  64|   0|   64|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |k_14_fu_56                   |  64|   0|   64|          0|
    |mul7_reg_279                 |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 202|   0|  202|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_421_19|  return value|
|sext_ln425      |   in|   32|     ap_none|                        sext_ln425|        scalar|
|trunc_ln411_1   |   in|   32|     ap_none|                     trunc_ln411_1|        scalar|
|shl_ln          |   in|    7|     ap_none|                            shl_ln|        scalar|
|ABt_V_address0  |  out|    4|   ap_memory|                             ABt_V|         array|
|ABt_V_ce0       |  out|    1|   ap_memory|                             ABt_V|         array|
|ABt_V_we0       |  out|    8|   ap_memory|                             ABt_V|         array|
|ABt_V_d0        |  out|   64|   ap_memory|                             ABt_V|         array|
|ABt_V_q0        |   in|   64|   ap_memory|                             ABt_V|         array|
|ABt_V_address1  |  out|    4|   ap_memory|                             ABt_V|         array|
|ABt_V_ce1       |  out|    1|   ap_memory|                             ABt_V|         array|
|ABt_V_q1        |   in|   64|   ap_memory|                             ABt_V|         array|
|s_4_reload      |   in|   64|     ap_none|                        s_4_reload|        scalar|
|shl_ln16        |   in|    7|     ap_none|                          shl_ln16|        scalar|
+----------------+-----+-----+------------+----------------------------------+--------------+

