{"Source Block": ["hdl/projects/ad6676evb/vc707/system_top.v@189:199@HdlIdDef", "  output          spi_mosi;\n  input           spi_miso;\n\n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg     [63:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], "Clone Blocks": [["hdl/projects/ad6676evb/vc707/system_top.v@190:200", "  input           spi_miso;\n\n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg     [63:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@163:173", "  output          spi_mosi;\n  input           spi_miso;\n  \n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg    [63:0]   adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@141:151", "  inout           spi_sdio;\n  inout           adf4351_ld;\n\n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg     [31:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@164:174", "  input           spi_miso;\n  \n  // internal registers\n\n  reg             adc_dwr = 'd0;\n  reg    [63:0]   adc_ddata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"]], "Diff Content": {"Delete": [[194, "  reg             adc_dwr = 'd0;\n"]], "Add": []}}