<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86MCInstLower.cpp source code [llvm/llvm/lib/Target/X86/X86MCInstLower.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86MCInstLower.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86MCInstLower.cpp.html'>X86MCInstLower.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86MCInstLower.cpp - Convert X86 MachineInstr to an MCInst --------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains code to lower X86 MachineInstrs to their corresponding</i></td></tr>
<tr><th id="10">10</th><td><i>// MCInst records.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/X86ATTInstPrinter.h.html">"MCTargetDesc/X86ATTInstPrinter.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/X86InstComments.h.html">"MCTargetDesc/X86InstComments.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/X86TargetStreamer.h.html">"MCTargetDesc/X86TargetStreamer.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="Utils/X86ShuffleDecode.h.html">"Utils/X86ShuffleDecode.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86AsmPrinter.h.html">"X86AsmPrinter.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="X86ShuffleDecodeConstantPool.h.html">"X86ShuffleDecodeConstantPool.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/SmallString.h.html">"llvm/ADT/SmallString.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html">"llvm/CodeGen/MachineModuleInfoImpls.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/Mangler.h.html">"llvm/IR/Mangler.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/MC/MCInstBuilder.h.html">"llvm/MC/MCInstBuilder.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCSection.h.html">"llvm/MC/MCSection.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/MC/MCSectionELF.h.html">"llvm/MC/MCSectionELF.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbolELF.h.html">"llvm/MC/MCSymbolELF.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html">"llvm/Target/TargetLoweringObjectFile.h"</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>namespace</b> {</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="(anonymousnamespace)::X86MCInstLower">/// X86MCInstLower - This class is used to lower an MachineInstr into an MCInst.</i></td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</dfn> {</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-type='const llvm::MachineFunction &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-type='const llvm::TargetMachine &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::TM">TM</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCInstLower::MAI" title='(anonymous namespace)::X86MCInstLower::MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::MAI">MAI</dfn>;</td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-type='llvm::X86AsmPrinter &amp;' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" title='(anonymous namespace)::X86MCInstLower::X86MCInstLower' data-type='void (anonymous namespace)::X86MCInstLower::X86MCInstLower(const llvm::MachineFunction &amp; MF, llvm::X86AsmPrinter &amp; asmprinter)' data-ref="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE">X86MCInstLower</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="24MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="24MF">MF</dfn>, <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="local col5 decl" id="25asmprinter" title='asmprinter' data-type='llvm::X86AsmPrinter &amp;' data-ref="25asmprinter">asmprinter</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-type='Optional&lt;llvm::MCOperand&gt; (anonymous namespace)::X86MCInstLower::LowerMachineOperand(const llvm::MachineInstr * MI, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="26MI">MI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="27MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="64">64</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-type='void (anonymous namespace)::X86MCInstLower::Lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="28MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="29OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="29OutMI">OutMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-type='llvm::MCSymbol * (anonymous namespace)::X86MCInstLower::GetSymbolFromOperand(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="30MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="30MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-type='llvm::MCOperand (anonymous namespace)::X86MCInstLower::LowerSymbolOperand(const llvm::MachineOperand &amp; MO, llvm::MCSymbol * Sym) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="31MO">MO</dfn>, <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col2 decl" id="32Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="32Sym">Sym</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>private</b>:</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoMachO" title='llvm::MachineModuleInfoMachO' data-ref="llvm::MachineModuleInfoMachO">MachineModuleInfoMachO</a> &amp;<a class="tu decl" href="#_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" title='(anonymous namespace)::X86MCInstLower::getMachOMMI' data-type='llvm::MachineModuleInfoMachO &amp; (anonymous namespace)::X86MCInstLower::getMachOMMI() const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv">getMachOMMI</a>() <em>const</em>;</td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i  data-doc="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">// Emit a minimal sequence of nops spanning NumBytes bytes.</i></td></tr>
<tr><th id="76">76</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-type='void EmitNops(llvm::MCStreamer &amp; OS, unsigned int NumBytes, bool Is64Bit, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col3 decl" id="33OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="33OS">OS</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34NumBytes" title='NumBytes' data-type='unsigned int' data-ref="34NumBytes">NumBytes</dfn>, <em>bool</em> <dfn class="local col5 decl" id="35Is64Bit" title='Is64Bit' data-type='bool' data-ref="35Is64Bit">Is64Bit</dfn>,</td></tr>
<tr><th id="77">77</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="36STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="36STI">STI</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker" title='llvm::X86AsmPrinter::StackMapShadowTracker' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker">StackMapShadowTracker</a>::<dfn class="decl def" id="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" title='llvm::X86AsmPrinter::StackMapShadowTracker::count' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE">count</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="37Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="37Inst">Inst</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="38STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="38STI">STI</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                                 <a class="type" href="../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<dfn class="local col9 decl" id="39CodeEmitter" title='CodeEmitter' data-type='llvm::MCCodeEmitter *' data-ref="39CodeEmitter">CodeEmitter</dfn>) {</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow">InShadow</a>) {</td></tr>
<tr><th id="83">83</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>256</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col0 decl" id="40Code" title='Code' data-type='SmallString&lt;256&gt;' data-ref="40Code">Code</dfn>;</td></tr>
<tr><th id="84">84</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="41Fixups" title='Fixups' data-type='SmallVector&lt;llvm::MCFixup, 4&gt;' data-ref="41Fixups">Fixups</dfn>;</td></tr>
<tr><th id="85">85</th><td>    <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_svector_ostream" title='llvm::raw_svector_ostream' data-ref="llvm::raw_svector_ostream">raw_svector_ostream</a> <dfn class="local col2 decl" id="42VecOS" title='VecOS' data-type='llvm::raw_svector_ostream' data-ref="42VecOS">VecOS</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" title='llvm::raw_svector_ostream::raw_svector_ostream' data-ref="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE">(</a><a class="local col0 ref" href="#40Code" title='Code' data-ref="40Code">Code</a>);</td></tr>
<tr><th id="86">86</th><td>    <a class="local col9 ref" href="#39CodeEmitter" title='CodeEmitter' data-ref="39CodeEmitter">CodeEmitter</a>-&gt;<a class="virtual ref" href="../../../include/llvm/MC/MCCodeEmitter.h.html#_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</a>(<a class="local col7 ref" href="#37Inst" title='Inst' data-ref="37Inst">Inst</a>, <span class='refarg'><a class="local col2 ref" href="#42VecOS" title='VecOS' data-ref="42VecOS">VecOS</a></span>, <span class='refarg'><a class="local col1 ref" href="#41Fixups" title='Fixups' data-ref="41Fixups">Fixups</a></span>, <a class="local col8 ref" href="#38STI" title='STI' data-ref="38STI">STI</a>);</td></tr>
<tr><th id="87">87</th><td>    <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize">CurrentShadowSize</a> += <a class="local col0 ref" href="#40Code" title='Code' data-ref="40Code">Code</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize">CurrentShadowSize</a> &gt;= <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize">RequiredShadowSize</a>)</td></tr>
<tr><th id="89">89</th><td>      <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow">InShadow</a> = <b>false</b>; <i>// The shadow is big enough. Stop counting.</i></td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker" title='llvm::X86AsmPrinter::StackMapShadowTracker' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker">StackMapShadowTracker</a>::<dfn class="decl def" id="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</dfn>(</td></tr>
<tr><th id="94">94</th><td>    <a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col3 decl" id="43OutStreamer" title='OutStreamer' data-type='llvm::MCStreamer &amp;' data-ref="43OutStreamer">OutStreamer</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="44STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="44STI">STI</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow">InShadow</a> &amp;&amp; <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize">CurrentShadowSize</a> &lt; <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize">RequiredShadowSize</a>) {</td></tr>
<tr><th id="96">96</th><td>    <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::InShadow" title='llvm::X86AsmPrinter::StackMapShadowTracker::InShadow' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::InShadow">InShadow</a> = <b>false</b>;</td></tr>
<tr><th id="97">97</th><td>    <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="local col3 ref" href="#43OutStreamer" title='OutStreamer' data-ref="43OutStreamer">OutStreamer</a></span>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::RequiredShadowSize">RequiredShadowSize</a> - <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize" title='llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::CurrentShadowSize">CurrentShadowSize</a>,</td></tr>
<tr><th id="98">98</th><td>             <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::StackMapShadowTracker::MF" title='llvm::X86AsmPrinter::StackMapShadowTracker::MF' data-ref="llvm::X86AsmPrinter::StackMapShadowTracker::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="local col4 ref" href="#44STI" title='STI' data-ref="44STI">STI</a>);</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td>}</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="decl def" id="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="45Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="45Inst">Inst</dfn>) {</td></tr>
<tr><th id="103">103</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="104">104</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker">SMShadowTracker</a>.<a class="ref" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" title='llvm::X86AsmPrinter::StackMapShadowTracker::count' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE">count</a>(<span class='refarg'><a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>(), <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::CodeEmitter" title='llvm::X86AsmPrinter::CodeEmitter' data-ref="llvm::X86AsmPrinter::CodeEmitter">CodeEmitter</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>());</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" title='(anonymous namespace)::X86MCInstLower::X86MCInstLower' data-type='void (anonymous namespace)::X86MCInstLower::X86MCInstLower(const llvm::MachineFunction &amp; mf, llvm::X86AsmPrinter &amp; asmprinter)' data-ref="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE">X86MCInstLower</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="46mf" title='mf' data-type='const llvm::MachineFunction &amp;' data-ref="46mf">mf</dfn>,</td></tr>
<tr><th id="108">108</th><td>                               <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="local col7 decl" id="47asmprinter" title='asmprinter' data-type='llvm::X86AsmPrinter &amp;' data-ref="47asmprinter">asmprinter</dfn>)</td></tr>
<tr><th id="109">109</th><td>    : <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a>(<a class="local col6 ref" href="#46mf" title='mf' data-ref="46mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getContextEv" title='llvm::MachineFunction::getContext' data-ref="_ZNK4llvm15MachineFunction10getContextEv">getContext</a>()), <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</a>(<a class="local col6 ref" href="#46mf" title='mf' data-ref="46mf">mf</a>), <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::TM">TM</a>(<a class="local col6 ref" href="#46mf" title='mf' data-ref="46mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>()), <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MAI" title='(anonymous namespace)::X86MCInstLower::MAI' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::MAI">MAI</a>(*<a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::TM" title='(anonymous namespace)::X86MCInstLower::TM' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>()),</td></tr>
<tr><th id="110">110</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='w' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>(<a class="local col7 ref" href="#47asmprinter" title='asmprinter' data-ref="47asmprinter">asmprinter</a>) {}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoMachO" title='llvm::MachineModuleInfoMachO' data-ref="llvm::MachineModuleInfoMachO">MachineModuleInfoMachO</a> &amp;<a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" title='(anonymous namespace)::X86MCInstLower::getMachOMMI' data-type='llvm::MachineModuleInfoMachO &amp; (anonymous namespace)::X86MCInstLower::getMachOMMI() const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv">getMachOMMI</dfn>() <em>const</em> {</td></tr>
<tr><th id="113">113</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" title='llvm::MachineModuleInfo::getObjFileInfo' data-ref="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv">getObjFileInfo</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoMachO" title='llvm::MachineModuleInfoMachO' data-ref="llvm::MachineModuleInfoMachO">MachineModuleInfoMachO</a>&gt;();</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">/// GetSymbolFromOperand - Lower an MO_GlobalAddress or MO_ExternalSymbol</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">/// operand to an MCSymbol.</i></td></tr>
<tr><th id="118">118</th><td><a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-type='llvm::MCSymbol * (anonymous namespace)::X86MCInstLower::GetSymbolFromOperand(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="48MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="48MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="119">119</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="49DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="49DL">DL</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="120">120</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MO.isGlobal() || MO.isSymbol() || MO.isMBB()) &amp;&amp; &quot;Isn&apos;t a symbol reference&quot;) ? void (0) : __assert_fail (&quot;(MO.isGlobal() || MO.isSymbol() || MO.isMBB()) &amp;&amp; \&quot;Isn&apos;t a symbol reference\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 121, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() || <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) &amp;&amp;</td></tr>
<tr><th id="121">121</th><td>         <q>"Isn't a symbol reference"</q>);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col0 decl" id="50Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="50Sym">Sym</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>128</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col1 decl" id="51Name" title='Name' data-type='SmallString&lt;128&gt;' data-ref="51Name">Name</dfn>;</td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col2 decl" id="52Suffix" title='Suffix' data-type='llvm::StringRef' data-ref="52Suffix">Suffix</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>switch</b> (<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()) {</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DLLIMPORT" title='llvm::X86II::TOF::MO_DLLIMPORT' data-ref="llvm::X86II::TOF::MO_DLLIMPORT">MO_DLLIMPORT</a>:</td></tr>
<tr><th id="129">129</th><td>    <i>// Handle dllimport linkage.</i></td></tr>
<tr><th id="130">130</th><td>    <a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"__imp_"</q>;</td></tr>
<tr><th id="131">131</th><td>    <b>break</b>;</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_COFFSTUB" title='llvm::X86II::TOF::MO_COFFSTUB' data-ref="llvm::X86II::TOF::MO_COFFSTUB">MO_COFFSTUB</a>:</td></tr>
<tr><th id="133">133</th><td>    <a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>".refptr."</q>;</td></tr>
<tr><th id="134">134</th><td>    <b>break</b>;</td></tr>
<tr><th id="135">135</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>:</td></tr>
<tr><th id="137">137</th><td>    <a class="local col2 ref" href="#52Suffix" title='Suffix' data-ref="52Suffix">Suffix</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"$non_lazy_ptr"</q>;</td></tr>
<tr><th id="138">138</th><td>    <b>break</b>;</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (!<a class="local col2 ref" href="#52Suffix" title='Suffix' data-ref="52Suffix">Suffix</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="142">142</th><td>    <a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="local col9 ref" href="#49DL" title='DL' data-ref="49DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv" title='llvm::DataLayout::getPrivateGlobalPrefix' data-ref="_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv">getPrivateGlobalPrefix</a>();</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="145">145</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="53GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="53GV">GV</dfn> = <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="146">146</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getNameWithPrefix' data-ref="_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE">getNameWithPrefix</a>(<span class='refarg'><a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a></span>, <a class="local col3 ref" href="#53GV" title='GV' data-ref="53GV">GV</a>);</td></tr>
<tr><th id="147">147</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>()) {</td></tr>
<tr><th id="148">148</th><td>    <a class="type" href="../../../include/llvm/IR/Mangler.h.html#llvm::Mangler" title='llvm::Mangler' data-ref="llvm::Mangler">Mangler</a>::<a class="ref" href="../../../include/llvm/IR/Mangler.h.html#_ZN4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEERKNS_5TwineERKNS_10DataLayoutE" title='llvm::Mangler::getNameWithPrefix' data-ref="_ZN4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEERKNS_5TwineERKNS_10DataLayoutE">getNameWithPrefix</a>(<span class='refarg'><a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>(), <a class="local col9 ref" href="#49DL" title='DL' data-ref="49DL">DL</a>);</td></tr>
<tr><th id="149">149</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="150">150</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Suffix.empty()) ? void (0) : __assert_fail (&quot;Suffix.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52Suffix" title='Suffix' data-ref="52Suffix">Suffix</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>());</td></tr>
<tr><th id="151">151</th><td>    <a class="local col0 ref" href="#50Sym" title='Sym' data-ref="50Sym">Sym</a> = <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#52Suffix" title='Suffix' data-ref="52Suffix">Suffix</a>;</td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (!<a class="local col0 ref" href="#50Sym" title='Sym' data-ref="50Sym">Sym</a>)</td></tr>
<tr><th id="156">156</th><td>    <a class="local col0 ref" href="#50Sym" title='Sym' data-ref="50Sym">Sym</a> = <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE"></a><a class="local col1 ref" href="#51Name" title='Name' data-ref="51Name">Name</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// If the target flags on the operand changes the name of the symbol, do that</i></td></tr>
<tr><th id="159">159</th><td><i>  // before we return the symbol.</i></td></tr>
<tr><th id="160">160</th><td>  <b>switch</b> (<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()) {</td></tr>
<tr><th id="161">161</th><td>  <b>default</b>:</td></tr>
<tr><th id="162">162</th><td>    <b>break</b>;</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_COFFSTUB" title='llvm::X86II::TOF::MO_COFFSTUB' data-ref="llvm::X86II::TOF::MO_COFFSTUB">MO_COFFSTUB</a>: {</td></tr>
<tr><th id="164">164</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoCOFF" title='llvm::MachineModuleInfoCOFF' data-ref="llvm::MachineModuleInfoCOFF">MachineModuleInfoCOFF</a> &amp;<dfn class="local col4 decl" id="54MMICOFF" title='MMICOFF' data-type='llvm::MachineModuleInfoCOFF &amp;' data-ref="54MMICOFF">MMICOFF</dfn> =</td></tr>
<tr><th id="165">165</th><td>        <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo14getObjFileInfoEv" title='llvm::MachineModuleInfo::getObjFileInfo' data-ref="_ZN4llvm17MachineModuleInfo14getObjFileInfoEv">getObjFileInfo</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#llvm::MachineModuleInfoCOFF" title='llvm::MachineModuleInfoCOFF' data-ref="llvm::MachineModuleInfoCOFF">MachineModuleInfoCOFF</a>&gt;();</td></tr>
<tr><th id="166">166</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy">StubValueTy</a> &amp;<dfn class="local col5 decl" id="55StubSym" title='StubSym' data-type='MachineModuleInfoImpl::StubValueTy &amp;' data-ref="55StubSym">StubSym</dfn> = <a class="local col4 ref" href="#54MMICOFF" title='MMICOFF' data-ref="54MMICOFF">MMICOFF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#_ZN4llvm21MachineModuleInfoCOFF14getGVStubEntryEPNS_8MCSymbolE" title='llvm::MachineModuleInfoCOFF::getGVStubEntry' data-ref="_ZN4llvm21MachineModuleInfoCOFF14getGVStubEntryEPNS_8MCSymbolE">getGVStubEntry</a>(<a class="local col0 ref" href="#50Sym" title='Sym' data-ref="50Sym">Sym</a>);</td></tr>
<tr><th id="167">167</th><td>    <b>if</b> (!<a class="local col5 ref" href="#55StubSym" title='StubSym' data-ref="55StubSym">StubSym</a>.<a class="ref" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>()) {</td></tr>
<tr><th id="168">168</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isGlobal() &amp;&amp; &quot;Extern symbol not handled yet&quot;) ? void (0) : __assert_fail (&quot;MO.isGlobal() &amp;&amp; \&quot;Extern symbol not handled yet\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 168, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <q>"Extern symbol not handled yet"</q>);</td></tr>
<tr><th id="169">169</th><td>      <a class="local col5 ref" href="#55StubSym" title='StubSym' data-ref="55StubSym">StubSym</a> <a class="ref" href="../../../include/llvm/ADT/PointerIntPair.h.html#44" title='llvm::PointerIntPair&lt;llvm::MCSymbol *, 1, bool, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt;, llvm::PointerIntPairInfo&lt;llvm::MCSymbol *, 1, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt; &gt; &gt;::operator=' data-ref="_ZN4llvm14PointerIntPairIPNS_8MCSymbolELj1EbNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEaSEOS7_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy">StubValueTy</a><a class="ref" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_">(</a></td></tr>
<tr><th id="170">170</th><td>          <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getSymbol' data-ref="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE">getSymbol</a>(<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()), <b>true</b>);</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>    <b>break</b>;</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>: {</td></tr>
<tr><th id="176">176</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy">StubValueTy</a> &amp;<dfn class="local col6 decl" id="56StubSym" title='StubSym' data-type='MachineModuleInfoImpl::StubValueTy &amp;' data-ref="56StubSym">StubSym</dfn> =</td></tr>
<tr><th id="177">177</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv" title='(anonymous namespace)::X86MCInstLower::getMachOMMI' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower11getMachOMMIEv">getMachOMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html#_ZN4llvm22MachineModuleInfoMachO14getGVStubEntryEPNS_8MCSymbolE" title='llvm::MachineModuleInfoMachO::getGVStubEntry' data-ref="_ZN4llvm22MachineModuleInfoMachO14getGVStubEntryEPNS_8MCSymbolE">getGVStubEntry</a>(<a class="local col0 ref" href="#50Sym" title='Sym' data-ref="50Sym">Sym</a>);</td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (!<a class="local col6 ref" href="#56StubSym" title='StubSym' data-ref="56StubSym">StubSym</a>.<a class="ref" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>()) {</td></tr>
<tr><th id="179">179</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isGlobal() &amp;&amp; &quot;Extern symbol not handled yet&quot;) ? void (0) : __assert_fail (&quot;MO.isGlobal() &amp;&amp; \&quot;Extern symbol not handled yet\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 179, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <q>"Extern symbol not handled yet"</q>);</td></tr>
<tr><th id="180">180</th><td>      <a class="local col6 ref" href="#56StubSym" title='StubSym' data-ref="56StubSym">StubSym</a> <a class="ref" href="../../../include/llvm/ADT/PointerIntPair.h.html#44" title='llvm::PointerIntPair&lt;llvm::MCSymbol *, 1, bool, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt;, llvm::PointerIntPairInfo&lt;llvm::MCSymbol *, 1, llvm::PointerLikeTypeTraits&lt;llvm::MCSymbol *&gt; &gt; &gt;::operator=' data-ref="_ZN4llvm14PointerIntPairIPNS_8MCSymbolELj1EbNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEaSEOS7_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl" title='llvm::MachineModuleInfoImpl' data-ref="llvm::MachineModuleInfoImpl">MachineModuleInfoImpl</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfoImpl::StubValueTy" title='llvm::MachineModuleInfoImpl::StubValueTy' data-type='PointerIntPair&lt;llvm::MCSymbol *, 1, bool&gt;' data-ref="llvm::MachineModuleInfoImpl::StubValueTy">StubValueTy</a><a class="ref" href="../../../include/llvm/ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_">(</a></td></tr>
<tr><th id="181">181</th><td>          <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getSymbol' data-ref="_ZNK4llvm10AsmPrinter9getSymbolEPKNS_11GlobalValueE">getSymbol</a>(<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()),</td></tr>
<tr><th id="182">182</th><td>          !<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue18hasInternalLinkageEv" title='llvm::GlobalValue::hasInternalLinkage' data-ref="_ZNK4llvm11GlobalValue18hasInternalLinkageEv">hasInternalLinkage</a>());</td></tr>
<tr><th id="183">183</th><td>    }</td></tr>
<tr><th id="184">184</th><td>    <b>break</b>;</td></tr>
<tr><th id="185">185</th><td>  }</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <b>return</b> <a class="local col0 ref" href="#50Sym" title='Sym' data-ref="50Sym">Sym</a>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-type='llvm::MCOperand (anonymous namespace)::X86MCInstLower::LowerSymbolOperand(const llvm::MachineOperand &amp; MO, llvm::MCSymbol * Sym) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="57MO">MO</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                             <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col8 decl" id="58Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="58Sym">Sym</dfn>) <em>const</em> {</td></tr>
<tr><th id="193">193</th><td>  <i>// FIXME: We would like an efficient form for this, so we don't have to do a</i></td></tr>
<tr><th id="194">194</th><td><i>  // lot of extra uniquing.</i></td></tr>
<tr><th id="195">195</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="59Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="59Expr">Expr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="196">196</th><td>  <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind" title='llvm::MCSymbolRefExpr::VariantKind' data-ref="llvm::MCSymbolRefExpr::VariantKind">VariantKind</a> <dfn class="local col0 decl" id="60RefKind" title='RefKind' data-type='MCSymbolRefExpr::VariantKind' data-ref="60RefKind">RefKind</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_None" title='llvm::MCSymbolRefExpr::VariantKind::VK_None' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_None">VK_None</a>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <b>switch</b> (<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()) {</td></tr>
<tr><th id="199">199</th><td>  <b>default</b>:</td></tr>
<tr><th id="200">200</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown target flag on GV operand&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 200)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown target flag on GV operand"</q>);</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_NO_FLAG" title='llvm::X86II::TOF::MO_NO_FLAG' data-ref="llvm::X86II::TOF::MO_NO_FLAG">MO_NO_FLAG</a>: <i>// No flag.</i></td></tr>
<tr><th id="202">202</th><td>  <i>// These affect the name of the symbol, not any suffix.</i></td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DLLIMPORT" title='llvm::X86II::TOF::MO_DLLIMPORT' data-ref="llvm::X86II::TOF::MO_DLLIMPORT">MO_DLLIMPORT</a>:</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_COFFSTUB" title='llvm::X86II::TOF::MO_COFFSTUB' data-ref="llvm::X86II::TOF::MO_COFFSTUB">MO_COFFSTUB</a>:</td></tr>
<tr><th id="206">206</th><td>    <b>break</b>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TLVP" title='llvm::X86II::TOF::MO_TLVP' data-ref="llvm::X86II::TOF::MO_TLVP">MO_TLVP</a>:</td></tr>
<tr><th id="209">209</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLVP" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLVP' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLVP">VK_TLVP</a>;</td></tr>
<tr><th id="210">210</th><td>    <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TLVP_PIC_BASE" title='llvm::X86II::TOF::MO_TLVP_PIC_BASE' data-ref="llvm::X86II::TOF::MO_TLVP_PIC_BASE">MO_TLVP_PIC_BASE</a>:</td></tr>
<tr><th id="212">212</th><td>    <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col8 ref" href="#58Sym" title='Sym' data-ref="58Sym">Sym</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLVP" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLVP' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLVP">VK_TLVP</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="213">213</th><td>    <i>// Subtract the pic base.</i></td></tr>
<tr><th id="214">214</th><td>    <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(</td></tr>
<tr><th id="215">215</th><td>        <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="216">216</th><td>    <b>break</b>;</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_SECREL" title='llvm::X86II::TOF::MO_SECREL' data-ref="llvm::X86II::TOF::MO_SECREL">MO_SECREL</a>:</td></tr>
<tr><th id="218">218</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_SECREL" title='llvm::MCSymbolRefExpr::VariantKind::VK_SECREL' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_SECREL">VK_SECREL</a>;</td></tr>
<tr><th id="219">219</th><td>    <b>break</b>;</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TLSGD" title='llvm::X86II::TOF::MO_TLSGD' data-ref="llvm::X86II::TOF::MO_TLSGD">MO_TLSGD</a>:</td></tr>
<tr><th id="221">221</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD">VK_TLSGD</a>;</td></tr>
<tr><th id="222">222</th><td>    <b>break</b>;</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TLSLD" title='llvm::X86II::TOF::MO_TLSLD' data-ref="llvm::X86II::TOF::MO_TLSLD">MO_TLSLD</a>:</td></tr>
<tr><th id="224">224</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLSLD" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLSLD' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLSLD">VK_TLSLD</a>;</td></tr>
<tr><th id="225">225</th><td>    <b>break</b>;</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TLSLDM" title='llvm::X86II::TOF::MO_TLSLDM' data-ref="llvm::X86II::TOF::MO_TLSLDM">MO_TLSLDM</a>:</td></tr>
<tr><th id="227">227</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLSLDM" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLSLDM' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLSLDM">VK_TLSLDM</a>;</td></tr>
<tr><th id="228">228</th><td>    <b>break</b>;</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTTPOFF" title='llvm::X86II::TOF::MO_GOTTPOFF' data-ref="llvm::X86II::TOF::MO_GOTTPOFF">MO_GOTTPOFF</a>:</td></tr>
<tr><th id="230">230</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOTTPOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOTTPOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOTTPOFF">VK_GOTTPOFF</a>;</td></tr>
<tr><th id="231">231</th><td>    <b>break</b>;</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_INDNTPOFF" title='llvm::X86II::TOF::MO_INDNTPOFF' data-ref="llvm::X86II::TOF::MO_INDNTPOFF">MO_INDNTPOFF</a>:</td></tr>
<tr><th id="233">233</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_INDNTPOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_INDNTPOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_INDNTPOFF">VK_INDNTPOFF</a>;</td></tr>
<tr><th id="234">234</th><td>    <b>break</b>;</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TPOFF" title='llvm::X86II::TOF::MO_TPOFF' data-ref="llvm::X86II::TOF::MO_TPOFF">MO_TPOFF</a>:</td></tr>
<tr><th id="236">236</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TPOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_TPOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TPOFF">VK_TPOFF</a>;</td></tr>
<tr><th id="237">237</th><td>    <b>break</b>;</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DTPOFF" title='llvm::X86II::TOF::MO_DTPOFF' data-ref="llvm::X86II::TOF::MO_DTPOFF">MO_DTPOFF</a>:</td></tr>
<tr><th id="239">239</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_DTPOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_DTPOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_DTPOFF">VK_DTPOFF</a>;</td></tr>
<tr><th id="240">240</th><td>    <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_NTPOFF" title='llvm::X86II::TOF::MO_NTPOFF' data-ref="llvm::X86II::TOF::MO_NTPOFF">MO_NTPOFF</a>:</td></tr>
<tr><th id="242">242</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_NTPOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_NTPOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_NTPOFF">VK_NTPOFF</a>;</td></tr>
<tr><th id="243">243</th><td>    <b>break</b>;</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTNTPOFF" title='llvm::X86II::TOF::MO_GOTNTPOFF' data-ref="llvm::X86II::TOF::MO_GOTNTPOFF">MO_GOTNTPOFF</a>:</td></tr>
<tr><th id="245">245</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOTNTPOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOTNTPOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOTNTPOFF">VK_GOTNTPOFF</a>;</td></tr>
<tr><th id="246">246</th><td>    <b>break</b>;</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTPCREL" title='llvm::X86II::TOF::MO_GOTPCREL' data-ref="llvm::X86II::TOF::MO_GOTPCREL">MO_GOTPCREL</a>:</td></tr>
<tr><th id="248">248</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL">VK_GOTPCREL</a>;</td></tr>
<tr><th id="249">249</th><td>    <b>break</b>;</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOT" title='llvm::X86II::TOF::MO_GOT' data-ref="llvm::X86II::TOF::MO_GOT">MO_GOT</a>:</td></tr>
<tr><th id="251">251</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOT" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOT' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOT">VK_GOT</a>;</td></tr>
<tr><th id="252">252</th><td>    <b>break</b>;</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTOFF" title='llvm::X86II::TOF::MO_GOTOFF' data-ref="llvm::X86II::TOF::MO_GOTOFF">MO_GOTOFF</a>:</td></tr>
<tr><th id="254">254</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOTOFF" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOTOFF' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOTOFF">VK_GOTOFF</a>;</td></tr>
<tr><th id="255">255</th><td>    <b>break</b>;</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PLT" title='llvm::X86II::TOF::MO_PLT' data-ref="llvm::X86II::TOF::MO_PLT">MO_PLT</a>:</td></tr>
<tr><th id="257">257</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_PLT" title='llvm::MCSymbolRefExpr::VariantKind::VK_PLT' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_PLT">VK_PLT</a>;</td></tr>
<tr><th id="258">258</th><td>    <b>break</b>;</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_ABS8" title='llvm::X86II::TOF::MO_ABS8' data-ref="llvm::X86II::TOF::MO_ABS8">MO_ABS8</a>:</td></tr>
<tr><th id="260">260</th><td>    <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_X86_ABS8" title='llvm::MCSymbolRefExpr::VariantKind::VK_X86_ABS8' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_X86_ABS8">VK_X86_ABS8</a>;</td></tr>
<tr><th id="261">261</th><td>    <b>break</b>;</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PIC_BASE_OFFSET" title='llvm::X86II::TOF::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::TOF::MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>:</td></tr>
<tr><th id="263">263</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>:</td></tr>
<tr><th id="264">264</th><td>    <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col8 ref" href="#58Sym" title='Sym' data-ref="58Sym">Sym</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="265">265</th><td>    <i>// Subtract the pic base.</i></td></tr>
<tr><th id="266">266</th><td>    <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(</td></tr>
<tr><th id="267">267</th><td>        <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MF" title='(anonymous namespace)::X86MCInstLower::MF' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) {</td></tr>
<tr><th id="269">269</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MAI.doesSetDirectiveSuppressReloc()) ? void (0) : __assert_fail (&quot;MAI.doesSetDirectiveSuppressReloc()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::MAI" title='(anonymous namespace)::X86MCInstLower::MAI' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::MAI">MAI</a>.<a class="ref" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo29doesSetDirectiveSuppressRelocEv" title='llvm::MCAsmInfo::doesSetDirectiveSuppressReloc' data-ref="_ZNK4llvm9MCAsmInfo29doesSetDirectiveSuppressRelocEv">doesSetDirectiveSuppressReloc</a>());</td></tr>
<tr><th id="270">270</th><td>      <i>// If .set directive is supported, use it to reduce the number of</i></td></tr>
<tr><th id="271">271</th><td><i>      // relocations the assembler will generate for differences between</i></td></tr>
<tr><th id="272">272</th><td><i>      // local labels. This is only safe when the symbols are in the same</i></td></tr>
<tr><th id="273">273</th><td><i>      // section so we are restricting it to jumptable references.</i></td></tr>
<tr><th id="274">274</th><td>      <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="61Label" title='Label' data-type='llvm::MCSymbol *' data-ref="61Label">Label</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEb">createTempSymbol</a>();</td></tr>
<tr><th id="275">275</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14EmitAssignmentEPNS_8MCSymbolEPKNS_6MCExprE" title='llvm::MCStreamer::EmitAssignment' data-ref="_ZN4llvm10MCStreamer14EmitAssignmentEPNS_8MCSymbolEPKNS_6MCExprE">EmitAssignment</a>(<a class="local col1 ref" href="#61Label" title='Label' data-ref="61Label">Label</a>, <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a>);</td></tr>
<tr><th id="276">276</th><td>      <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col1 ref" href="#61Label" title='Label' data-ref="61Label">Label</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="277">277</th><td>    }</td></tr>
<tr><th id="278">278</th><td>    <b>break</b>;</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a>)</td></tr>
<tr><th id="282">282</th><td>    <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col8 ref" href="#58Sym" title='Sym' data-ref="58Sym">Sym</a>, <a class="local col0 ref" href="#60RefKind" title='RefKind' data-ref="60RefKind">RefKind</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (!<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() &amp;&amp; !<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>())</td></tr>
<tr><th id="285">285</th><td>    <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="286">286</th><td>        <a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::Ctx" title='(anonymous namespace)::X86MCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="287">287</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col9 ref" href="#59Expr" title='Expr' data-ref="59Expr">Expr</a>);</td></tr>
<tr><th id="288">288</th><td>}</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">/// Simplify FOO $imm, %{al,ax,eax,rax} to FOO $imm, for instruction with</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">/// a short fixed-register form.</i></td></tr>
<tr><th id="292">292</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj" title='SimplifyShortImmForm' data-type='void SimplifyShortImmForm(llvm::MCInst &amp; Inst, unsigned int Opcode)' data-ref="_ZL20SimplifyShortImmFormRN4llvm6MCInstEj">SimplifyShortImmForm</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="62Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="62Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="63Opcode" title='Opcode' data-type='unsigned int' data-ref="63Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="293">293</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64ImmOp" title='ImmOp' data-type='unsigned int' data-ref="64ImmOp">ImmOp</dfn> = <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="294">294</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getOperand(0).isReg() &amp;&amp; (Inst.getOperand(ImmOp).isImm() || Inst.getOperand(ImmOp).isExpr()) &amp;&amp; ((Inst.getNumOperands() == 3 &amp;&amp; Inst.getOperand(1).isReg() &amp;&amp; Inst.getOperand(0).getReg() == Inst.getOperand(1).getReg()) || Inst.getNumOperands() == 2) &amp;&amp; &quot;Unexpected instruction!&quot;) ? void (0) : __assert_fail (&quot;Inst.getOperand(0).isReg() &amp;&amp; (Inst.getOperand(ImmOp).isImm() || Inst.getOperand(ImmOp).isExpr()) &amp;&amp; ((Inst.getNumOperands() == 3 &amp;&amp; Inst.getOperand(1).isReg() &amp;&amp; Inst.getOperand(0).getReg() == Inst.getOperand(1).getReg()) || Inst.getNumOperands() == 2) &amp;&amp; \&quot;Unexpected instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 299, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="295">295</th><td>         (<a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64ImmOp" title='ImmOp' data-ref="64ImmOp">ImmOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() || <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64ImmOp" title='ImmOp' data-ref="64ImmOp">ImmOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) &amp;&amp;</td></tr>
<tr><th id="296">296</th><td>         ((<a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>3</var> &amp;&amp; <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="297">297</th><td>           <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="298">298</th><td>          <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="299">299</th><td>         <q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i>// Check whether the destination register can be fixed.</i></td></tr>
<tr><th id="302">302</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65Reg" title='Reg' data-type='unsigned int' data-ref="65Reg">Reg</dfn> = <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (Reg != X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span> &amp;&amp; Reg != X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span> &amp;&amp; Reg != X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span> &amp;&amp; Reg != X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>)</td></tr>
<tr><th id="304">304</th><td>    <b>return</b>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i>// If so, rewrite the instruction.</i></td></tr>
<tr><th id="307">307</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col6 decl" id="66Saved" title='Saved' data-type='llvm::MCOperand' data-ref="66Saved">Saved</dfn> = <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64ImmOp" title='ImmOp' data-ref="64ImmOp">ImmOp</a>);</td></tr>
<tr><th id="308">308</th><td>  <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="309">309</th><td>  <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col3 ref" href="#63Opcode" title='Opcode' data-ref="63Opcode">Opcode</a>);</td></tr>
<tr><th id="310">310</th><td>  <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col6 ref" href="#66Saved" title='Saved' data-ref="66Saved">Saved</a>);</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZL13SimplifyMOVSXRN4llvm6MCInstE">/// If a movsx instruction has a shorter encoding for the used register</i></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZL13SimplifyMOVSXRN4llvm6MCInstE">/// simplify the instruction to use it instead.</i></td></tr>
<tr><th id="315">315</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13SimplifyMOVSXRN4llvm6MCInstE" title='SimplifyMOVSX' data-type='void SimplifyMOVSX(llvm::MCInst &amp; Inst)' data-ref="_ZL13SimplifyMOVSXRN4llvm6MCInstE">SimplifyMOVSX</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="67Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="67Inst">Inst</dfn>) {</td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="68NewOpcode">NewOpcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="317">317</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69Op0" title='Op0' data-type='unsigned int' data-ref="69Op0">Op0</dfn> = <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(), <dfn class="local col0 decl" id="70Op1" title='Op1' data-type='unsigned int' data-ref="70Op1">Op1</dfn> = <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="318">318</th><td>  <b>switch</b> (<a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="319">319</th><td>  <b>default</b>:</td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected instruction!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 320)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>: <i>// movsbw %al, %ax   --&gt; cbtw</i></td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (Op0 == X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span> &amp;&amp; Op1 == X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>)</td></tr>
<tr><th id="323">323</th><td>      NewOpcode = X86::<span class='error' title="no member named &apos;CBW&apos; in namespace &apos;llvm::X86&apos;">CBW</span>;</td></tr>
<tr><th id="324">324</th><td>    <b>break</b>;</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rr16</span>: <i>// movswl %ax, %eax  --&gt; cwtl</i></td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (Op0 == X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span> &amp;&amp; Op1 == X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>)</td></tr>
<tr><th id="327">327</th><td>      NewOpcode = X86::<span class='error' title="no member named &apos;CWDE&apos; in namespace &apos;llvm::X86&apos;">CWDE</span>;</td></tr>
<tr><th id="328">328</th><td>    <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rr32&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rr32</span>: <i>// movslq %eax, %rax --&gt; cltq</i></td></tr>
<tr><th id="330">330</th><td>    <b>if</b> (Op0 == X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span> &amp;&amp; Op1 == X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>)</td></tr>
<tr><th id="331">331</th><td>      NewOpcode = X86::<span class='error' title="no member named &apos;CDQE&apos; in namespace &apos;llvm::X86&apos;">CDQE</span>;</td></tr>
<tr><th id="332">332</th><td>    <b>break</b>;</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <b>if</b> (<a class="local col8 ref" href="#68NewOpcode" title='NewOpcode' data-ref="68NewOpcode">NewOpcode</a> != <var>0</var>) {</td></tr>
<tr><th id="336">336</th><td>    <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst">Inst</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="337">337</th><td>    <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col8 ref" href="#68NewOpcode" title='NewOpcode' data-ref="68NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td>}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i class="doc" data-doc="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj">/// Simplify things like MOV32rm to MOV32o32a.</i></td></tr>
<tr><th id="342">342</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj" title='SimplifyShortMoveForm' data-type='void SimplifyShortMoveForm(llvm::X86AsmPrinter &amp; Printer, llvm::MCInst &amp; Inst, unsigned int Opcode)' data-ref="_ZL21SimplifyShortMoveFormRN4llvm13X86AsmPrinterERNS_6MCInstEj">SimplifyShortMoveForm</dfn>(<a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a> &amp;<dfn class="local col1 decl" id="71Printer" title='Printer' data-type='llvm::X86AsmPrinter &amp;' data-ref="71Printer">Printer</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="72Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="72Inst">Inst</dfn>,</td></tr>
<tr><th id="343">343</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="73Opcode" title='Opcode' data-type='unsigned int' data-ref="73Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <i>// Don't make these simplifications in 64-bit mode; other assemblers don't</i></td></tr>
<tr><th id="345">345</th><td><i>  // perform them because they make the code larger.</i></td></tr>
<tr><th id="346">346</th><td>  <b>if</b> (<a class="local col1 ref" href="#71Printer" title='Printer' data-ref="71Printer">Printer</a>.<a class="ref" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="347">347</th><td>    <b>return</b>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="local col4 decl" id="74IsStore" title='IsStore' data-type='bool' data-ref="74IsStore">IsStore</dfn> = <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>();</td></tr>
<tr><th id="350">350</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75AddrBase" title='AddrBase' data-type='unsigned int' data-ref="75AddrBase">AddrBase</dfn> = <a class="local col4 ref" href="#74IsStore" title='IsStore' data-ref="74IsStore">IsStore</a>;</td></tr>
<tr><th id="351">351</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76RegOp" title='RegOp' data-type='unsigned int' data-ref="76RegOp">RegOp</dfn> = <a class="local col4 ref" href="#74IsStore" title='IsStore' data-ref="74IsStore">IsStore</a> ? <var>0</var> : <var>5</var>;</td></tr>
<tr><th id="352">352</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77AddrOp" title='AddrOp' data-type='unsigned int' data-ref="77AddrOp">AddrOp</dfn> = <a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + <var>3</var>;</td></tr>
<tr><th id="353">353</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getNumOperands() == 6 &amp;&amp; Inst.getOperand(RegOp).isReg() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrBaseReg).isReg() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrScaleAmt).isImm() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrIndexReg).isReg() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrSegmentReg).isReg() &amp;&amp; (Inst.getOperand(AddrOp).isExpr() || Inst.getOperand(AddrOp).isImm()) &amp;&amp; &quot;Unexpected instruction!&quot;) ? void (0) : __assert_fail (&quot;Inst.getNumOperands() == 6 &amp;&amp; Inst.getOperand(RegOp).isReg() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrBaseReg).isReg() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrScaleAmt).isImm() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrIndexReg).isReg() &amp;&amp; Inst.getOperand(AddrBase + X86::AddrSegmentReg).isReg() &amp;&amp; (Inst.getOperand(AddrOp).isExpr() || Inst.getOperand(AddrOp).isImm()) &amp;&amp; \&quot;Unexpected instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 360, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="354">354</th><td>      <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>6</var> &amp;&amp; <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#76RegOp" title='RegOp' data-ref="76RegOp">RegOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="355">355</th><td>      <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="356">356</th><td>      <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="357">357</th><td>      <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="358">358</th><td>      <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="359">359</th><td>      (<a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrOp" title='AddrOp' data-ref="77AddrOp">AddrOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() || <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrOp" title='AddrOp' data-ref="77AddrOp">AddrOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>      <q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i>// Check whether the destination register can be fixed.</i></td></tr>
<tr><th id="363">363</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='unsigned int' data-ref="78Reg">Reg</dfn> = <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#76RegOp" title='RegOp' data-ref="76RegOp">RegOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (Reg != X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span> &amp;&amp; Reg != X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span> &amp;&amp; Reg != X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span> &amp;&amp; Reg != X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>)</td></tr>
<tr><th id="365">365</th><td>    <b>return</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// Check whether this is an absolute address.</i></td></tr>
<tr><th id="368">368</th><td><i>  // FIXME: We know TLVP symbol refs aren't, but there should be a better way</i></td></tr>
<tr><th id="369">369</th><td><i>  // to do this here.</i></td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <dfn class="local col9 decl" id="79Absolute" title='Absolute' data-type='bool' data-ref="79Absolute">Absolute</dfn> = <b>true</b>;</td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrOp" title='AddrOp' data-ref="77AddrOp">AddrOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="372">372</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="80MCE" title='MCE' data-type='const llvm::MCExpr *' data-ref="80MCE">MCE</dfn> = <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrOp" title='AddrOp' data-ref="77AddrOp">AddrOp</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="373">373</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col1 decl" id="81SRE" title='SRE' data-type='const llvm::MCSymbolRefExpr *' data-ref="81SRE"><a class="local col1 ref" href="#81SRE" title='SRE' data-ref="81SRE">SRE</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col0 ref" href="#80MCE" title='MCE' data-ref="80MCE">MCE</a>))</td></tr>
<tr><th id="374">374</th><td>      <b>if</b> (<a class="local col1 ref" href="#81SRE" title='SRE' data-ref="81SRE">SRE</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLVP" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLVP' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLVP">VK_TLVP</a>)</td></tr>
<tr><th id="375">375</th><td>        <a class="local col9 ref" href="#79Absolute" title='Absolute' data-ref="79Absolute">Absolute</a> = <b>false</b>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="local col9 ref" href="#79Absolute" title='Absolute' data-ref="79Absolute">Absolute</a> &amp;&amp;</td></tr>
<tr><th id="379">379</th><td>      (<a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <var>0</var> ||</td></tr>
<tr><th id="380">380</th><td>       <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() != <var>1</var> ||</td></tr>
<tr><th id="381">381</th><td>       <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <var>0</var>))</td></tr>
<tr><th id="382">382</th><td>    <b>return</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i>// If so, rewrite the instruction.</i></td></tr>
<tr><th id="385">385</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col2 decl" id="82Saved" title='Saved' data-type='llvm::MCOperand' data-ref="82Saved">Saved</dfn> = <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrOp" title='AddrOp' data-ref="77AddrOp">AddrOp</a>);</td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col3 decl" id="83Seg" title='Seg' data-type='llvm::MCOperand' data-ref="83Seg">Seg</dfn> = <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75AddrBase" title='AddrBase' data-ref="75AddrBase">AddrBase</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>);</td></tr>
<tr><th id="387">387</th><td>  <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="388">388</th><td>  <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col3 ref" href="#73Opcode" title='Opcode' data-ref="73Opcode">Opcode</a>);</td></tr>
<tr><th id="389">389</th><td>  <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#82Saved" title='Saved' data-ref="82Saved">Saved</a>);</td></tr>
<tr><th id="390">390</th><td>  <a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col3 ref" href="#83Seg" title='Seg' data-ref="83Seg">Seg</a>);</td></tr>
<tr><th id="391">391</th><td>}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE" title='getRetOpcode' data-type='unsigned int getRetOpcode(const llvm::X86Subtarget &amp; Subtarget)' data-ref="_ZL12getRetOpcodeRKN4llvm12X86SubtargetE">getRetOpcode</dfn>(<em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col4 decl" id="84Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="84Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="394">394</th><td>  <b>return</b> Subtarget.is64Bit() ? X86::<span class='error' title="no member named &apos;RETQ&apos; in namespace &apos;llvm::X86&apos;">RETQ</span> : X86::<span class='error' title="no member named &apos;RETL&apos; in namespace &apos;llvm::X86&apos;">RETL</span>;</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>&gt;</td></tr>
<tr><th id="398">398</th><td><a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-type='Optional&lt;llvm::MCOperand&gt; (anonymous namespace)::X86MCInstLower::LowerMachineOperand(const llvm::MachineInstr * MI, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="85MI">MI</dfn>,</td></tr>
<tr><th id="399">399</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="86MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="400">400</th><td>  <b>switch</b> (<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="401">401</th><td>  <b>default</b>:</td></tr>
<tr><th id="402">402</th><td>    <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>);</td></tr>
<tr><th id="403">403</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown operand type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 403)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown operand type"</q>);</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="405">405</th><td>    <i>// Ignore all implicit register operands.</i></td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="407">407</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>));</td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="416">416</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>, <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>());</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>, <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetJTISymbolEjb" title='llvm::AsmPrinter::GetJTISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetJTISymbolEjb">GetJTISymbol</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()));</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>, <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter12GetCPISymbolEj" title='llvm::AsmPrinter::GetCPISymbol' data-ref="_ZNK4llvm10AsmPrinter12GetCPISymbolEj">GetCPISymbol</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()));</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(</td></tr>
<tr><th id="423">423</th><td>        <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>, <a class="tu member" href="#(anonymousnamespace)::X86MCInstLower::AsmPrinter" title='(anonymous namespace)::X86MCInstLower::AsmPrinter' data-use='m' data-ref="(anonymousnamespace)::X86MCInstLower::AsmPrinter">AsmPrinter</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE" title='llvm::AsmPrinter::GetBlockAddressSymbol' data-ref="_ZNK4llvm10AsmPrinter21GetBlockAddressSymbolEPKNS_12BlockAddressE">GetBlockAddressSymbol</a>(<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>()));</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</a>:</td></tr>
<tr><th id="425">425</th><td>    <i>// Ignore call clobbers.</i></td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td>}</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-type='void (anonymous namespace)::X86MCInstLower::Lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="87MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="88OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="88OutMI">OutMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>  <a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="89MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="89MO">MO</dfn> : <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="434">434</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col0 decl" id="90MaybeMCOp" title='MaybeMCOp' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="90MaybeMCOp"><a class="local col0 ref" href="#90MaybeMCOp" title='MaybeMCOp' data-ref="90MaybeMCOp">MaybeMCOp</a></dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>, <a class="local col9 ref" href="#89MO" title='MO' data-ref="89MO">MO</a>))</td></tr>
<tr><th id="435">435</th><td>      <a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col0 ref" href="#90MaybeMCOp" title='MaybeMCOp' data-ref="90MaybeMCOp">MaybeMCOp</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <i>// Handle a few special cases to eliminate operand modifiers.</i></td></tr>
<tr><th id="438">438</th><td>  <b>switch</b> (<a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>:</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>:</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA16r&apos; in namespace &apos;llvm::X86&apos;">LEA16r</span>:</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>:</td></tr>
<tr><th id="443">443</th><td>    <i>// LEA should have a segment register, but it must be empty.</i></td></tr>
<tr><th id="444">444</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OutMI.getNumOperands() == 1 + X86::AddrNumOperands &amp;&amp; &quot;Unexpected # of LEA operands&quot;) ? void (0) : __assert_fail (&quot;OutMI.getNumOperands() == 1 + X86::AddrNumOperands &amp;&amp; \&quot;Unexpected # of LEA operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 445, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OutMI.getNumOperands() == <var>1</var> + X86::AddrNumOperands &amp;&amp;</td></tr>
<tr><th id="445">445</th><td>           <q>"Unexpected # of LEA operands"</q>);</td></tr>
<tr><th id="446">446</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OutMI.getOperand(1 + X86::AddrSegmentReg).getReg() == 0 &amp;&amp; &quot;LEA has segment specified!&quot;) ? void (0) : __assert_fail (&quot;OutMI.getOperand(1 + X86::AddrSegmentReg).getReg() == 0 &amp;&amp; \&quot;LEA has segment specified!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 447, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var> + X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>).<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="447">447</th><td>           <q>"LEA has segment specified!"</q>);</td></tr>
<tr><th id="448">448</th><td>    <b>break</b>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <i>// Commute operands to get a smaller encoding by using VEX.R instead of VEX.B</i></td></tr>
<tr><th id="451">451</th><td><i>  // if one of the registers is extended, but other isn't.</i></td></tr>
<tr><th id="452">452</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVZPQILo2PQIrr&apos; in namespace &apos;llvm::X86&apos;">VMOVZPQILo2PQIrr</span>:</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDrr</span>:</td></tr>
<tr><th id="454">454</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPDYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDYrr</span>:</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSrr</span>:</td></tr>
<tr><th id="456">456</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPSYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYrr</span>:</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQArr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQArr</span>:</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQAYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQAYrr</span>:</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQUrr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUrr</span>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQUYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUYrr</span>:</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDrr</span>:</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPDYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDYrr</span>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSrr</span>:</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPSYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYrr</span>: {</td></tr>
<tr><th id="465">465</th><td>    <b>if</b> (!X86II::isX86_64ExtendedReg(OutMI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="466">466</th><td>        X86II::isX86_64ExtendedReg(OutMI.getOperand(<var>1</var>).getReg())) {</td></tr>
<tr><th id="467">467</th><td>      <em>unsigned</em> NewOpc;</td></tr>
<tr><th id="468">468</th><td>      <b>switch</b> (OutMI.getOpcode()) {</td></tr>
<tr><th id="469">469</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 469)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="470">470</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVZPQILo2PQIrr&apos; in namespace &apos;llvm::X86&apos;">VMOVZPQILo2PQIrr</span>: NewOpc = X86::<span class='error' title="no member named &apos;VMOVPQI2QIrr&apos; in namespace &apos;llvm::X86&apos;">VMOVPQI2QIrr</span>;   <b>break</b>;</td></tr>
<tr><th id="471">471</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDrr</span>:        NewOpc = X86::<span class='error' title="no member named &apos;VMOVAPDrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDrr_REV</span>;  <b>break</b>;</td></tr>
<tr><th id="472">472</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPDYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDYrr</span>:       NewOpc = X86::<span class='error' title="no member named &apos;VMOVAPDYrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVAPDYrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="473">473</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSrr</span>:        NewOpc = X86::<span class='error' title="no member named &apos;VMOVAPSrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSrr_REV</span>;  <b>break</b>;</td></tr>
<tr><th id="474">474</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVAPSYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYrr</span>:       NewOpc = X86::<span class='error' title="no member named &apos;VMOVAPSYrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="475">475</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQArr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQArr</span>:        NewOpc = X86::<span class='error' title="no member named &apos;VMOVDQArr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVDQArr_REV</span>;  <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQAYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQAYrr</span>:       NewOpc = X86::<span class='error' title="no member named &apos;VMOVDQAYrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVDQAYrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="477">477</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQUrr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUrr</span>:        NewOpc = X86::<span class='error' title="no member named &apos;VMOVDQUrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUrr_REV</span>;  <b>break</b>;</td></tr>
<tr><th id="478">478</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDQUYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUYrr</span>:       NewOpc = X86::<span class='error' title="no member named &apos;VMOVDQUYrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVDQUYrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="479">479</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDrr</span>:        NewOpc = X86::<span class='error' title="no member named &apos;VMOVUPDrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDrr_REV</span>;  <b>break</b>;</td></tr>
<tr><th id="480">480</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPDYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDYrr</span>:       NewOpc = X86::<span class='error' title="no member named &apos;VMOVUPDYrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVUPDYrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="481">481</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSrr</span>:        NewOpc = X86::<span class='error' title="no member named &apos;VMOVUPSrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSrr_REV</span>;  <b>break</b>;</td></tr>
<tr><th id="482">482</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVUPSYrr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYrr</span>:       NewOpc = X86::<span class='error' title="no member named &apos;VMOVUPSYrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="483">483</th><td>      }</td></tr>
<tr><th id="484">484</th><td>      OutMI.setOpcode(NewOpc);</td></tr>
<tr><th id="485">485</th><td>    }</td></tr>
<tr><th id="486">486</th><td>    <b>break</b>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrr</span>:</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrr</span>: {</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (!X86II::isX86_64ExtendedReg(OutMI.getOperand(<var>0</var>).getReg()) &amp;&amp;</td></tr>
<tr><th id="491">491</th><td>        X86II::isX86_64ExtendedReg(OutMI.getOperand(<var>2</var>).getReg())) {</td></tr>
<tr><th id="492">492</th><td>      <em>unsigned</em> NewOpc;</td></tr>
<tr><th id="493">493</th><td>      <b>switch</b> (OutMI.getOpcode()) {</td></tr>
<tr><th id="494">494</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 494)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="495">495</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSDrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrr</span>: NewOpc = X86::<span class='error' title="no member named &apos;VMOVSDrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="496">496</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVSSrr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrr</span>: NewOpc = X86::<span class='error' title="no member named &apos;VMOVSSrr_REV&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrr_REV</span>; <b>break</b>;</td></tr>
<tr><th id="497">497</th><td>      }</td></tr>
<tr><th id="498">498</th><td>      OutMI.setOpcode(NewOpc);</td></tr>
<tr><th id="499">499</th><td>    }</td></tr>
<tr><th id="500">500</th><td>    <b>break</b>;</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i>// TAILJMPr64, CALL64r, CALL64pcrel32 - These instructions have register</i></td></tr>
<tr><th id="504">504</th><td><i>  // inputs modeled as normal uses instead of implicit uses.  As such, truncate</i></td></tr>
<tr><th id="505">505</th><td><i>  // off all but the first operand (the callee).  FIXME: Change isel.</i></td></tr>
<tr><th id="506">506</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPr64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPr64</span>:</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPr64_REX&apos; in namespace &apos;llvm::X86&apos;">TAILJMPr64_REX</span>:</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CALL64r&apos; in namespace &apos;llvm::X86&apos;">CALL64r</span>:</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span>: {</td></tr>
<tr><th id="510">510</th><td>    <em>unsigned</em> Opcode = OutMI.getOpcode();</td></tr>
<tr><th id="511">511</th><td>    MCOperand Saved = OutMI.getOperand(<var>0</var>);</td></tr>
<tr><th id="512">512</th><td>    OutMI = MCInst();</td></tr>
<tr><th id="513">513</th><td>    OutMI.setOpcode(Opcode);</td></tr>
<tr><th id="514">514</th><td>    OutMI.addOperand(Saved);</td></tr>
<tr><th id="515">515</th><td>    <b>break</b>;</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;EH_RETURN&apos; in namespace &apos;llvm::X86&apos;">EH_RETURN</span>:</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;EH_RETURN64&apos; in namespace &apos;llvm::X86&apos;">EH_RETURN64</span>: {</td></tr>
<tr><th id="520">520</th><td>    OutMI = MCInst();</td></tr>
<tr><th id="521">521</th><td>    OutMI.setOpcode(getRetOpcode(AsmPrinter.getSubtarget()));</td></tr>
<tr><th id="522">522</th><td>    <b>break</b>;</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CLEANUPRET&apos; in namespace &apos;llvm::X86&apos;">CLEANUPRET</span>: {</td></tr>
<tr><th id="526">526</th><td>    <i>// Replace CLEANUPRET with the appropriate RET.</i></td></tr>
<tr><th id="527">527</th><td>    OutMI = MCInst();</td></tr>
<tr><th id="528">528</th><td>    OutMI.setOpcode(getRetOpcode(AsmPrinter.getSubtarget()));</td></tr>
<tr><th id="529">529</th><td>    <b>break</b>;</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CATCHRET&apos; in namespace &apos;llvm::X86&apos;">CATCHRET</span>: {</td></tr>
<tr><th id="533">533</th><td>    <i>// Replace CATCHRET with the appropriate RET.</i></td></tr>
<tr><th id="534">534</th><td>    <em>const</em> X86Subtarget &amp;Subtarget = AsmPrinter.getSubtarget();</td></tr>
<tr><th id="535">535</th><td>    <em>unsigned</em> ReturnReg = Subtarget.is64Bit() ? X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span> : X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>;</td></tr>
<tr><th id="536">536</th><td>    OutMI = MCInst();</td></tr>
<tr><th id="537">537</th><td>    OutMI.setOpcode(getRetOpcode(Subtarget));</td></tr>
<tr><th id="538">538</th><td>    OutMI.addOperand(MCOperand::createReg(ReturnReg));</td></tr>
<tr><th id="539">539</th><td>    <b>break</b>;</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>    <i>// TAILJMPd, TAILJMPd64, TailJMPd_cc - Lower to the correct jump</i></td></tr>
<tr><th id="543">543</th><td><i>    // instruction.</i></td></tr>
<tr><th id="544">544</th><td>    {</td></tr>
<tr><th id="545">545</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="91Opcode" title='Opcode' data-type='unsigned int' data-ref="91Opcode">Opcode</dfn>;</td></tr>
<tr><th id="546">546</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPr&apos; in namespace &apos;llvm::X86&apos;">TAILJMPr</span>:</td></tr>
<tr><th id="547">547</th><td>      Opcode = X86::<span class='error' title="no member named &apos;JMP32r&apos; in namespace &apos;llvm::X86&apos;">JMP32r</span>;</td></tr>
<tr><th id="548">548</th><td>      <b>goto</b> <a class="lbl" href="#92SetTailJmpOpcode" data-ref="92SetTailJmpOpcode">SetTailJmpOpcode</a>;</td></tr>
<tr><th id="549">549</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd</span>:</td></tr>
<tr><th id="550">550</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd64</span>:</td></tr>
<tr><th id="551">551</th><td>      Opcode = X86::<span class='error' title="no member named &apos;JMP_1&apos; in namespace &apos;llvm::X86&apos;">JMP_1</span>;</td></tr>
<tr><th id="552">552</th><td>      <b>goto</b> <a class="lbl" href="#92SetTailJmpOpcode" data-ref="92SetTailJmpOpcode">SetTailJmpOpcode</a>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <dfn class="lbl" id="92SetTailJmpOpcode" data-ref="92SetTailJmpOpcode">SetTailJmpOpcode</dfn>:</td></tr>
<tr><th id="555">555</th><td>      <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col3 decl" id="93Saved" title='Saved' data-type='llvm::MCOperand' data-ref="93Saved">Saved</dfn> = <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="556">556</th><td>      <a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev">(</a>);</td></tr>
<tr><th id="557">557</th><td>      <a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col1 ref" href="#91Opcode" title='Opcode' data-ref="91Opcode">Opcode</a>);</td></tr>
<tr><th id="558">558</th><td>      <a class="local col8 ref" href="#88OutMI" title='OutMI' data-ref="88OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col3 ref" href="#93Saved" title='Saved' data-ref="93Saved">Saved</a>);</td></tr>
<tr><th id="559">559</th><td>      <b>break</b>;</td></tr>
<tr><th id="560">560</th><td>    }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd_CC&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd_CC</span>:</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd64_CC&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd64_CC</span>: {</td></tr>
<tr><th id="564">564</th><td>    MCOperand Saved = OutMI.getOperand(<var>0</var>);</td></tr>
<tr><th id="565">565</th><td>    MCOperand Saved2 = OutMI.getOperand(<var>1</var>);</td></tr>
<tr><th id="566">566</th><td>    OutMI = MCInst();</td></tr>
<tr><th id="567">567</th><td>    OutMI.setOpcode(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>);</td></tr>
<tr><th id="568">568</th><td>    OutMI.addOperand(Saved);</td></tr>
<tr><th id="569">569</th><td>    OutMI.addOperand(Saved2);</td></tr>
<tr><th id="570">570</th><td>    <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;DEC16r&apos; in namespace &apos;llvm::X86&apos;">DEC16r</span>:</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;DEC32r&apos; in namespace &apos;llvm::X86&apos;">DEC32r</span>:</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;INC16r&apos; in namespace &apos;llvm::X86&apos;">INC16r</span>:</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;INC32r&apos; in namespace &apos;llvm::X86&apos;">INC32r</span>:</td></tr>
<tr><th id="577">577</th><td>    <i>// If we aren't in 64-bit mode we can use the 1-byte inc/dec instructions.</i></td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (!AsmPrinter.getSubtarget().is64Bit()) {</td></tr>
<tr><th id="579">579</th><td>      <em>unsigned</em> Opcode;</td></tr>
<tr><th id="580">580</th><td>      <b>switch</b> (OutMI.getOpcode()) {</td></tr>
<tr><th id="581">581</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 581)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="582">582</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;DEC16r&apos; in namespace &apos;llvm::X86&apos;">DEC16r</span>: Opcode = X86::<span class='error' title="no member named &apos;DEC16r_alt&apos; in namespace &apos;llvm::X86&apos;">DEC16r_alt</span>; <b>break</b>;</td></tr>
<tr><th id="583">583</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;DEC32r&apos; in namespace &apos;llvm::X86&apos;">DEC32r</span>: Opcode = X86::<span class='error' title="no member named &apos;DEC32r_alt&apos; in namespace &apos;llvm::X86&apos;">DEC32r_alt</span>; <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;INC16r&apos; in namespace &apos;llvm::X86&apos;">INC16r</span>: Opcode = X86::<span class='error' title="no member named &apos;INC16r_alt&apos; in namespace &apos;llvm::X86&apos;">INC16r_alt</span>; <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;INC32r&apos; in namespace &apos;llvm::X86&apos;">INC32r</span>: Opcode = X86::<span class='error' title="no member named &apos;INC32r_alt&apos; in namespace &apos;llvm::X86&apos;">INC32r_alt</span>; <b>break</b>;</td></tr>
<tr><th id="586">586</th><td>      }</td></tr>
<tr><th id="587">587</th><td>      OutMI.setOpcode(Opcode);</td></tr>
<tr><th id="588">588</th><td>    }</td></tr>
<tr><th id="589">589</th><td>    <b>break</b>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <i>// We don't currently select the correct instruction form for instructions</i></td></tr>
<tr><th id="592">592</th><td><i>  // which have a short %eax, etc. form. Handle this by custom lowering, for</i></td></tr>
<tr><th id="593">593</th><td><i>  // now.</i></td></tr>
<tr><th id="594">594</th><td><i>  //</i></td></tr>
<tr><th id="595">595</th><td><i>  // Note, we are currently not handling the following instructions:</i></td></tr>
<tr><th id="596">596</th><td><i>  // MOV64ao8, MOV64o8a</i></td></tr>
<tr><th id="597">597</th><td><i>  // XCHG16ar, XCHG32ar, XCHG64ar</i></td></tr>
<tr><th id="598">598</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV8mr_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOV8mr_NOREX</span>:</td></tr>
<tr><th id="599">599</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV8mr&apos; in namespace &apos;llvm::X86&apos;">MOV8mr</span>:</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV8rm_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOV8rm_NOREX</span>:</td></tr>
<tr><th id="601">601</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV8rm&apos; in namespace &apos;llvm::X86&apos;">MOV8rm</span>:</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV16mr&apos; in namespace &apos;llvm::X86&apos;">MOV16mr</span>:</td></tr>
<tr><th id="603">603</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV16rm&apos; in namespace &apos;llvm::X86&apos;">MOV16rm</span>:</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV32mr&apos; in namespace &apos;llvm::X86&apos;">MOV32mr</span>:</td></tr>
<tr><th id="605">605</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>: {</td></tr>
<tr><th id="606">606</th><td>    <em>unsigned</em> NewOpc;</td></tr>
<tr><th id="607">607</th><td>    <b>switch</b> (OutMI.getOpcode()) {</td></tr>
<tr><th id="608">608</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 608)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="609">609</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV8mr_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOV8mr_NOREX</span>:</td></tr>
<tr><th id="610">610</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV8mr&apos; in namespace &apos;llvm::X86&apos;">MOV8mr</span>:  NewOpc = X86::<span class='error' title="no member named &apos;MOV8o32a&apos; in namespace &apos;llvm::X86&apos;">MOV8o32a</span>; <b>break</b>;</td></tr>
<tr><th id="611">611</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV8rm_NOREX&apos; in namespace &apos;llvm::X86&apos;">MOV8rm_NOREX</span>:</td></tr>
<tr><th id="612">612</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV8rm&apos; in namespace &apos;llvm::X86&apos;">MOV8rm</span>:  NewOpc = X86::<span class='error' title="no member named &apos;MOV8ao32&apos; in namespace &apos;llvm::X86&apos;">MOV8ao32</span>; <b>break</b>;</td></tr>
<tr><th id="613">613</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV16mr&apos; in namespace &apos;llvm::X86&apos;">MOV16mr</span>: NewOpc = X86::<span class='error' title="no member named &apos;MOV16o32a&apos; in namespace &apos;llvm::X86&apos;">MOV16o32a</span>; <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV16rm&apos; in namespace &apos;llvm::X86&apos;">MOV16rm</span>: NewOpc = X86::<span class='error' title="no member named &apos;MOV16ao32&apos; in namespace &apos;llvm::X86&apos;">MOV16ao32</span>; <b>break</b>;</td></tr>
<tr><th id="615">615</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV32mr&apos; in namespace &apos;llvm::X86&apos;">MOV32mr</span>: NewOpc = X86::<span class='error' title="no member named &apos;MOV32o32a&apos; in namespace &apos;llvm::X86&apos;">MOV32o32a</span>; <b>break</b>;</td></tr>
<tr><th id="616">616</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>: NewOpc = X86::<span class='error' title="no member named &apos;MOV32ao32&apos; in namespace &apos;llvm::X86&apos;">MOV32ao32</span>; <b>break</b>;</td></tr>
<tr><th id="617">617</th><td>    }</td></tr>
<tr><th id="618">618</th><td>    SimplifyShortMoveForm(AsmPrinter, OutMI, NewOpc);</td></tr>
<tr><th id="619">619</th><td>    <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADC8ri&apos; in namespace &apos;llvm::X86&apos;">ADC8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADC16ri&apos; in namespace &apos;llvm::X86&apos;">ADC16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADC32ri&apos; in namespace &apos;llvm::X86&apos;">ADC32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADC64ri32&apos; in namespace &apos;llvm::X86&apos;">ADC64ri32</span>:</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD8ri&apos; in namespace &apos;llvm::X86&apos;">ADD8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri&apos; in namespace &apos;llvm::X86&apos;">ADD16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri32&apos; in namespace &apos;llvm::X86&apos;">ADD64ri32</span>:</td></tr>
<tr><th id="624">624</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;AND8ri&apos; in namespace &apos;llvm::X86&apos;">AND8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AND16ri&apos; in namespace &apos;llvm::X86&apos;">AND16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AND32ri&apos; in namespace &apos;llvm::X86&apos;">AND32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;AND64ri32&apos; in namespace &apos;llvm::X86&apos;">AND64ri32</span>:</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CMP8ri&apos; in namespace &apos;llvm::X86&apos;">CMP8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CMP16ri&apos; in namespace &apos;llvm::X86&apos;">CMP16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CMP32ri&apos; in namespace &apos;llvm::X86&apos;">CMP32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;CMP64ri32&apos; in namespace &apos;llvm::X86&apos;">CMP64ri32</span>:</td></tr>
<tr><th id="626">626</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;OR8ri&apos; in namespace &apos;llvm::X86&apos;">OR8ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;OR16ri&apos; in namespace &apos;llvm::X86&apos;">OR16ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;OR32ri&apos; in namespace &apos;llvm::X86&apos;">OR32ri</span>:  <b>case</b> X86::<span class='error' title="no member named &apos;OR64ri32&apos; in namespace &apos;llvm::X86&apos;">OR64ri32</span>:</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SBB8ri&apos; in namespace &apos;llvm::X86&apos;">SBB8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SBB16ri&apos; in namespace &apos;llvm::X86&apos;">SBB16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SBB32ri&apos; in namespace &apos;llvm::X86&apos;">SBB32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SBB64ri32&apos; in namespace &apos;llvm::X86&apos;">SBB64ri32</span>:</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SUB8ri&apos; in namespace &apos;llvm::X86&apos;">SUB8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SUB16ri&apos; in namespace &apos;llvm::X86&apos;">SUB16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SUB32ri&apos; in namespace &apos;llvm::X86&apos;">SUB32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;SUB64ri32&apos; in namespace &apos;llvm::X86&apos;">SUB64ri32</span>:</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>:<b>case</b> X86::<span class='error' title="no member named &apos;TEST16ri&apos; in namespace &apos;llvm::X86&apos;">TEST16ri</span>:<b>case</b> X86::<span class='error' title="no member named &apos;TEST32ri&apos; in namespace &apos;llvm::X86&apos;">TEST32ri</span>:<b>case</b> X86::<span class='error' title="no member named &apos;TEST64ri32&apos; in namespace &apos;llvm::X86&apos;">TEST64ri32</span>:</td></tr>
<tr><th id="630">630</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XOR8ri&apos; in namespace &apos;llvm::X86&apos;">XOR8ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;XOR16ri&apos; in namespace &apos;llvm::X86&apos;">XOR16ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;XOR32ri&apos; in namespace &apos;llvm::X86&apos;">XOR32ri</span>: <b>case</b> X86::<span class='error' title="no member named &apos;XOR64ri32&apos; in namespace &apos;llvm::X86&apos;">XOR64ri32</span>: {</td></tr>
<tr><th id="631">631</th><td>    <em>unsigned</em> NewOpc;</td></tr>
<tr><th id="632">632</th><td>    <b>switch</b> (OutMI.getOpcode()) {</td></tr>
<tr><th id="633">633</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 633)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="634">634</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADC8ri&apos; in namespace &apos;llvm::X86&apos;">ADC8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;ADC8i8&apos; in namespace &apos;llvm::X86&apos;">ADC8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADC16ri&apos; in namespace &apos;llvm::X86&apos;">ADC16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;ADC16i16&apos; in namespace &apos;llvm::X86&apos;">ADC16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="636">636</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADC32ri&apos; in namespace &apos;llvm::X86&apos;">ADC32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;ADC32i32&apos; in namespace &apos;llvm::X86&apos;">ADC32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADC64ri32&apos; in namespace &apos;llvm::X86&apos;">ADC64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;ADC64i32&apos; in namespace &apos;llvm::X86&apos;">ADC64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="638">638</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADD8ri&apos; in namespace &apos;llvm::X86&apos;">ADD8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;ADD8i8&apos; in namespace &apos;llvm::X86&apos;">ADD8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="639">639</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADD16ri&apos; in namespace &apos;llvm::X86&apos;">ADD16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;ADD16i16&apos; in namespace &apos;llvm::X86&apos;">ADD16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;ADD32i32&apos; in namespace &apos;llvm::X86&apos;">ADD32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;ADD64ri32&apos; in namespace &apos;llvm::X86&apos;">ADD64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;ADD64i32&apos; in namespace &apos;llvm::X86&apos;">ADD64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="642">642</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AND8ri&apos; in namespace &apos;llvm::X86&apos;">AND8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;AND8i8&apos; in namespace &apos;llvm::X86&apos;">AND8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="643">643</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AND16ri&apos; in namespace &apos;llvm::X86&apos;">AND16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;AND16i16&apos; in namespace &apos;llvm::X86&apos;">AND16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="644">644</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AND32ri&apos; in namespace &apos;llvm::X86&apos;">AND32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;AND32i32&apos; in namespace &apos;llvm::X86&apos;">AND32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;AND64ri32&apos; in namespace &apos;llvm::X86&apos;">AND64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;AND64i32&apos; in namespace &apos;llvm::X86&apos;">AND64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="646">646</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CMP8ri&apos; in namespace &apos;llvm::X86&apos;">CMP8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;CMP8i8&apos; in namespace &apos;llvm::X86&apos;">CMP8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="647">647</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CMP16ri&apos; in namespace &apos;llvm::X86&apos;">CMP16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;CMP16i16&apos; in namespace &apos;llvm::X86&apos;">CMP16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="648">648</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CMP32ri&apos; in namespace &apos;llvm::X86&apos;">CMP32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;CMP32i32&apos; in namespace &apos;llvm::X86&apos;">CMP32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="649">649</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;CMP64ri32&apos; in namespace &apos;llvm::X86&apos;">CMP64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;CMP64i32&apos; in namespace &apos;llvm::X86&apos;">CMP64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="650">650</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;OR8ri&apos; in namespace &apos;llvm::X86&apos;">OR8ri</span>:      NewOpc = X86::<span class='error' title="no member named &apos;OR8i8&apos; in namespace &apos;llvm::X86&apos;">OR8i8</span>;     <b>break</b>;</td></tr>
<tr><th id="651">651</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;OR16ri&apos; in namespace &apos;llvm::X86&apos;">OR16ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;OR16i16&apos; in namespace &apos;llvm::X86&apos;">OR16i16</span>;   <b>break</b>;</td></tr>
<tr><th id="652">652</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;OR32ri&apos; in namespace &apos;llvm::X86&apos;">OR32ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;OR32i32&apos; in namespace &apos;llvm::X86&apos;">OR32i32</span>;   <b>break</b>;</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;OR64ri32&apos; in namespace &apos;llvm::X86&apos;">OR64ri32</span>:   NewOpc = X86::<span class='error' title="no member named &apos;OR64i32&apos; in namespace &apos;llvm::X86&apos;">OR64i32</span>;   <b>break</b>;</td></tr>
<tr><th id="654">654</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SBB8ri&apos; in namespace &apos;llvm::X86&apos;">SBB8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;SBB8i8&apos; in namespace &apos;llvm::X86&apos;">SBB8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SBB16ri&apos; in namespace &apos;llvm::X86&apos;">SBB16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;SBB16i16&apos; in namespace &apos;llvm::X86&apos;">SBB16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SBB32ri&apos; in namespace &apos;llvm::X86&apos;">SBB32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;SBB32i32&apos; in namespace &apos;llvm::X86&apos;">SBB32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="657">657</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SBB64ri32&apos; in namespace &apos;llvm::X86&apos;">SBB64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;SBB64i32&apos; in namespace &apos;llvm::X86&apos;">SBB64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="658">658</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SUB8ri&apos; in namespace &apos;llvm::X86&apos;">SUB8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;SUB8i8&apos; in namespace &apos;llvm::X86&apos;">SUB8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="659">659</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SUB16ri&apos; in namespace &apos;llvm::X86&apos;">SUB16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;SUB16i16&apos; in namespace &apos;llvm::X86&apos;">SUB16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SUB32ri&apos; in namespace &apos;llvm::X86&apos;">SUB32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;SUB32i32&apos; in namespace &apos;llvm::X86&apos;">SUB32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="661">661</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SUB64ri32&apos; in namespace &apos;llvm::X86&apos;">SUB64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;SUB64i32&apos; in namespace &apos;llvm::X86&apos;">SUB64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="662">662</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;TEST8i8&apos; in namespace &apos;llvm::X86&apos;">TEST8i8</span>;   <b>break</b>;</td></tr>
<tr><th id="663">663</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TEST16ri&apos; in namespace &apos;llvm::X86&apos;">TEST16ri</span>:   NewOpc = X86::<span class='error' title="no member named &apos;TEST16i16&apos; in namespace &apos;llvm::X86&apos;">TEST16i16</span>; <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TEST32ri&apos; in namespace &apos;llvm::X86&apos;">TEST32ri</span>:   NewOpc = X86::<span class='error' title="no member named &apos;TEST32i32&apos; in namespace &apos;llvm::X86&apos;">TEST32i32</span>; <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;TEST64ri32&apos; in namespace &apos;llvm::X86&apos;">TEST64ri32</span>: NewOpc = X86::<span class='error' title="no member named &apos;TEST64i32&apos; in namespace &apos;llvm::X86&apos;">TEST64i32</span>; <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;XOR8ri&apos; in namespace &apos;llvm::X86&apos;">XOR8ri</span>:     NewOpc = X86::<span class='error' title="no member named &apos;XOR8i8&apos; in namespace &apos;llvm::X86&apos;">XOR8i8</span>;    <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;XOR16ri&apos; in namespace &apos;llvm::X86&apos;">XOR16ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;XOR16i16&apos; in namespace &apos;llvm::X86&apos;">XOR16i16</span>;  <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;XOR32ri&apos; in namespace &apos;llvm::X86&apos;">XOR32ri</span>:    NewOpc = X86::<span class='error' title="no member named &apos;XOR32i32&apos; in namespace &apos;llvm::X86&apos;">XOR32i32</span>;  <b>break</b>;</td></tr>
<tr><th id="669">669</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;XOR64ri32&apos; in namespace &apos;llvm::X86&apos;">XOR64ri32</span>:  NewOpc = X86::<span class='error' title="no member named &apos;XOR64i32&apos; in namespace &apos;llvm::X86&apos;">XOR64i32</span>;  <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>    }</td></tr>
<tr><th id="671">671</th><td>    SimplifyShortImmForm(OutMI, NewOpc);</td></tr>
<tr><th id="672">672</th><td>    <b>break</b>;</td></tr>
<tr><th id="673">673</th><td>  }</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <i>// Try to shrink some forms of movsx.</i></td></tr>
<tr><th id="676">676</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>:</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVSX32rr16</span>:</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVSX64rr32&apos; in namespace &apos;llvm::X86&apos;">MOVSX64rr32</span>:</td></tr>
<tr><th id="679">679</th><td>    SimplifyMOVSX(OutMI);</td></tr>
<tr><th id="680">680</th><td>    <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td>}</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerTlsAddr' data-type='void llvm::X86AsmPrinter::LowerTlsAddr((anonymous namespace)::X86MCInstLower &amp; MCInstLowering, const llvm::MachineInstr &amp; MI)' data-ref="_ZN4llvm13X86AsmPrinter12LowerTlsAddrERN12_GLOBAL__N_114X86MCInstLowerERKNS_12MachineInstrE">LowerTlsAddr</dfn>(<a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col4 decl" id="94MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="94MCInstLowering">MCInstLowering</dfn>,</td></tr>
<tr><th id="685">685</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="95MI">MI</dfn>) {</td></tr>
<tr><th id="686">686</th><td>  <em>bool</em> <dfn class="local col6 decl" id="96Is64Bits" title='Is64Bits' data-type='bool' data-ref="96Is64Bits">Is64Bits</dfn> = MI.getOpcode() == X86::<span class='error' title="no member named &apos;TLS_addr64&apos; in namespace &apos;llvm::X86&apos;">TLS_addr64</span> ||</td></tr>
<tr><th id="687">687</th><td>                  MI.getOpcode() == X86::<span class='error' title="no member named &apos;TLS_base_addr64&apos; in namespace &apos;llvm::X86&apos;">TLS_base_addr64</span>;</td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col7 decl" id="97Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="97Ctx">Ctx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind" title='llvm::MCSymbolRefExpr::VariantKind' data-ref="llvm::MCSymbolRefExpr::VariantKind">VariantKind</a> <dfn class="local col8 decl" id="98SRVK" title='SRVK' data-type='MCSymbolRefExpr::VariantKind' data-ref="98SRVK">SRVK</dfn>;</td></tr>
<tr><th id="691">691</th><td>  <b>switch</b> (<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_addr32&apos; in namespace &apos;llvm::X86&apos;">TLS_addr32</span>:</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_addr64&apos; in namespace &apos;llvm::X86&apos;">TLS_addr64</span>:</td></tr>
<tr><th id="694">694</th><td>    SRVK = MCSymbolRefExpr::VK_TLSGD;</td></tr>
<tr><th id="695">695</th><td>    <b>break</b>;</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_base_addr32&apos; in namespace &apos;llvm::X86&apos;">TLS_base_addr32</span>:</td></tr>
<tr><th id="697">697</th><td>    SRVK = MCSymbolRefExpr::VK_TLSLDM;</td></tr>
<tr><th id="698">698</th><td>    <b>break</b>;</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_base_addr64&apos; in namespace &apos;llvm::X86&apos;">TLS_base_addr64</span>:</td></tr>
<tr><th id="700">700</th><td>    SRVK = MCSymbolRefExpr::VK_TLSLD;</td></tr>
<tr><th id="701">701</th><td>    <b>break</b>;</td></tr>
<tr><th id="702">702</th><td>  <b>default</b>:</td></tr>
<tr><th id="703">703</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 703)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode"</q>);</td></tr>
<tr><th id="704">704</th><td>  }</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col9 decl" id="99Sym" title='Sym' data-type='const llvm::MCSymbolRefExpr *' data-ref="99Sym">Sym</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(</td></tr>
<tr><th id="707">707</th><td>      <a class="local col4 ref" href="#94MCInstLowering" title='MCInstLowering' data-ref="94MCInstLowering">MCInstLowering</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)), <a class="local col8 ref" href="#98SRVK" title='SRVK' data-ref="98SRVK">SRVK</a>, <span class='refarg'><a class="local col7 ref" href="#97Ctx" title='Ctx' data-ref="97Ctx">Ctx</a></span>);</td></tr>
<tr><th id="708">708</th><td>  <em>bool</em> <dfn class="local col0 decl" id="100UseGot" title='UseGot' data-type='bool' data-ref="100UseGot">UseGot</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MMI" title='llvm::AsmPrinter::MMI' data-ref="llvm::AsmPrinter::MMI">MMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo9getModuleEv" title='llvm::MachineModuleInfo::getModule' data-ref="_ZNK4llvm17MachineModuleInfo9getModuleEv">getModule</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module14getRtLibUseGOTEv" title='llvm::Module::getRtLibUseGOT' data-ref="_ZNK4llvm6Module14getRtLibUseGOTEv">getRtLibUseGOT</a>();</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <b>if</b> (<a class="local col6 ref" href="#96Is64Bits" title='Is64Bits' data-ref="96Is64Bits">Is64Bits</a>) {</td></tr>
<tr><th id="711">711</th><td>    <em>bool</em> <dfn class="local col1 decl" id="101NeedsPadding" title='NeedsPadding' data-type='bool' data-ref="101NeedsPadding">NeedsPadding</dfn> = <a class="local col8 ref" href="#98SRVK" title='SRVK' data-ref="98SRVK">SRVK</a> == <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD">VK_TLSGD</a>;</td></tr>
<tr><th id="712">712</th><td>    <b>if</b> (NeedsPadding)</td></tr>
<tr><th id="713">713</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;DATA16_PREFIX&apos; in namespace &apos;llvm::X86&apos;">DATA16_PREFIX</span>));</td></tr>
<tr><th id="714">714</th><td>    EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>)</td></tr>
<tr><th id="715">715</th><td>                                .addReg(X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>)</td></tr>
<tr><th id="716">716</th><td>                                .addReg(X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>)</td></tr>
<tr><th id="717">717</th><td>                                .addImm(<var>1</var>)</td></tr>
<tr><th id="718">718</th><td>                                .addReg(<var>0</var>)</td></tr>
<tr><th id="719">719</th><td>                                .addExpr(Sym)</td></tr>
<tr><th id="720">720</th><td>                                .addReg(<var>0</var>));</td></tr>
<tr><th id="721">721</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col2 decl" id="102TlsGetAddr" title='TlsGetAddr' data-type='const llvm::MCSymbol *' data-ref="102TlsGetAddr">TlsGetAddr</dfn> = <a class="local col7 ref" href="#97Ctx" title='Ctx' data-ref="97Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"__tls_get_addr"</q>);</td></tr>
<tr><th id="722">722</th><td>    <b>if</b> (<a class="local col1 ref" href="#101NeedsPadding" title='NeedsPadding' data-ref="101NeedsPadding">NeedsPadding</a>) {</td></tr>
<tr><th id="723">723</th><td>      <b>if</b> (!UseGot)</td></tr>
<tr><th id="724">724</th><td>        EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;DATA16_PREFIX&apos; in namespace &apos;llvm::X86&apos;">DATA16_PREFIX</span>));</td></tr>
<tr><th id="725">725</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;DATA16_PREFIX&apos; in namespace &apos;llvm::X86&apos;">DATA16_PREFIX</span>));</td></tr>
<tr><th id="726">726</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;REX64_PREFIX&apos; in namespace &apos;llvm::X86&apos;">REX64_PREFIX</span>));</td></tr>
<tr><th id="727">727</th><td>    }</td></tr>
<tr><th id="728">728</th><td>    <b>if</b> (<a class="local col0 ref" href="#100UseGot" title='UseGot' data-ref="100UseGot">UseGot</a>) {</td></tr>
<tr><th id="729">729</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="103Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="103Expr">Expr</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(</td></tr>
<tr><th id="730">730</th><td>          <a class="local col2 ref" href="#102TlsGetAddr" title='TlsGetAddr' data-ref="102TlsGetAddr">TlsGetAddr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL">VK_GOTPCREL</a>, <span class='refarg'><a class="local col7 ref" href="#97Ctx" title='Ctx' data-ref="97Ctx">Ctx</a></span>);</td></tr>
<tr><th id="731">731</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;CALL64m&apos; in namespace &apos;llvm::X86&apos;">CALL64m</span>)</td></tr>
<tr><th id="732">732</th><td>                                  .addReg(X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>)</td></tr>
<tr><th id="733">733</th><td>                                  .addImm(<var>1</var>)</td></tr>
<tr><th id="734">734</th><td>                                  .addReg(<var>0</var>)</td></tr>
<tr><th id="735">735</th><td>                                  .addExpr(Expr)</td></tr>
<tr><th id="736">736</th><td>                                  .addReg(<var>0</var>));</td></tr>
<tr><th id="737">737</th><td>    } <b>else</b> {</td></tr>
<tr><th id="738">738</th><td>      EmitAndCountInstruction(</td></tr>
<tr><th id="739">739</th><td>          MCInstBuilder(X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span>)</td></tr>
<tr><th id="740">740</th><td>              .addExpr(MCSymbolRefExpr::create(TlsGetAddr,</td></tr>
<tr><th id="741">741</th><td>                                               MCSymbolRefExpr::VK_PLT, Ctx)));</td></tr>
<tr><th id="742">742</th><td>    }</td></tr>
<tr><th id="743">743</th><td>  } <b>else</b> {</td></tr>
<tr><th id="744">744</th><td>    <b>if</b> (<a class="local col8 ref" href="#98SRVK" title='SRVK' data-ref="98SRVK">SRVK</a> == <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLSGD">VK_TLSGD</a> &amp;&amp; !<a class="local col0 ref" href="#100UseGot" title='UseGot' data-ref="100UseGot">UseGot</a>) {</td></tr>
<tr><th id="745">745</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>)</td></tr>
<tr><th id="746">746</th><td>                                  .addReg(X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>)</td></tr>
<tr><th id="747">747</th><td>                                  .addReg(<var>0</var>)</td></tr>
<tr><th id="748">748</th><td>                                  .addImm(<var>1</var>)</td></tr>
<tr><th id="749">749</th><td>                                  .addReg(X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>)</td></tr>
<tr><th id="750">750</th><td>                                  .addExpr(Sym)</td></tr>
<tr><th id="751">751</th><td>                                  .addReg(<var>0</var>));</td></tr>
<tr><th id="752">752</th><td>    } <b>else</b> {</td></tr>
<tr><th id="753">753</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>)</td></tr>
<tr><th id="754">754</th><td>                                  .addReg(X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>)</td></tr>
<tr><th id="755">755</th><td>                                  .addReg(X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>)</td></tr>
<tr><th id="756">756</th><td>                                  .addImm(<var>1</var>)</td></tr>
<tr><th id="757">757</th><td>                                  .addReg(<var>0</var>)</td></tr>
<tr><th id="758">758</th><td>                                  .addExpr(Sym)</td></tr>
<tr><th id="759">759</th><td>                                  .addReg(<var>0</var>));</td></tr>
<tr><th id="760">760</th><td>    }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col4 decl" id="104TlsGetAddr" title='TlsGetAddr' data-type='const llvm::MCSymbol *' data-ref="104TlsGetAddr">TlsGetAddr</dfn> = <a class="local col7 ref" href="#97Ctx" title='Ctx' data-ref="97Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"___tls_get_addr"</q>);</td></tr>
<tr><th id="763">763</th><td>    <b>if</b> (<a class="local col0 ref" href="#100UseGot" title='UseGot' data-ref="100UseGot">UseGot</a>) {</td></tr>
<tr><th id="764">764</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="105Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="105Expr">Expr</dfn> =</td></tr>
<tr><th id="765">765</th><td>          <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col4 ref" href="#104TlsGetAddr" title='TlsGetAddr' data-ref="104TlsGetAddr">TlsGetAddr</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOT" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOT' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOT">VK_GOT</a>, <span class='refarg'><a class="local col7 ref" href="#97Ctx" title='Ctx' data-ref="97Ctx">Ctx</a></span>);</td></tr>
<tr><th id="766">766</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;CALL32m&apos; in namespace &apos;llvm::X86&apos;">CALL32m</span>)</td></tr>
<tr><th id="767">767</th><td>                                  .addReg(X86::<span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;">EBX</span>)</td></tr>
<tr><th id="768">768</th><td>                                  .addImm(<var>1</var>)</td></tr>
<tr><th id="769">769</th><td>                                  .addReg(<var>0</var>)</td></tr>
<tr><th id="770">770</th><td>                                  .addExpr(Expr)</td></tr>
<tr><th id="771">771</th><td>                                  .addReg(<var>0</var>));</td></tr>
<tr><th id="772">772</th><td>    } <b>else</b> {</td></tr>
<tr><th id="773">773</th><td>      EmitAndCountInstruction(</td></tr>
<tr><th id="774">774</th><td>          MCInstBuilder(X86::<span class='error' title="no member named &apos;CALLpcrel32&apos; in namespace &apos;llvm::X86&apos;">CALLpcrel32</span>)</td></tr>
<tr><th id="775">775</th><td>              .addExpr(MCSymbolRefExpr::create(TlsGetAddr,</td></tr>
<tr><th id="776">776</th><td>                                               MCSymbolRefExpr::VK_PLT, Ctx)));</td></tr>
<tr><th id="777">777</th><td>    }</td></tr>
<tr><th id="778">778</th><td>  }</td></tr>
<tr><th id="779">779</th><td>}</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><i class="doc" data-doc="_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">/// Emit the largest nop instruction smaller than or equal to<span class="command"> \p</span> <span class="arg">NumBytes</span></i></td></tr>
<tr><th id="782">782</th><td><i class="doc" data-doc="_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">/// bytes.  Return the size of nop emitted.</i></td></tr>
<tr><th id="783">783</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNop' data-type='unsigned int EmitNop(llvm::MCStreamer &amp; OS, unsigned int NumBytes, bool Is64Bit, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNop</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col6 decl" id="106OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="106OS">OS</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107NumBytes" title='NumBytes' data-type='unsigned int' data-ref="107NumBytes">NumBytes</dfn>, <em>bool</em> <dfn class="local col8 decl" id="108Is64Bit" title='Is64Bit' data-type='bool' data-ref="108Is64Bit">Is64Bit</dfn>,</td></tr>
<tr><th id="784">784</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="109STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="109STI">STI</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <i>// This works only for 64bit. For 32bit we have to do additional checking if</i></td></tr>
<tr><th id="786">786</th><td><i>  // the CPU supports multi-byte nops.</i></td></tr>
<tr><th id="787">787</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Is64Bit &amp;&amp; &quot;EmitNops only supports X86-64&quot;) ? void (0) : __assert_fail (&quot;Is64Bit &amp;&amp; \&quot;EmitNops only supports X86-64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 787, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#108Is64Bit" title='Is64Bit' data-ref="108Is64Bit">Is64Bit</a> &amp;&amp; <q>"EmitNops only supports X86-64"</q>);</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110NopSize" title='NopSize' data-type='unsigned int' data-ref="110NopSize">NopSize</dfn>;</td></tr>
<tr><th id="790">790</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111Opc" title='Opc' data-type='unsigned int' data-ref="111Opc">Opc</dfn>, <dfn class="local col2 decl" id="112BaseReg" title='BaseReg' data-type='unsigned int' data-ref="112BaseReg">BaseReg</dfn>, <dfn class="local col3 decl" id="113ScaleVal" title='ScaleVal' data-type='unsigned int' data-ref="113ScaleVal">ScaleVal</dfn>, <dfn class="local col4 decl" id="114IndexReg" title='IndexReg' data-type='unsigned int' data-ref="114IndexReg">IndexReg</dfn>, <dfn class="local col5 decl" id="115Displacement" title='Displacement' data-type='unsigned int' data-ref="115Displacement">Displacement</dfn>, <dfn class="local col6 decl" id="116SegmentReg" title='SegmentReg' data-type='unsigned int' data-ref="116SegmentReg">SegmentReg</dfn>;</td></tr>
<tr><th id="791">791</th><td>  <a class="local col4 ref" href="#114IndexReg" title='IndexReg' data-ref="114IndexReg">IndexReg</a> = <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <a class="local col6 ref" href="#116SegmentReg" title='SegmentReg' data-ref="116SegmentReg">SegmentReg</a> = <var>0</var>;</td></tr>
<tr><th id="792">792</th><td>  BaseReg = X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="793">793</th><td>  <a class="local col3 ref" href="#113ScaleVal" title='ScaleVal' data-ref="113ScaleVal">ScaleVal</a> = <var>1</var>;</td></tr>
<tr><th id="794">794</th><td>  <b>switch</b> (<a class="local col7 ref" href="#107NumBytes" title='NumBytes' data-ref="107NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="795">795</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="796">796</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Zero nops?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 796)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Zero nops?"</q>);</td></tr>
<tr><th id="797">797</th><td>    <b>break</b>;</td></tr>
<tr><th id="798">798</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="799">799</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>1</var>;</td></tr>
<tr><th id="800">800</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOP&apos; in namespace &apos;llvm::X86&apos;">NOOP</span>;</td></tr>
<tr><th id="801">801</th><td>    <b>break</b>;</td></tr>
<tr><th id="802">802</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="803">803</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>2</var>;</td></tr>
<tr><th id="804">804</th><td>    Opc = X86::<span class='error' title="no member named &apos;XCHG16ar&apos; in namespace &apos;llvm::X86&apos;">XCHG16ar</span>;</td></tr>
<tr><th id="805">805</th><td>    <b>break</b>;</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="807">807</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>3</var>;</td></tr>
<tr><th id="808">808</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPL&apos; in namespace &apos;llvm::X86&apos;">NOOPL</span>;</td></tr>
<tr><th id="809">809</th><td>    <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="811">811</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>4</var>;</td></tr>
<tr><th id="812">812</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPL&apos; in namespace &apos;llvm::X86&apos;">NOOPL</span>;</td></tr>
<tr><th id="813">813</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>8</var>;</td></tr>
<tr><th id="814">814</th><td>    <b>break</b>;</td></tr>
<tr><th id="815">815</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="816">816</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>5</var>;</td></tr>
<tr><th id="817">817</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPL&apos; in namespace &apos;llvm::X86&apos;">NOOPL</span>;</td></tr>
<tr><th id="818">818</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>8</var>;</td></tr>
<tr><th id="819">819</th><td>    IndexReg = X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="820">820</th><td>    <b>break</b>;</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="822">822</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>6</var>;</td></tr>
<tr><th id="823">823</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPW&apos; in namespace &apos;llvm::X86&apos;">NOOPW</span>;</td></tr>
<tr><th id="824">824</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>8</var>;</td></tr>
<tr><th id="825">825</th><td>    IndexReg = X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="826">826</th><td>    <b>break</b>;</td></tr>
<tr><th id="827">827</th><td>  <b>case</b> <var>7</var>:</td></tr>
<tr><th id="828">828</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>7</var>;</td></tr>
<tr><th id="829">829</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPL&apos; in namespace &apos;llvm::X86&apos;">NOOPL</span>;</td></tr>
<tr><th id="830">830</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="831">831</th><td>    <b>break</b>;</td></tr>
<tr><th id="832">832</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="833">833</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>8</var>;</td></tr>
<tr><th id="834">834</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPL&apos; in namespace &apos;llvm::X86&apos;">NOOPL</span>;</td></tr>
<tr><th id="835">835</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="836">836</th><td>    IndexReg = X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="837">837</th><td>    <b>break</b>;</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> <var>9</var>:</td></tr>
<tr><th id="839">839</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>9</var>;</td></tr>
<tr><th id="840">840</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPW&apos; in namespace &apos;llvm::X86&apos;">NOOPW</span>;</td></tr>
<tr><th id="841">841</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="842">842</th><td>    IndexReg = X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="843">843</th><td>    <b>break</b>;</td></tr>
<tr><th id="844">844</th><td>  <b>default</b>:</td></tr>
<tr><th id="845">845</th><td>    <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> = <var>10</var>;</td></tr>
<tr><th id="846">846</th><td>    Opc = X86::<span class='error' title="no member named &apos;NOOPW&apos; in namespace &apos;llvm::X86&apos;">NOOPW</span>;</td></tr>
<tr><th id="847">847</th><td>    <a class="local col5 ref" href="#115Displacement" title='Displacement' data-ref="115Displacement">Displacement</a> = <var>512</var>;</td></tr>
<tr><th id="848">848</th><td>    IndexReg = X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>;</td></tr>
<tr><th id="849">849</th><td>    SegmentReg = X86::<span class='error' title="no member named &apos;CS&apos; in namespace &apos;llvm::X86&apos;">CS</span>;</td></tr>
<tr><th id="850">850</th><td>    <b>break</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117NumPrefixes" title='NumPrefixes' data-type='unsigned int' data-ref="117NumPrefixes">NumPrefixes</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#107NumBytes" title='NumBytes' data-ref="107NumBytes">NumBytes</a> - <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a>, <var>5U</var>);</td></tr>
<tr><th id="854">854</th><td>  <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> += <a class="local col7 ref" href="#117NumPrefixes" title='NumPrefixes' data-ref="117NumPrefixes">NumPrefixes</a>;</td></tr>
<tr><th id="855">855</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="118i" title='i' data-type='unsigned int' data-ref="118i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#118i" title='i' data-ref="118i">i</a> != <a class="local col7 ref" href="#117NumPrefixes" title='NumPrefixes' data-ref="117NumPrefixes">NumPrefixes</a>; ++<a class="local col8 ref" href="#118i" title='i' data-ref="118i">i</a>)</td></tr>
<tr><th id="856">856</th><td>    <a class="local col6 ref" href="#106OS" title='OS' data-ref="106OS">OS</a>.<a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitBytesENS_9StringRefE" title='llvm::MCStreamer::EmitBytes' data-ref="_ZN4llvm10MCStreamer9EmitBytesENS_9StringRefE">EmitBytes</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\x66"</q>);</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <b>switch</b> (<a class="local col1 ref" href="#111Opc" title='Opc' data-ref="111Opc">Opc</a>) {</td></tr>
<tr><th id="859">859</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 859)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;NOOP&apos; in namespace &apos;llvm::X86&apos;">NOOP</span>:</td></tr>
<tr><th id="861">861</th><td>    OS.EmitInstruction(MCInstBuilder(Opc), STI);</td></tr>
<tr><th id="862">862</th><td>    <b>break</b>;</td></tr>
<tr><th id="863">863</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;XCHG16ar&apos; in namespace &apos;llvm::X86&apos;">XCHG16ar</span>:</td></tr>
<tr><th id="864">864</th><td>    OS.EmitInstruction(MCInstBuilder(Opc).addReg(X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>).addReg(X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>), STI);</td></tr>
<tr><th id="865">865</th><td>    <b>break</b>;</td></tr>
<tr><th id="866">866</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;NOOPL&apos; in namespace &apos;llvm::X86&apos;">NOOPL</span>:</td></tr>
<tr><th id="867">867</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;NOOPW&apos; in namespace &apos;llvm::X86&apos;">NOOPW</span>:</td></tr>
<tr><th id="868">868</th><td>    OS.EmitInstruction(MCInstBuilder(Opc)</td></tr>
<tr><th id="869">869</th><td>                           .addReg(BaseReg)</td></tr>
<tr><th id="870">870</th><td>                           .addImm(ScaleVal)</td></tr>
<tr><th id="871">871</th><td>                           .addReg(IndexReg)</td></tr>
<tr><th id="872">872</th><td>                           .addImm(Displacement)</td></tr>
<tr><th id="873">873</th><td>                           .addReg(SegmentReg),</td></tr>
<tr><th id="874">874</th><td>                       STI);</td></tr>
<tr><th id="875">875</th><td>    <b>break</b>;</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NopSize &lt;= NumBytes &amp;&amp; &quot;We overemitted?&quot;) ? void (0) : __assert_fail (&quot;NopSize &lt;= NumBytes &amp;&amp; \&quot;We overemitted?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 877, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a> &lt;= <a class="local col7 ref" href="#107NumBytes" title='NumBytes' data-ref="107NumBytes">NumBytes</a> &amp;&amp; <q>"We overemitted?"</q>);</td></tr>
<tr><th id="878">878</th><td>  <b>return</b> <a class="local col0 ref" href="#110NopSize" title='NopSize' data-ref="110NopSize">NopSize</a>;</td></tr>
<tr><th id="879">879</th><td>}</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><i class="doc" data-doc="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">/// Emit the optimal amount of multi-byte nops on X86.</i></td></tr>
<tr><th id="882">882</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-type='void EmitNops(llvm::MCStreamer &amp; OS, unsigned int NumBytes, bool Is64Bit, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</dfn>(<a class="type" href="../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col9 decl" id="119OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="119OS">OS</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120NumBytes" title='NumBytes' data-type='unsigned int' data-ref="120NumBytes">NumBytes</dfn>, <em>bool</em> <dfn class="local col1 decl" id="121Is64Bit" title='Is64Bit' data-type='bool' data-ref="121Is64Bit">Is64Bit</dfn>,</td></tr>
<tr><th id="883">883</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="122STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="122STI">STI</dfn>) {</td></tr>
<tr><th id="884">884</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123NopsToEmit" title='NopsToEmit' data-type='unsigned int' data-ref="123NopsToEmit">NopsToEmit</dfn> = <a class="local col0 ref" href="#120NumBytes" title='NumBytes' data-ref="120NumBytes">NumBytes</a>;</td></tr>
<tr><th id="885">885</th><td>  (<em>void</em>)<a class="local col3 ref" href="#123NopsToEmit" title='NopsToEmit' data-ref="123NopsToEmit">NopsToEmit</a>;</td></tr>
<tr><th id="886">886</th><td>  <b>while</b> (<a class="local col0 ref" href="#120NumBytes" title='NumBytes' data-ref="120NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="887">887</th><td>    <a class="local col0 ref" href="#120NumBytes" title='NumBytes' data-ref="120NumBytes">NumBytes</a> -= <a class="tu ref" href="#_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNop' data-use='c' data-ref="_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNop</a>(<span class='refarg'><a class="local col9 ref" href="#119OS" title='OS' data-ref="119OS">OS</a></span>, <a class="local col0 ref" href="#120NumBytes" title='NumBytes' data-ref="120NumBytes">NumBytes</a>, <a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit">Is64Bit</a>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI">STI</a>);</td></tr>
<tr><th id="888">888</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NopsToEmit &gt;= NumBytes &amp;&amp; &quot;Emitted more than I asked for!&quot;) ? void (0) : __assert_fail (&quot;NopsToEmit &gt;= NumBytes &amp;&amp; \&quot;Emitted more than I asked for!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 888, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#123NopsToEmit" title='NopsToEmit' data-ref="123NopsToEmit">NopsToEmit</a> &gt;= <a class="local col0 ref" href="#120NumBytes" title='NumBytes' data-ref="120NumBytes">NumBytes</a> &amp;&amp; <q>"Emitted more than I asked for!"</q>);</td></tr>
<tr><th id="889">889</th><td>  }</td></tr>
<tr><th id="890">890</th><td>}</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerSTATEPOINT' data-type='void llvm::X86AsmPrinter::LowerSTATEPOINT(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerSTATEPOINT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn>,</td></tr>
<tr><th id="893">893</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col5 decl" id="125MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="125MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="894">894</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;is64Bit() &amp;&amp; &quot;Statepoint currently only supports X86-64&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;is64Bit() &amp;&amp; \&quot;Statepoint currently only supports X86-64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 894, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() &amp;&amp; <q>"Statepoint currently only supports X86-64"</q>);</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a> <dfn class="local col6 decl" id="126SOpers" title='SOpers' data-type='llvm::StatepointOpers' data-ref="126SOpers">SOpers</dfn><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" title='llvm::StatepointOpers::StatepointOpers' data-ref="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>);</td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col7 decl" id="127PatchBytes" title='PatchBytes' data-type='unsigned int' data-ref="127PatchBytes"><a class="local col7 ref" href="#127PatchBytes" title='PatchBytes' data-ref="127PatchBytes">PatchBytes</a></dfn> = <a class="local col6 ref" href="#126SOpers" title='SOpers' data-ref="126SOpers">SOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers16getNumPatchBytesEv" title='llvm::StatepointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15StatepointOpers16getNumPatchBytesEv">getNumPatchBytes</a>()) {</td></tr>
<tr><th id="898">898</th><td>    <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col7 ref" href="#127PatchBytes" title='PatchBytes' data-ref="127PatchBytes">PatchBytes</a>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(),</td></tr>
<tr><th id="899">899</th><td>             <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="900">900</th><td>  } <b>else</b> {</td></tr>
<tr><th id="901">901</th><td>    <i>// Lower call target and choose correct opcode</i></td></tr>
<tr><th id="902">902</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="128CallTarget" title='CallTarget' data-type='const llvm::MachineOperand &amp;' data-ref="128CallTarget">CallTarget</dfn> = <a class="local col6 ref" href="#126SOpers" title='SOpers' data-ref="126SOpers">SOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers13getCallTargetEv" title='llvm::StatepointOpers::getCallTarget' data-ref="_ZNK4llvm15StatepointOpers13getCallTargetEv">getCallTarget</a>();</td></tr>
<tr><th id="903">903</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col9 decl" id="129CallTargetMCOp" title='CallTargetMCOp' data-type='llvm::MCOperand' data-ref="129CallTargetMCOp">CallTargetMCOp</dfn>;</td></tr>
<tr><th id="904">904</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="130CallOpcode" title='CallOpcode' data-type='unsigned int' data-ref="130CallOpcode">CallOpcode</dfn>;</td></tr>
<tr><th id="905">905</th><td>    <b>switch</b> (<a class="local col8 ref" href="#128CallTarget" title='CallTarget' data-ref="128CallTarget">CallTarget</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="906">906</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="907">907</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="908">908</th><td>      <a class="local col9 ref" href="#129CallTargetMCOp" title='CallTargetMCOp' data-ref="129CallTargetMCOp">CallTargetMCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="local col5 ref" href="#125MCIL" title='MCIL' data-ref="125MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(</td></tr>
<tr><th id="909">909</th><td>          <a class="local col8 ref" href="#128CallTarget" title='CallTarget' data-ref="128CallTarget">CallTarget</a>, <a class="local col5 ref" href="#125MCIL" title='MCIL' data-ref="125MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col8 ref" href="#128CallTarget" title='CallTarget' data-ref="128CallTarget">CallTarget</a>));</td></tr>
<tr><th id="910">910</th><td>      CallOpcode = X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span>;</td></tr>
<tr><th id="911">911</th><td>      <i>// Currently, we only support relative addressing with statepoints.</i></td></tr>
<tr><th id="912">912</th><td><i>      // Otherwise, we'll need a scratch register to hold the target</i></td></tr>
<tr><th id="913">913</th><td><i>      // address.  You'll fail asserts during load &amp; relocation if this</i></td></tr>
<tr><th id="914">914</th><td><i>      // symbol is to far away. (TODO: support non-relative addressing)</i></td></tr>
<tr><th id="915">915</th><td>      <b>break</b>;</td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="917">917</th><td>      <a class="local col9 ref" href="#129CallTargetMCOp" title='CallTargetMCOp' data-ref="129CallTargetMCOp">CallTargetMCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#128CallTarget" title='CallTarget' data-ref="128CallTarget">CallTarget</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="918">918</th><td>      CallOpcode = X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span>;</td></tr>
<tr><th id="919">919</th><td>      <i>// Currently, we only support relative addressing with statepoints.</i></td></tr>
<tr><th id="920">920</th><td><i>      // Otherwise, we'll need a scratch register to hold the target</i></td></tr>
<tr><th id="921">921</th><td><i>      // immediate.  You'll fail asserts during load &amp; relocation if this</i></td></tr>
<tr><th id="922">922</th><td><i>      // address is to far away. (TODO: support non-relative addressing)</i></td></tr>
<tr><th id="923">923</th><td>      <b>break</b>;</td></tr>
<tr><th id="924">924</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="925">925</th><td>      <i>// FIXME: Add retpoline support and remove this.</i></td></tr>
<tr><th id="926">926</th><td>      <b>if</b> (<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv" title='llvm::X86Subtarget::useRetpolineIndirectCalls' data-ref="_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv">useRetpolineIndirectCalls</a>())</td></tr>
<tr><th id="927">927</th><td>        <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Lowering register statepoints with retpoline not "</q></td></tr>
<tr><th id="928">928</th><td>                           <q>"yet implemented."</q>);</td></tr>
<tr><th id="929">929</th><td>      <a class="local col9 ref" href="#129CallTargetMCOp" title='CallTargetMCOp' data-ref="129CallTargetMCOp">CallTargetMCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#128CallTarget" title='CallTarget' data-ref="128CallTarget">CallTarget</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="930">930</th><td>      CallOpcode = X86::<span class='error' title="no member named &apos;CALL64r&apos; in namespace &apos;llvm::X86&apos;">CALL64r</span>;</td></tr>
<tr><th id="931">931</th><td>      <b>break</b>;</td></tr>
<tr><th id="932">932</th><td>    <b>default</b>:</td></tr>
<tr><th id="933">933</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported operand type in statepoint call target&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 933)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported operand type in statepoint call target"</q>);</td></tr>
<tr><th id="934">934</th><td>      <b>break</b>;</td></tr>
<tr><th id="935">935</th><td>    }</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>    <i>// Emit call</i></td></tr>
<tr><th id="938">938</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col1 decl" id="131CallInst" title='CallInst' data-type='llvm::MCInst' data-ref="131CallInst">CallInst</dfn>;</td></tr>
<tr><th id="939">939</th><td>    <a class="local col1 ref" href="#131CallInst" title='CallInst' data-ref="131CallInst">CallInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col0 ref" href="#130CallOpcode" title='CallOpcode' data-ref="130CallOpcode">CallOpcode</a>);</td></tr>
<tr><th id="940">940</th><td>    <a class="local col1 ref" href="#131CallInst" title='CallInst' data-ref="131CallInst">CallInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col9 ref" href="#129CallTargetMCOp" title='CallTargetMCOp' data-ref="129CallTargetMCOp">CallTargetMCOp</a>);</td></tr>
<tr><th id="941">941</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col1 ref" href="#131CallInst" title='CallInst' data-ref="131CallInst">CallInst</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="942">942</th><td>  }</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <i>// Record our statepoint node in the same section used by STACKMAP</i></td></tr>
<tr><th id="945">945</th><td><i>  // and PATCHPOINT</i></td></tr>
<tr><th id="946">946</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SM" title='llvm::X86AsmPrinter::SM' data-ref="llvm::X86AsmPrinter::SM">SM</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps16recordStatepointERKNS_12MachineInstrE" title='llvm::StackMaps::recordStatepoint' data-ref="_ZN4llvm9StackMaps16recordStatepointERKNS_12MachineInstrE">recordStatepoint</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>);</td></tr>
<tr><th id="947">947</th><td>}</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFAULTING_OP' data-type='void llvm::X86AsmPrinter::LowerFAULTING_OP(const llvm::MachineInstr &amp; FaultingMI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFAULTING_OP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132FaultingMI" title='FaultingMI' data-type='const llvm::MachineInstr &amp;' data-ref="132FaultingMI">FaultingMI</dfn>,</td></tr>
<tr><th id="950">950</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col3 decl" id="133MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="133MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="951">951</th><td>  <i>// FAULTING_LOAD_OP &lt;def&gt;, &lt;faltinf type&gt;, &lt;MBB handler&gt;,</i></td></tr>
<tr><th id="952">952</th><td><i>  //                  &lt;opcode&gt;, &lt;operands&gt;</i></td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134DefRegister" title='DefRegister' data-type='unsigned int' data-ref="134DefRegister">DefRegister</dfn> = <a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="955">955</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps" title='llvm::FaultMaps' data-ref="llvm::FaultMaps">FaultMaps</a>::<a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps::FaultKind" title='llvm::FaultMaps::FaultKind' data-ref="llvm::FaultMaps::FaultKind">FaultKind</a> <dfn class="local col5 decl" id="135FK" title='FK' data-type='FaultMaps::FaultKind' data-ref="135FK">FK</dfn> =</td></tr>
<tr><th id="956">956</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps" title='llvm::FaultMaps' data-ref="llvm::FaultMaps">FaultMaps</a>::<a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps::FaultKind" title='llvm::FaultMaps::FaultKind' data-ref="llvm::FaultMaps::FaultKind">FaultKind</a>&gt;(<a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="957">957</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="136HandlerLabel" title='HandlerLabel' data-type='llvm::MCSymbol *' data-ref="136HandlerLabel">HandlerLabel</dfn> = <a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="958">958</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137Opcode" title='Opcode' data-type='unsigned int' data-ref="137Opcode">Opcode</dfn> = <a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="959">959</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="138OperandsBeginIdx" title='OperandsBeginIdx' data-type='unsigned int' data-ref="138OperandsBeginIdx">OperandsBeginIdx</dfn> = <var>4</var>;</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FK &lt; FaultMaps::FaultKindMax &amp;&amp; &quot;Invalid Faulting Kind!&quot;) ? void (0) : __assert_fail (&quot;FK &lt; FaultMaps::FaultKindMax &amp;&amp; \&quot;Invalid Faulting Kind!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 961, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#135FK" title='FK' data-ref="135FK">FK</a> &lt; <a class="type" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps" title='llvm::FaultMaps' data-ref="llvm::FaultMaps">FaultMaps</a>::<a class="enum" href="../../../include/llvm/CodeGen/FaultMaps.h.html#llvm::FaultMaps::FaultKind::FaultKindMax" title='llvm::FaultMaps::FaultKind::FaultKindMax' data-ref="llvm::FaultMaps::FaultKind::FaultKindMax">FaultKindMax</a> &amp;&amp; <q>"Invalid Faulting Kind!"</q>);</td></tr>
<tr><th id="962">962</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::FM" title='llvm::X86AsmPrinter::FM' data-ref="llvm::X86AsmPrinter::FM">FM</a>.<a class="ref" href="../../../include/llvm/CodeGen/FaultMaps.h.html#_ZN4llvm9FaultMaps16recordFaultingOpENS0_9FaultKindEPKNS_8MCSymbolE" title='llvm::FaultMaps::recordFaultingOp' data-ref="_ZN4llvm9FaultMaps16recordFaultingOpENS0_9FaultKindEPKNS_8MCSymbolE">recordFaultingOp</a>(<a class="local col5 ref" href="#135FK" title='FK' data-ref="135FK">FK</a>, <a class="local col6 ref" href="#136HandlerLabel" title='HandlerLabel' data-ref="136HandlerLabel">HandlerLabel</a>);</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col9 decl" id="139MI" title='MI' data-type='llvm::MCInst' data-ref="139MI">MI</dfn>;</td></tr>
<tr><th id="965">965</th><td>  <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#137Opcode" title='Opcode' data-ref="137Opcode">Opcode</a>);</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (DefRegister != X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>)</td></tr>
<tr><th id="968">968</th><td>    <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#134DefRegister" title='DefRegister' data-ref="134DefRegister">DefRegister</a>));</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="140I" title='I' data-type='const llvm::MachineOperand *' data-ref="140I">I</dfn> = <a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="local col8 ref" href="#138OperandsBeginIdx" title='OperandsBeginIdx' data-ref="138OperandsBeginIdx">OperandsBeginIdx</a>,</td></tr>
<tr><th id="971">971</th><td>            <dfn class="local col1 decl" id="141E" title='E' data-type='const llvm::MachineOperand *' data-ref="141E">E</dfn> = <a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>();</td></tr>
<tr><th id="972">972</th><td>       <a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a> != <a class="local col1 ref" href="#141E" title='E' data-ref="141E">E</a>; ++<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>)</td></tr>
<tr><th id="973">973</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col2 decl" id="142MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="142MaybeOperand"><a class="local col2 ref" href="#142MaybeOperand" title='MaybeOperand' data-ref="142MaybeOperand">MaybeOperand</a></dfn> = <a class="local col3 ref" href="#133MCIL" title='MCIL' data-ref="133MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col2 ref" href="#132FaultingMI" title='FaultingMI' data-ref="132FaultingMI">FaultingMI</a>, *<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>))</td></tr>
<tr><th id="974">974</th><td>      <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#142MaybeOperand" title='MaybeOperand' data-ref="142MaybeOperand">MaybeOperand</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<q>"on-fault: "</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col6 ref" href="#136HandlerLabel" title='HandlerLabel' data-ref="136HandlerLabel">HandlerLabel</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol7getNameEv" title='llvm::MCSymbol::getName' data-ref="_ZNK4llvm8MCSymbol7getNameEv">getName</a>());</td></tr>
<tr><th id="977">977</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="978">978</th><td>}</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFENTRY_CALL' data-type='void llvm::X86AsmPrinter::LowerFENTRY_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFENTRY_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="143MI">MI</dfn>,</td></tr>
<tr><th id="981">981</th><td>                                     <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col4 decl" id="144MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="144MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="982">982</th><td>  <em>bool</em> <dfn class="local col5 decl" id="145Is64Bits" title='Is64Bits' data-type='bool' data-ref="145Is64Bits">Is64Bits</dfn> = <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="983">983</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="146Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="146Ctx">Ctx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZNK4llvm10MCStreamer10getContextEv" title='llvm::MCStreamer::getContext' data-ref="_ZNK4llvm10MCStreamer10getContextEv">getContext</a>();</td></tr>
<tr><th id="984">984</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col7 decl" id="147fentry" title='fentry' data-type='llvm::MCSymbol *' data-ref="147fentry">fentry</dfn> = <a class="local col6 ref" href="#146Ctx" title='Ctx' data-ref="146Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"__fentry__"</q>);</td></tr>
<tr><th id="985">985</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col8 decl" id="148Op" title='Op' data-type='const llvm::MCSymbolRefExpr *' data-ref="148Op">Op</dfn> =</td></tr>
<tr><th id="986">986</th><td>      <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col7 ref" href="#147fentry" title='fentry' data-ref="147fentry">fentry</a>, <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_None" title='llvm::MCSymbolRefExpr::VariantKind::VK_None' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_None">VK_None</a>, <span class='refarg'><a class="local col6 ref" href="#146Ctx" title='Ctx' data-ref="146Ctx">Ctx</a></span>);</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  EmitAndCountInstruction(</td></tr>
<tr><th id="989">989</th><td>      MCInstBuilder(Is64Bits ? X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span> : X86::<span class='error' title="no member named &apos;CALLpcrel32&apos; in namespace &apos;llvm::X86&apos;">CALLpcrel32</span>)</td></tr>
<tr><th id="990">990</th><td>          .addExpr(Op));</td></tr>
<tr><th id="991">991</th><td>}</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_OP' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_OP(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_OP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="149MI">MI</dfn>,</td></tr>
<tr><th id="994">994</th><td>                                      <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col0 decl" id="150MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="150MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="995">995</th><td>  <i>// PATCHABLE_OP minsize, opcode, operands</i></td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151MinSize" title='MinSize' data-type='unsigned int' data-ref="151MinSize">MinSize</dfn> = <a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="998">998</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152Opcode" title='Opcode' data-type='unsigned int' data-ref="152Opcode">Opcode</dfn> = <a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col3 decl" id="153MCI" title='MCI' data-type='llvm::MCInst' data-ref="153MCI">MCI</dfn>;</td></tr>
<tr><th id="1001">1001</th><td>  <a class="local col3 ref" href="#153MCI" title='MCI' data-ref="153MCI">MCI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col2 ref" href="#152Opcode" title='Opcode' data-ref="152Opcode">Opcode</a>);</td></tr>
<tr><th id="1002">1002</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="154MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="154MO">MO</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <var>2</var>, <a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>()))</td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col5 decl" id="155MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="155MaybeOperand"><a class="local col5 ref" href="#155MaybeOperand" title='MaybeOperand' data-ref="155MaybeOperand">MaybeOperand</a></dfn> = <a class="local col0 ref" href="#150MCIL" title='MCIL' data-ref="150MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>, <a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>))</td></tr>
<tr><th id="1004">1004</th><td>      <a class="local col3 ref" href="#153MCI" title='MCI' data-ref="153MCI">MCI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col5 ref" href="#155MaybeOperand" title='MaybeOperand' data-ref="155MaybeOperand">MaybeOperand</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>256</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col6 decl" id="156Code" title='Code' data-type='SmallString&lt;256&gt;' data-ref="156Code">Code</dfn>;</td></tr>
<tr><th id="1007">1007</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="157Fixups" title='Fixups' data-type='SmallVector&lt;llvm::MCFixup, 4&gt;' data-ref="157Fixups">Fixups</dfn>;</td></tr>
<tr><th id="1008">1008</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_svector_ostream" title='llvm::raw_svector_ostream' data-ref="llvm::raw_svector_ostream">raw_svector_ostream</a> <dfn class="local col8 decl" id="158VecOS" title='VecOS' data-type='llvm::raw_svector_ostream' data-ref="158VecOS">VecOS</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" title='llvm::raw_svector_ostream::raw_svector_ostream' data-ref="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE">(</a><a class="local col6 ref" href="#156Code" title='Code' data-ref="156Code">Code</a>);</td></tr>
<tr><th id="1009">1009</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::CodeEmitter" title='llvm::X86AsmPrinter::CodeEmitter' data-ref="llvm::X86AsmPrinter::CodeEmitter">CodeEmitter</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCCodeEmitter.h.html#_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</a>(<a class="local col3 ref" href="#153MCI" title='MCI' data-ref="153MCI">MCI</a>, <span class='refarg'><a class="local col8 ref" href="#158VecOS" title='VecOS' data-ref="158VecOS">VecOS</a></span>, <span class='refarg'><a class="local col7 ref" href="#157Fixups" title='Fixups' data-ref="157Fixups">Fixups</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <b>if</b> (<a class="local col6 ref" href="#156Code" title='Code' data-ref="156Code">Code</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt; <a class="local col1 ref" href="#151MinSize" title='MinSize' data-ref="151MinSize">MinSize</a>) {</td></tr>
<tr><th id="1012">1012</th><td>    <b>if</b> (MinSize == <var>2</var> &amp;&amp; Opcode == X86::<span class='error' title="no member named &apos;PUSH64r&apos; in namespace &apos;llvm::X86&apos;">PUSH64r</span>) {</td></tr>
<tr><th id="1013">1013</th><td>      <i>// This is an optimization that lets us get away without emitting a nop in</i></td></tr>
<tr><th id="1014">1014</th><td><i>      // many cases.</i></td></tr>
<tr><th id="1015">1015</th><td><i>      //</i></td></tr>
<tr><th id="1016">1016</th><td><i>      // NB! In some cases the encoding for PUSH64r (e.g. PUSH64r %r9) takes two</i></td></tr>
<tr><th id="1017">1017</th><td><i>      // bytes too, so the check on MinSize is important.</i></td></tr>
<tr><th id="1018">1018</th><td>      MCI.setOpcode(X86::<span class='error' title="no member named &apos;PUSH64rmr&apos; in namespace &apos;llvm::X86&apos;">PUSH64rmr</span>);</td></tr>
<tr><th id="1019">1019</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1020">1020</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="159NopSize" title='NopSize' data-type='unsigned int' data-ref="159NopSize">NopSize</dfn> = <a class="tu ref" href="#_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNop' data-use='c' data-ref="_ZL7EmitNopRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNop</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col1 ref" href="#151MinSize" title='MinSize' data-ref="151MinSize">MinSize</a>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(),</td></tr>
<tr><th id="1021">1021</th><td>                                 <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1022">1022</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NopSize == MinSize &amp;&amp; &quot;Could not implement MinSize!&quot;) ? void (0) : __assert_fail (&quot;NopSize == MinSize &amp;&amp; \&quot;Could not implement MinSize!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1022, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#159NopSize" title='NopSize' data-ref="159NopSize">NopSize</a> == <a class="local col1 ref" href="#151MinSize" title='MinSize' data-ref="151MinSize">MinSize</a> &amp;&amp; <q>"Could not implement MinSize!"</q>);</td></tr>
<tr><th id="1023">1023</th><td>      (<em>void</em>)<a class="local col9 ref" href="#159NopSize" title='NopSize' data-ref="159NopSize">NopSize</a>;</td></tr>
<tr><th id="1024">1024</th><td>    }</td></tr>
<tr><th id="1025">1025</th><td>  }</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col3 ref" href="#153MCI" title='MCI' data-ref="153MCI">MCI</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1028">1028</th><td>}</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><i>// Lower a stackmap of the form:</i></td></tr>
<tr><th id="1031">1031</th><td><i>// &lt;id&gt;, &lt;shadowBytes&gt;, ...</i></td></tr>
<tr><th id="1032">1032</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="decl def" id="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerSTACKMAP' data-ref="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE">LowerSTACKMAP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="160MI">MI</dfn>) {</td></tr>
<tr><th id="1033">1033</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker">SMShadowTracker</a>.<a class="ref" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1034">1034</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SM" title='llvm::X86AsmPrinter::SM' data-ref="llvm::X86AsmPrinter::SM">SM</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps14recordStackMapERKNS_12MachineInstrE" title='llvm::StackMaps::recordStackMap' data-ref="_ZN4llvm9StackMaps14recordStackMapERKNS_12MachineInstrE">recordStackMap</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI">MI</a>);</td></tr>
<tr><th id="1035">1035</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161NumShadowBytes" title='NumShadowBytes' data-type='unsigned int' data-ref="161NumShadowBytes">NumShadowBytes</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1036">1036</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker">SMShadowTracker</a>.<a class="ref" href="X86AsmPrinter.h.html#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5resetEj" title='llvm::X86AsmPrinter::StackMapShadowTracker::reset' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5resetEj">reset</a>(<a class="local col1 ref" href="#161NumShadowBytes" title='NumShadowBytes' data-ref="161NumShadowBytes">NumShadowBytes</a>);</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><i  data-doc="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">// Lower a patchpoint of the form:</i></td></tr>
<tr><th id="1040">1040</th><td><i  data-doc="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">// [&lt;def&gt;], &lt;id&gt;, &lt;numBytes&gt;, &lt;target&gt;, &lt;numArgs&gt;, &lt;cc&gt;, ...</i></td></tr>
<tr><th id="1041">1041</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHPOINT' data-type='void llvm::X86AsmPrinter::LowerPATCHPOINT(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHPOINT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="162MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="162MI">MI</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>                                    <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col3 decl" id="163MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="163MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1043">1043</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;is64Bit() &amp;&amp; &quot;Patchpoint currently only supports X86-64&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;is64Bit() &amp;&amp; \&quot;Patchpoint currently only supports X86-64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1043, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() &amp;&amp; <q>"Patchpoint currently only supports X86-64"</q>);</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker">SMShadowTracker</a>.<a class="ref" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SM" title='llvm::X86AsmPrinter::SM' data-ref="llvm::X86AsmPrinter::SM">SM</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm9StackMaps16recordPatchPointERKNS_12MachineInstrE" title='llvm::StackMaps::recordPatchPoint' data-ref="_ZN4llvm9StackMaps16recordPatchPointERKNS_12MachineInstrE">recordPatchPoint</a>(<a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>);</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers">PatchPointOpers</a> <dfn class="local col4 decl" id="164opers" title='opers' data-type='llvm::PatchPointOpers' data-ref="164opers">opers</dfn><a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>);</td></tr>
<tr><th id="1050">1050</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165ScratchIdx" title='ScratchIdx' data-type='unsigned int' data-ref="165ScratchIdx">ScratchIdx</dfn> = <a class="local col4 ref" href="#164opers" title='opers' data-ref="164opers">opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj" title='llvm::PatchPointOpers::getNextScratchIdx' data-ref="_ZNK4llvm15PatchPointOpers17getNextScratchIdxEj">getNextScratchIdx</a>();</td></tr>
<tr><th id="1051">1051</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166EncodedBytes" title='EncodedBytes' data-type='unsigned int' data-ref="166EncodedBytes">EncodedBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="1052">1052</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="167CalleeMO" title='CalleeMO' data-type='const llvm::MachineOperand &amp;' data-ref="167CalleeMO">CalleeMO</dfn> = <a class="local col4 ref" href="#164opers" title='opers' data-ref="164opers">opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers13getCallTargetEv" title='llvm::PatchPointOpers::getCallTarget' data-ref="_ZNK4llvm15PatchPointOpers13getCallTargetEv">getCallTarget</a>();</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>  <i>// Check for null target. If target is non-null (i.e. is non-zero or is</i></td></tr>
<tr><th id="1055">1055</th><td><i>  // symbolic) then emit a call.</i></td></tr>
<tr><th id="1056">1056</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="1057">1057</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col8 decl" id="168CalleeMCOp" title='CalleeMCOp' data-type='llvm::MCOperand' data-ref="168CalleeMCOp">CalleeMCOp</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>    <b>switch</b> (<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="1059">1059</th><td>    <b>default</b>:</td></tr>
<tr><th id="1060">1060</th><td>      <i class="doc">/// FIXME: Add a verifier check for bad callee types.</i></td></tr>
<tr><th id="1061">1061</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized callee operand type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1061)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized callee operand type."</q>);</td></tr>
<tr><th id="1062">1062</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="1063">1063</th><td>      <b>if</b> (<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1064">1064</th><td>        <a class="local col8 ref" href="#168CalleeMCOp" title='CalleeMCOp' data-ref="168CalleeMCOp">CalleeMCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1065">1065</th><td>      <b>break</b>;</td></tr>
<tr><th id="1066">1066</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="1067">1067</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="1068">1068</th><td>      <a class="local col8 ref" href="#168CalleeMCOp" title='CalleeMCOp' data-ref="168CalleeMCOp">CalleeMCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="local col3 ref" href="#163MCIL" title='MCIL' data-ref="163MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE" title='(anonymous namespace)::X86MCInstLower::LowerSymbolOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower18LowerSymbolOperandERKN4llvm14MachineOperandEPNS1_8MCSymbolE">LowerSymbolOperand</a>(<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>,</td></tr>
<tr><th id="1069">1069</th><td>                                           <a class="local col3 ref" href="#163MCIL" title='MCIL' data-ref="163MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::GetSymbolFromOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower20GetSymbolFromOperandERKN4llvm14MachineOperandE">GetSymbolFromOperand</a>(<a class="local col7 ref" href="#167CalleeMO" title='CalleeMO' data-ref="167CalleeMO">CalleeMO</a>));</td></tr>
<tr><th id="1070">1070</th><td>      <b>break</b>;</td></tr>
<tr><th id="1071">1071</th><td>    }</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>    <i>// Emit MOV to materialize the target address and the CALL to target.</i></td></tr>
<tr><th id="1074">1074</th><td><i>    // This is encoded with 12-13 bytes, depending on which register is used.</i></td></tr>
<tr><th id="1075">1075</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="169ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="169ScratchReg">ScratchReg</dfn> = <a class="local col2 ref" href="#162MI" title='MI' data-ref="162MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#165ScratchIdx" title='ScratchIdx' data-ref="165ScratchIdx">ScratchIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1076">1076</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</a>(<a class="local col9 ref" href="#169ScratchReg" title='ScratchReg' data-ref="169ScratchReg">ScratchReg</a>))</td></tr>
<tr><th id="1077">1077</th><td>      <a class="local col6 ref" href="#166EncodedBytes" title='EncodedBytes' data-ref="166EncodedBytes">EncodedBytes</a> = <var>13</var>;</td></tr>
<tr><th id="1078">1078</th><td>    <b>else</b></td></tr>
<tr><th id="1079">1079</th><td>      <a class="local col6 ref" href="#166EncodedBytes" title='EncodedBytes' data-ref="166EncodedBytes">EncodedBytes</a> = <var>12</var>;</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>    EmitAndCountInstruction(</td></tr>
<tr><th id="1082">1082</th><td>        MCInstBuilder(X86::<span class='error' title="no member named &apos;MOV64ri&apos; in namespace &apos;llvm::X86&apos;">MOV64ri</span>).addReg(ScratchReg).addOperand(CalleeMCOp));</td></tr>
<tr><th id="1083">1083</th><td>    <i>// FIXME: Add retpoline support and remove this.</i></td></tr>
<tr><th id="1084">1084</th><td>    <b>if</b> (<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv" title='llvm::X86Subtarget::useRetpolineIndirectCalls' data-ref="_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv">useRetpolineIndirectCalls</a>())</td></tr>
<tr><th id="1085">1085</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="1086">1086</th><td>          <q>"Lowering patchpoint with retpoline not yet implemented."</q>);</td></tr>
<tr><th id="1087">1087</th><td>    EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;CALL64r&apos; in namespace &apos;llvm::X86&apos;">CALL64r</span>).addReg(ScratchReg));</td></tr>
<tr><th id="1088">1088</th><td>  }</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <i>// Emit padding.</i></td></tr>
<tr><th id="1091">1091</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170NumBytes" title='NumBytes' data-type='unsigned int' data-ref="170NumBytes">NumBytes</dfn> = <a class="local col4 ref" href="#164opers" title='opers' data-ref="164opers">opers</a>.<a class="ref" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="1092">1092</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumBytes &gt;= EncodedBytes &amp;&amp; &quot;Patchpoint can&apos;t request size less than the length of a call.&quot;) ? void (0) : __assert_fail (&quot;NumBytes &gt;= EncodedBytes &amp;&amp; \&quot;Patchpoint can&apos;t request size less than the length of a call.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1093, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#170NumBytes" title='NumBytes' data-ref="170NumBytes">NumBytes</a> &gt;= <a class="local col6 ref" href="#166EncodedBytes" title='EncodedBytes' data-ref="166EncodedBytes">EncodedBytes</a> &amp;&amp;</td></tr>
<tr><th id="1093">1093</th><td>         <q>"Patchpoint can't request size less than the length of a call."</q>);</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>  <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col0 ref" href="#170NumBytes" title='NumBytes' data-ref="170NumBytes">NumBytes</a> - <a class="local col6 ref" href="#166EncodedBytes" title='EncodedBytes' data-ref="166EncodedBytes">EncodedBytes</a>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(),</td></tr>
<tr><th id="1096">1096</th><td>           <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1097">1097</th><td>}</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_EVENT_CALL' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_EVENT_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_EVENT_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="171MI">MI</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>                                              <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col2 decl" id="172MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="172MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1101">1101</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;is64Bit() &amp;&amp; &quot;XRay custom events only supports X86-64&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;is64Bit() &amp;&amp; \&quot;XRay custom events only supports X86-64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1101, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() &amp;&amp; <q>"XRay custom events only supports X86-64"</q>);</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>  <i>// We want to emit the following pattern, which follows the x86 calling</i></td></tr>
<tr><th id="1104">1104</th><td><i>  // convention to prepare for the trampoline call to be patched in.</i></td></tr>
<tr><th id="1105">1105</th><td><i>  //</i></td></tr>
<tr><th id="1106">1106</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1107">1107</th><td><i>  // .Lxray_event_sled_N:</i></td></tr>
<tr><th id="1108">1108</th><td><i>  //   jmp +N                        // jump across the instrumentation sled</i></td></tr>
<tr><th id="1109">1109</th><td><i>  //   ...                           // set up arguments in register</i></td></tr>
<tr><th id="1110">1110</th><td><i>  //   callq __xray_CustomEvent@plt  // force dependency to symbol</i></td></tr>
<tr><th id="1111">1111</th><td><i>  //   ...</i></td></tr>
<tr><th id="1112">1112</th><td><i>  //   &lt;jump here&gt;</i></td></tr>
<tr><th id="1113">1113</th><td><i>  //</i></td></tr>
<tr><th id="1114">1114</th><td><i>  // After patching, it would look something like:</i></td></tr>
<tr><th id="1115">1115</th><td><i>  //</i></td></tr>
<tr><th id="1116">1116</th><td><i>  //   nopw (2-byte nop)</i></td></tr>
<tr><th id="1117">1117</th><td><i>  //   ...</i></td></tr>
<tr><th id="1118">1118</th><td><i>  //   callq __xrayCustomEvent  // already lowered</i></td></tr>
<tr><th id="1119">1119</th><td><i>  //   ...</i></td></tr>
<tr><th id="1120">1120</th><td><i>  //</i></td></tr>
<tr><th id="1121">1121</th><td><i>  // ---</i></td></tr>
<tr><th id="1122">1122</th><td><i>  // First we emit the label and the jump.</i></td></tr>
<tr><th id="1123">1123</th><td>  <em>auto</em> <dfn class="local col3 decl" id="173CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="173CurSled">CurSled</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray_event_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1124">1124</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"# XRay Custom Event Log"</q>);</td></tr>
<tr><th id="1125">1125</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1126">1126</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col3 ref" href="#173CurSled" title='CurSled' data-ref="173CurSled">CurSled</a>);</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1129">1129</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1130">1130</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1131">1131</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14EmitBinaryDataENS_9StringRefE" title='llvm::MCStreamer::EmitBinaryData' data-ref="_ZN4llvm10MCStreamer14EmitBinaryDataENS_9StringRefE">EmitBinaryData</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x0f"</q>);</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  <i>// The default C calling convention will place two arguments into %rcx and</i></td></tr>
<tr><th id="1134">1134</th><td><i>  // %rdx -- so we only work with those.</i></td></tr>
<tr><th id="1135">1135</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174DestRegs" title='DestRegs' data-type='unsigned int []' data-ref="174DestRegs">DestRegs</dfn>[] = {X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>, X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>};</td></tr>
<tr><th id="1136">1136</th><td>  <em>bool</em> <dfn class="local col5 decl" id="175UsedMask" title='UsedMask' data-type='bool [2]' data-ref="175UsedMask">UsedMask</dfn>[] = {<b>false</b>, <b>false</b>};</td></tr>
<tr><th id="1137">1137</th><td>  <i>// Filled out in loop.</i></td></tr>
<tr><th id="1138">1138</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176SrcRegs" title='SrcRegs' data-type='unsigned int [2]' data-ref="176SrcRegs">SrcRegs</dfn>[] = {<var>0</var>, <var>0</var>};</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <i>// Then we put the operands in the %rdi and %rsi registers. We spill the</i></td></tr>
<tr><th id="1141">1141</th><td><i>  // values in the register before we clobber them, and mark them as used in</i></td></tr>
<tr><th id="1142">1142</th><td><i>  // UsedMask. In case the arguments are already in the correct register, we use</i></td></tr>
<tr><th id="1143">1143</th><td><i>  // emit nops appropriately sized to keep the sled the same size in every</i></td></tr>
<tr><th id="1144">1144</th><td><i>  // situation.</i></td></tr>
<tr><th id="1145">1145</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="177I" title='I' data-type='unsigned int' data-ref="177I">I</dfn> = <var>0</var>; <a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a> &lt; <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>)</td></tr>
<tr><th id="1146">1146</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col8 decl" id="178Op" title='Op' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="178Op"><a class="local col8 ref" href="#178Op" title='Op' data-ref="178Op">Op</a></dfn> = <a class="local col2 ref" href="#172MCIL" title='MCIL' data-ref="172MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>, <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>))) {</td></tr>
<tr><th id="1147">1147</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op-&gt;isReg() &amp;&amp; &quot;Only support arguments in registers&quot;) ? void (0) : __assert_fail (&quot;Op-&gt;isReg() &amp;&amp; \&quot;Only support arguments in registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#178Op" title='Op' data-ref="178Op">Op</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Only support arguments in registers"</q>);</td></tr>
<tr><th id="1148">1148</th><td>      <a class="local col6 ref" href="#176SrcRegs" title='SrcRegs' data-ref="176SrcRegs">SrcRegs</a>[<a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>] = <a class="local col8 ref" href="#178Op" title='Op' data-ref="178Op">Op</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1149">1149</th><td>      <b>if</b> (<a class="local col6 ref" href="#176SrcRegs" title='SrcRegs' data-ref="176SrcRegs">SrcRegs</a>[<a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>] != <a class="local col4 ref" href="#174DestRegs" title='DestRegs' data-ref="174DestRegs">DestRegs</a>[<a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>]) {</td></tr>
<tr><th id="1150">1150</th><td>        <a class="local col5 ref" href="#175UsedMask" title='UsedMask' data-ref="175UsedMask">UsedMask</a>[<a class="local col7 ref" href="#177I" title='I' data-ref="177I">I</a>] = <b>true</b>;</td></tr>
<tr><th id="1151">1151</th><td>        EmitAndCountInstruction(</td></tr>
<tr><th id="1152">1152</th><td>            MCInstBuilder(X86::<span class='error' title="no member named &apos;PUSH64r&apos; in namespace &apos;llvm::X86&apos;">PUSH64r</span>).addReg(DestRegs[I]));</td></tr>
<tr><th id="1153">1153</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1154">1154</th><td>        <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>4</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1155">1155</th><td>      }</td></tr>
<tr><th id="1156">1156</th><td>    }</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <i>// Now that the register values are stashed, mov arguments into place.</i></td></tr>
<tr><th id="1159">1159</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>; I &lt; MI.getNumOperands(); ++I)</td></tr>
<tr><th id="1160">1160</th><td>    <b>if</b> (SrcRegs[I] != DestRegs[I])</td></tr>
<tr><th id="1161">1161</th><td>      EmitAndCountInstruction(</td></tr>
<tr><th id="1162">1162</th><td>          MCInstBuilder(X86::<span class='error' title="no member named &apos;MOV64rr&apos; in namespace &apos;llvm::X86&apos;">MOV64rr</span>).addReg(DestRegs[I]).addReg(SrcRegs[I]));</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td>  <i>// We emit a hard dependency on the __xray_CustomEvent symbol, which is the</i></td></tr>
<tr><th id="1165">1165</th><td><i>  // name of the trampoline to be implemented by the XRay runtime.</i></td></tr>
<tr><th id="1166">1166</th><td>  <em>auto</em> <dfn class="local col9 decl" id="179TSym" title='TSym' data-type='llvm::MCSymbol *' data-ref="179TSym">TSym</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"__xray_CustomEvent"</q>);</td></tr>
<tr><th id="1167">1167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="180TOp" title='TOp' data-type='llvm::MachineOperand' data-ref="180TOp">TOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEh" title='llvm::MachineOperand::CreateMCSymbol' data-ref="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEh">CreateMCSymbol</a>(<a class="local col9 ref" href="#179TSym" title='TSym' data-ref="179TSym">TSym</a>);</td></tr>
<tr><th id="1168">1168</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21isPositionIndependentEv" title='llvm::AsmPrinter::isPositionIndependent' data-ref="_ZNK4llvm10AsmPrinter21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="1169">1169</th><td>    <a class="local col0 ref" href="#180TOp" title='TOp' data-ref="180TOp">TOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PLT" title='llvm::X86II::TOF::MO_PLT' data-ref="llvm::X86II::TOF::MO_PLT">MO_PLT</a>);</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <i>// Emit the call instruction.</i></td></tr>
<tr><th id="1172">1172</th><td>  EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span>)</td></tr>
<tr><th id="1173">1173</th><td>                              .addOperand(MCIL.LowerSymbolOperand(TOp, TSym)));</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <i>// Restore caller-saved and used registers.</i></td></tr>
<tr><th id="1176">1176</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="181I" title='I' data-type='unsigned int' data-ref="181I">I</dfn> = <b>sizeof</b> <a class="local col5 ref" href="#175UsedMask" title='UsedMask' data-ref="175UsedMask">UsedMask</a>; <a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>-- &gt; <var>0</var>;)</td></tr>
<tr><th id="1177">1177</th><td>    <b>if</b> (<a class="local col5 ref" href="#175UsedMask" title='UsedMask' data-ref="175UsedMask">UsedMask</a>[<a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>])</td></tr>
<tr><th id="1178">1178</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;POP64r&apos; in namespace &apos;llvm::X86&apos;">POP64r</span>).addReg(DestRegs[I]));</td></tr>
<tr><th id="1179">1179</th><td>    <b>else</b></td></tr>
<tr><th id="1180">1180</th><td>      <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>1</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray custom event end."</q>);</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <i>// Record the sled version. Older versions of this sled were spelled</i></td></tr>
<tr><th id="1185">1185</th><td><i>  // differently, so we let the runtime handle the different offsets we're</i></td></tr>
<tr><th id="1186">1186</th><td><i>  // using.</i></td></tr>
<tr><th id="1187">1187</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col3 ref" href="#173CurSled" title='CurSled' data-ref="173CurSled">CurSled</a>, <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::CUSTOM_EVENT" title='llvm::AsmPrinter::SledKind::CUSTOM_EVENT' data-ref="llvm::AsmPrinter::SledKind::CUSTOM_EVENT">CUSTOM_EVENT</a>, <var>1</var>);</td></tr>
<tr><th id="1188">1188</th><td>}</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TYPED_EVENT_CALL' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_TYPED_EVENT_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TYPED_EVENT_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="182MI">MI</dfn>,</td></tr>
<tr><th id="1191">1191</th><td>                                                    <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col3 decl" id="183MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="183MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1192">1192</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;is64Bit() &amp;&amp; &quot;XRay typed events only supports X86-64&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;is64Bit() &amp;&amp; \&quot;XRay typed events only supports X86-64\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1192, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() &amp;&amp; <q>"XRay typed events only supports X86-64"</q>);</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <i>// We want to emit the following pattern, which follows the x86 calling</i></td></tr>
<tr><th id="1195">1195</th><td><i>  // convention to prepare for the trampoline call to be patched in.</i></td></tr>
<tr><th id="1196">1196</th><td><i>  //</i></td></tr>
<tr><th id="1197">1197</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1198">1198</th><td><i>  // .Lxray_event_sled_N:</i></td></tr>
<tr><th id="1199">1199</th><td><i>  //   jmp +N                        // jump across the instrumentation sled</i></td></tr>
<tr><th id="1200">1200</th><td><i>  //   ...                           // set up arguments in register</i></td></tr>
<tr><th id="1201">1201</th><td><i>  //   callq __xray_TypedEvent@plt  // force dependency to symbol</i></td></tr>
<tr><th id="1202">1202</th><td><i>  //   ...</i></td></tr>
<tr><th id="1203">1203</th><td><i>  //   &lt;jump here&gt;</i></td></tr>
<tr><th id="1204">1204</th><td><i>  //</i></td></tr>
<tr><th id="1205">1205</th><td><i>  // After patching, it would look something like:</i></td></tr>
<tr><th id="1206">1206</th><td><i>  //</i></td></tr>
<tr><th id="1207">1207</th><td><i>  //   nopw (2-byte nop)</i></td></tr>
<tr><th id="1208">1208</th><td><i>  //   ...</i></td></tr>
<tr><th id="1209">1209</th><td><i>  //   callq __xrayTypedEvent  // already lowered</i></td></tr>
<tr><th id="1210">1210</th><td><i>  //   ...</i></td></tr>
<tr><th id="1211">1211</th><td><i>  //</i></td></tr>
<tr><th id="1212">1212</th><td><i>  // ---</i></td></tr>
<tr><th id="1213">1213</th><td><i>  // First we emit the label and the jump.</i></td></tr>
<tr><th id="1214">1214</th><td>  <em>auto</em> <dfn class="local col4 decl" id="184CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="184CurSled">CurSled</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray_typed_event_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1215">1215</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"# XRay Typed Event Log"</q>);</td></tr>
<tr><th id="1216">1216</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1217">1217</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col4 ref" href="#184CurSled" title='CurSled' data-ref="184CurSled">CurSled</a>);</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1220">1220</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1221">1221</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1222">1222</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14EmitBinaryDataENS_9StringRefE" title='llvm::MCStreamer::EmitBinaryData' data-ref="_ZN4llvm10MCStreamer14EmitBinaryDataENS_9StringRefE">EmitBinaryData</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x14"</q>);</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <i>// An x86-64 convention may place three arguments into %rcx, %rdx, and R8,</i></td></tr>
<tr><th id="1225">1225</th><td><i>  // so we'll work with those. Or we may be called via SystemV, in which case</i></td></tr>
<tr><th id="1226">1226</th><td><i>  // we don't have to do any translation.</i></td></tr>
<tr><th id="1227">1227</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="185DestRegs" title='DestRegs' data-type='unsigned int []' data-ref="185DestRegs">DestRegs</dfn>[] = {X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>, X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>};</td></tr>
<tr><th id="1228">1228</th><td>  <em>bool</em> <dfn class="local col6 decl" id="186UsedMask" title='UsedMask' data-type='bool [3]' data-ref="186UsedMask">UsedMask</dfn>[] = {<b>false</b>, <b>false</b>, <b>false</b>};</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>// Will fill out src regs in the loop.</i></td></tr>
<tr><th id="1231">1231</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="187SrcRegs" title='SrcRegs' data-type='unsigned int [3]' data-ref="187SrcRegs">SrcRegs</dfn>[] = {<var>0</var>, <var>0</var>, <var>0</var>};</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <i>// Then we put the operands in the SystemV registers. We spill the values in</i></td></tr>
<tr><th id="1234">1234</th><td><i>  // the registers before we clobber them, and mark them as used in UsedMask.</i></td></tr>
<tr><th id="1235">1235</th><td><i>  // In case the arguments are already in the correct register, we emit nops</i></td></tr>
<tr><th id="1236">1236</th><td><i>  // appropriately sized to keep the sled the same size in every situation.</i></td></tr>
<tr><th id="1237">1237</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="188I" title='I' data-type='unsigned int' data-ref="188I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a> &lt; <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a>)</td></tr>
<tr><th id="1238">1238</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col9 decl" id="189Op" title='Op' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="189Op"><a class="local col9 ref" href="#189Op" title='Op' data-ref="189Op">Op</a></dfn> = <a class="local col3 ref" href="#183MCIL" title='MCIL' data-ref="183MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>, <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a>))) {</td></tr>
<tr><th id="1239">1239</th><td>      <i>// TODO: Is register only support adequate?</i></td></tr>
<tr><th id="1240">1240</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op-&gt;isReg() &amp;&amp; &quot;Only supports arguments in registers&quot;) ? void (0) : __assert_fail (&quot;Op-&gt;isReg() &amp;&amp; \&quot;Only supports arguments in registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1240, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#189Op" title='Op' data-ref="189Op">Op</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Only supports arguments in registers"</q>);</td></tr>
<tr><th id="1241">1241</th><td>      <a class="local col7 ref" href="#187SrcRegs" title='SrcRegs' data-ref="187SrcRegs">SrcRegs</a>[<a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a>] = <a class="local col9 ref" href="#189Op" title='Op' data-ref="189Op">Op</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1242">1242</th><td>      <b>if</b> (<a class="local col7 ref" href="#187SrcRegs" title='SrcRegs' data-ref="187SrcRegs">SrcRegs</a>[<a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a>] != <a class="local col5 ref" href="#185DestRegs" title='DestRegs' data-ref="185DestRegs">DestRegs</a>[<a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a>]) {</td></tr>
<tr><th id="1243">1243</th><td>        <a class="local col6 ref" href="#186UsedMask" title='UsedMask' data-ref="186UsedMask">UsedMask</a>[<a class="local col8 ref" href="#188I" title='I' data-ref="188I">I</a>] = <b>true</b>;</td></tr>
<tr><th id="1244">1244</th><td>        EmitAndCountInstruction(</td></tr>
<tr><th id="1245">1245</th><td>            MCInstBuilder(X86::<span class='error' title="no member named &apos;PUSH64r&apos; in namespace &apos;llvm::X86&apos;">PUSH64r</span>).addReg(DestRegs[I]));</td></tr>
<tr><th id="1246">1246</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1247">1247</th><td>        <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>4</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1248">1248</th><td>      }</td></tr>
<tr><th id="1249">1249</th><td>    }</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <i>// In the above loop we only stash all of the destination registers or emit</i></td></tr>
<tr><th id="1252">1252</th><td><i>  // nops if the arguments are already in the right place. Doing the actually</i></td></tr>
<tr><th id="1253">1253</th><td><i>  // moving is postponed until after all the registers are stashed so nothing</i></td></tr>
<tr><th id="1254">1254</th><td><i>  // is clobbers. We've already added nops to account for the size of mov and</i></td></tr>
<tr><th id="1255">1255</th><td><i>  // push if the register is in the right place, so we only have to worry about</i></td></tr>
<tr><th id="1256">1256</th><td><i>  // emitting movs.</i></td></tr>
<tr><th id="1257">1257</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>; I &lt; MI.getNumOperands(); ++I)</td></tr>
<tr><th id="1258">1258</th><td>    <b>if</b> (UsedMask[I])</td></tr>
<tr><th id="1259">1259</th><td>      EmitAndCountInstruction(</td></tr>
<tr><th id="1260">1260</th><td>          MCInstBuilder(X86::<span class='error' title="no member named &apos;MOV64rr&apos; in namespace &apos;llvm::X86&apos;">MOV64rr</span>).addReg(DestRegs[I]).addReg(SrcRegs[I]));</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <i>// We emit a hard dependency on the __xray_TypedEvent symbol, which is the</i></td></tr>
<tr><th id="1263">1263</th><td><i>  // name of the trampoline to be implemented by the XRay runtime.</i></td></tr>
<tr><th id="1264">1264</th><td>  <em>auto</em> <dfn class="local col0 decl" id="190TSym" title='TSym' data-type='llvm::MCSymbol *' data-ref="190TSym">TSym</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"__xray_TypedEvent"</q>);</td></tr>
<tr><th id="1265">1265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="191TOp" title='TOp' data-type='llvm::MachineOperand' data-ref="191TOp">TOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEh" title='llvm::MachineOperand::CreateMCSymbol' data-ref="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEh">CreateMCSymbol</a>(<a class="local col0 ref" href="#190TSym" title='TSym' data-ref="190TSym">TSym</a>);</td></tr>
<tr><th id="1266">1266</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter21isPositionIndependentEv" title='llvm::AsmPrinter::isPositionIndependent' data-ref="_ZNK4llvm10AsmPrinter21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="1267">1267</th><td>    <a class="local col1 ref" href="#191TOp" title='TOp' data-ref="191TOp">TOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PLT" title='llvm::X86II::TOF::MO_PLT' data-ref="llvm::X86II::TOF::MO_PLT">MO_PLT</a>);</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <i>// Emit the call instruction.</i></td></tr>
<tr><th id="1270">1270</th><td>  EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span>)</td></tr>
<tr><th id="1271">1271</th><td>                              .addOperand(MCIL.LowerSymbolOperand(TOp, TSym)));</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// Restore caller-saved and used registers.</i></td></tr>
<tr><th id="1274">1274</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="192I" title='I' data-type='unsigned int' data-ref="192I">I</dfn> = <b>sizeof</b> <a class="local col6 ref" href="#186UsedMask" title='UsedMask' data-ref="186UsedMask">UsedMask</a>; <a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a>-- &gt; <var>0</var>;)</td></tr>
<tr><th id="1275">1275</th><td>    <b>if</b> (<a class="local col6 ref" href="#186UsedMask" title='UsedMask' data-ref="186UsedMask">UsedMask</a>[<a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a>])</td></tr>
<tr><th id="1276">1276</th><td>      EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;POP64r&apos; in namespace &apos;llvm::X86&apos;">POP64r</span>).addReg(DestRegs[I]));</td></tr>
<tr><th id="1277">1277</th><td>    <b>else</b></td></tr>
<tr><th id="1278">1278</th><td>      <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>1</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray typed event end."</q>);</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// Record the sled version.</i></td></tr>
<tr><th id="1283">1283</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col4 ref" href="#184CurSled" title='CurSled' data-ref="184CurSled">CurSled</a>, <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::TYPED_EVENT" title='llvm::AsmPrinter::SledKind::TYPED_EVENT' data-ref="llvm::AsmPrinter::SledKind::TYPED_EVENT">TYPED_EVENT</a>, <var>0</var>);</td></tr>
<tr><th id="1284">1284</th><td>}</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_FUNCTION_ENTER</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="193MI">MI</dfn>,</td></tr>
<tr><th id="1287">1287</th><td>                                                  <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col4 decl" id="194MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="194MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1288">1288</th><td>  <i>// We want to emit the following pattern:</i></td></tr>
<tr><th id="1289">1289</th><td><i>  //</i></td></tr>
<tr><th id="1290">1290</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1291">1291</th><td><i>  // .Lxray_sled_N:</i></td></tr>
<tr><th id="1292">1292</th><td><i>  //   jmp .tmpN</i></td></tr>
<tr><th id="1293">1293</th><td><i>  //   # 9 bytes worth of noops</i></td></tr>
<tr><th id="1294">1294</th><td><i>  //</i></td></tr>
<tr><th id="1295">1295</th><td><i>  // We need the 9 bytes because at runtime, we'd be patching over the full 11</i></td></tr>
<tr><th id="1296">1296</th><td><i>  // bytes with the following pattern:</i></td></tr>
<tr><th id="1297">1297</th><td><i>  //</i></td></tr>
<tr><th id="1298">1298</th><td><i>  //   mov %r10, &lt;function id, 32-bit&gt;   // 6 bytes</i></td></tr>
<tr><th id="1299">1299</th><td><i>  //   call &lt;relative offset, 32-bits&gt;   // 5 bytes</i></td></tr>
<tr><th id="1300">1300</th><td><i>  //</i></td></tr>
<tr><th id="1301">1301</th><td>  <em>auto</em> <dfn class="local col5 decl" id="195CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="195CurSled">CurSled</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1302">1302</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1303">1303</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col5 ref" href="#195CurSled" title='CurSled' data-ref="195CurSled">CurSled</a>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1306">1306</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1307">1307</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1308">1308</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitBytesENS_9StringRefE" title='llvm::MCStreamer::EmitBytes' data-ref="_ZN4llvm10MCStreamer9EmitBytesENS_9StringRefE">EmitBytes</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x09"</q>);</td></tr>
<tr><th id="1309">1309</th><td>  <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>9</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1310">1310</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col5 ref" href="#195CurSled" title='CurSled' data-ref="195CurSled">CurSled</a>, <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::FUNCTION_ENTER" title='llvm::AsmPrinter::SledKind::FUNCTION_ENTER' data-ref="llvm::AsmPrinter::SledKind::FUNCTION_ENTER">FUNCTION_ENTER</a>);</td></tr>
<tr><th id="1311">1311</th><td>}</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_RET' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_RET(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_RET</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="196MI">MI</dfn>,</td></tr>
<tr><th id="1314">1314</th><td>                                       <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col7 decl" id="197MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="197MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1315">1315</th><td>  <i>// Since PATCHABLE_RET takes the opcode of the return statement as an</i></td></tr>
<tr><th id="1316">1316</th><td><i>  // argument, we use that to emit the correct form of the RET that we want.</i></td></tr>
<tr><th id="1317">1317</th><td><i>  // i.e. when we see this:</i></td></tr>
<tr><th id="1318">1318</th><td><i>  //</i></td></tr>
<tr><th id="1319">1319</th><td><i>  //   PATCHABLE_RET X86::RET ...</i></td></tr>
<tr><th id="1320">1320</th><td><i>  //</i></td></tr>
<tr><th id="1321">1321</th><td><i>  // We should emit the RET followed by sleds.</i></td></tr>
<tr><th id="1322">1322</th><td><i>  //</i></td></tr>
<tr><th id="1323">1323</th><td><i>  //   .p2align 1, ...</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // .Lxray_sled_N:</i></td></tr>
<tr><th id="1325">1325</th><td><i>  //   ret  # or equivalent instruction</i></td></tr>
<tr><th id="1326">1326</th><td><i>  //   # 10 bytes worth of noops</i></td></tr>
<tr><th id="1327">1327</th><td><i>  //</i></td></tr>
<tr><th id="1328">1328</th><td><i>  // This just makes sure that the alignment for the next instruction is 2.</i></td></tr>
<tr><th id="1329">1329</th><td>  <em>auto</em> <dfn class="local col8 decl" id="198CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="198CurSled">CurSled</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1330">1330</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1331">1331</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col8 ref" href="#198CurSled" title='CurSled' data-ref="198CurSled">CurSled</a>);</td></tr>
<tr><th id="1332">1332</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199OpCode" title='OpCode' data-type='unsigned int' data-ref="199OpCode">OpCode</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1333">1333</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col0 decl" id="200Ret" title='Ret' data-type='llvm::MCInst' data-ref="200Ret">Ret</dfn>;</td></tr>
<tr><th id="1334">1334</th><td>  <a class="local col0 ref" href="#200Ret" title='Ret' data-ref="200Ret">Ret</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col9 ref" href="#199OpCode" title='OpCode' data-ref="199OpCode">OpCode</a>);</td></tr>
<tr><th id="1335">1335</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="201MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="201MO">MO</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <var>1</var>, <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>()))</td></tr>
<tr><th id="1336">1336</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col2 decl" id="202MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="202MaybeOperand"><a class="local col2 ref" href="#202MaybeOperand" title='MaybeOperand' data-ref="202MaybeOperand">MaybeOperand</a></dfn> = <a class="local col7 ref" href="#197MCIL" title='MCIL' data-ref="197MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>, <a class="local col1 ref" href="#201MO" title='MO' data-ref="201MO">MO</a>))</td></tr>
<tr><th id="1337">1337</th><td>      <a class="local col0 ref" href="#200Ret" title='Ret' data-ref="200Ret">Ret</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#202MaybeOperand" title='MaybeOperand' data-ref="202MaybeOperand">MaybeOperand</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1338">1338</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col0 ref" href="#200Ret" title='Ret' data-ref="200Ret">Ret</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1339">1339</th><td>  <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>10</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1340">1340</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col8 ref" href="#198CurSled" title='CurSled' data-ref="198CurSled">CurSled</a>, <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::FUNCTION_EXIT" title='llvm::AsmPrinter::SledKind::FUNCTION_EXIT' data-ref="llvm::AsmPrinter::SledKind::FUNCTION_EXIT">FUNCTION_EXIT</a>);</td></tr>
<tr><th id="1341">1341</th><td>}</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="tu decl def" id="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-type='void llvm::X86AsmPrinter::LowerPATCHABLE_TAIL_CALL(const llvm::MachineInstr &amp; MI, (anonymous namespace)::X86MCInstLower &amp; MCIL)' data-ref="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TAIL_CALL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="203MI">MI</dfn>,</td></tr>
<tr><th id="1344">1344</th><td>                                             <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> &amp;<dfn class="local col4 decl" id="204MCIL" title='MCIL' data-type='(anonymous namespace)::X86MCInstLower &amp;' data-ref="204MCIL">MCIL</dfn>) {</td></tr>
<tr><th id="1345">1345</th><td>  <i>// Like PATCHABLE_RET, we have the actual instruction in the operands to this</i></td></tr>
<tr><th id="1346">1346</th><td><i>  // instruction so we lower that particular instruction and its operands.</i></td></tr>
<tr><th id="1347">1347</th><td><i>  // Unlike PATCHABLE_RET though, we put the sled before the JMP, much like how</i></td></tr>
<tr><th id="1348">1348</th><td><i>  // we do it for PATCHABLE_FUNCTION_ENTER. The sled should be very similar to</i></td></tr>
<tr><th id="1349">1349</th><td><i>  // the PATCHABLE_FUNCTION_ENTER case, followed by the lowering of the actual</i></td></tr>
<tr><th id="1350">1350</th><td><i>  // tail call much like how we have it in PATCHABLE_RET.</i></td></tr>
<tr><th id="1351">1351</th><td>  <em>auto</em> <dfn class="local col5 decl" id="205CurSled" title='CurSled' data-type='llvm::MCSymbol *' data-ref="205CurSled">CurSled</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolERKNS_5TwineEbb">createTempSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"xray_sled_"</q>, <b>true</b>);</td></tr>
<tr><th id="1352">1352</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj" title='llvm::MCStreamer::EmitCodeAlignment' data-ref="_ZN4llvm10MCStreamer17EmitCodeAlignmentEjj">EmitCodeAlignment</a>(<var>2</var>);</td></tr>
<tr><th id="1353">1353</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col5 ref" href="#205CurSled" title='CurSled' data-ref="205CurSled">CurSled</a>);</td></tr>
<tr><th id="1354">1354</th><td>  <em>auto</em> <dfn class="local col6 decl" id="206Target" title='Target' data-type='llvm::MCSymbol *' data-ref="206Target">Target</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEb">createTempSymbol</a>();</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <i>// Use a two-byte `jmp`. This version of JMP takes an 8-bit relative offset as</i></td></tr>
<tr><th id="1357">1357</th><td><i>  // an operand (computed as an offset from the jmp instruction).</i></td></tr>
<tr><th id="1358">1358</th><td><i>  // FIXME: Find another less hacky way do force the relative jump.</i></td></tr>
<tr><th id="1359">1359</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitBytesENS_9StringRefE" title='llvm::MCStreamer::EmitBytes' data-ref="_ZN4llvm10MCStreamer9EmitBytesENS_9StringRefE">EmitBytes</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\xeb\x09"</q>);</td></tr>
<tr><th id="1360">1360</th><td>  <a class="tu ref" href="#_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE" title='EmitNops' data-use='c' data-ref="_ZL8EmitNopsRN4llvm10MCStreamerEjbRKNS_15MCSubtargetInfoE">EmitNops</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <var>9</var>, <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::Subtarget" title='llvm::X86AsmPrinter::Subtarget' data-ref="llvm::X86AsmPrinter::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(), <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1361">1361</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE" title='llvm::MCStreamer::EmitLabel' data-ref="_ZN4llvm10MCStreamer9EmitLabelEPNS_8MCSymbolENS_5SMLocE">EmitLabel</a>(<a class="local col6 ref" href="#206Target" title='Target' data-ref="206Target">Target</a>);</td></tr>
<tr><th id="1362">1362</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh" title='llvm::AsmPrinter::recordSled' data-ref="_ZN4llvm10AsmPrinter10recordSledEPNS_8MCSymbolERKNS_12MachineInstrENS0_8SledKindEh">recordSled</a>(<a class="local col5 ref" href="#205CurSled" title='CurSled' data-ref="205CurSled">CurSled</a>, <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>, <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind" title='llvm::AsmPrinter::SledKind' data-ref="llvm::AsmPrinter::SledKind">SledKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::SledKind::TAIL_CALL" title='llvm::AsmPrinter::SledKind::TAIL_CALL' data-ref="llvm::AsmPrinter::SledKind::TAIL_CALL">TAIL_CALL</a>);</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207OpCode" title='OpCode' data-type='unsigned int' data-ref="207OpCode">OpCode</dfn> = <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1365">1365</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col8 decl" id="208TC" title='TC' data-type='llvm::MCInst' data-ref="208TC">TC</dfn>;</td></tr>
<tr><th id="1366">1366</th><td>  <a class="local col8 ref" href="#208TC" title='TC' data-ref="208TC">TC</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#207OpCode" title='OpCode' data-ref="207OpCode">OpCode</a>);</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>  <i>// Before emitting the instruction, add a comment to indicate that this is</i></td></tr>
<tr><th id="1369">1369</th><td><i>  // indeed a tail call.</i></td></tr>
<tr><th id="1370">1370</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"TAILCALL"</q>);</td></tr>
<tr><th id="1371">1371</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="209MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="209MO">MO</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <var>1</var>, <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>()))</td></tr>
<tr><th id="1372">1372</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col0 decl" id="210MaybeOperand" title='MaybeOperand' data-type='llvm::Optional&lt;llvm::MCOperand&gt;' data-ref="210MaybeOperand"><a class="local col0 ref" href="#210MaybeOperand" title='MaybeOperand' data-ref="210MaybeOperand">MaybeOperand</a></dfn> = <a class="local col4 ref" href="#204MCIL" title='MCIL' data-ref="204MCIL">MCIL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE" title='(anonymous namespace)::X86MCInstLower::LowerMachineOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower19LowerMachineOperandEPKN4llvm12MachineInstrERKNS1_14MachineOperandE">LowerMachineOperand</a>(&amp;<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>, <a class="local col9 ref" href="#209MO" title='MO' data-ref="209MO">MO</a>))</td></tr>
<tr><th id="1373">1373</th><td>      <a class="local col8 ref" href="#208TC" title='TC' data-ref="208TC">TC</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col0 ref" href="#210MaybeOperand" title='MaybeOperand' data-ref="210MaybeOperand">MaybeOperand</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="1374">1374</th><td>  <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col8 ref" href="#208TC" title='TC' data-ref="208TC">TC</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="1375">1375</th><td>}</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><i  data-doc="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">// Returns instruction preceding MBBI in MachineFunction.</i></td></tr>
<tr><th id="1378">1378</th><td><i  data-doc="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">// If MBBI is the first instruction of the first basic block, returns null.</i></td></tr>
<tr><th id="1379">1379</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a></td></tr>
<tr><th id="1380">1380</th><td><dfn class="tu decl def" id="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='PrevCrossBBInst' data-type='MachineBasicBlock::const_iterator PrevCrossBBInst(MachineBasicBlock::const_iterator MBBI)' data-ref="_ZL15PrevCrossBBInstN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">PrevCrossBBInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="211MBBI" title='MBBI' data-type='MachineBasicBlock::const_iterator' data-ref="211MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1381">1381</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="212MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="212MBB">MBB</dfn> = <a class="local col1 ref" href="#211MBBI" title='MBBI' data-ref="211MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1382">1382</th><td>  <b>while</b> (<a class="local col1 ref" href="#211MBBI" title='MBBI' data-ref="211MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="1383">1383</th><td>    <b>if</b> (<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a> == &amp;<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZNK4llvm15MachineFunction5frontEv">front</a>())</td></tr>
<tr><th id="1384">1384</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="1385">1385</th><td>    <a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a> = <a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm22ilist_node_with_parent11getPrevNodeEv" title='llvm::ilist_node_with_parent::getPrevNode' data-ref="_ZNK4llvm22ilist_node_with_parent11getPrevNodeEv">getPrevNode</a>();</td></tr>
<tr><th id="1386">1386</th><td>    <a class="local col1 ref" href="#211MBBI" title='MBBI' data-ref="211MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#211MBBI" title='MBBI' data-ref="211MBBI">MBBI</a>;</td></tr>
<tr><th id="1389">1389</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1EOS3_"></a><a class="local col1 ref" href="#211MBBI" title='MBBI' data-ref="211MBBI">MBBI</a>;</td></tr>
<tr><th id="1390">1390</th><td>}</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="tu decl def" id="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-type='const llvm::Constant * getConstantFromPool(const llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; Op)' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="213MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="213MI">MI</dfn>,</td></tr>
<tr><th id="1393">1393</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="214Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="214Op">Op</dfn>) {</td></tr>
<tr><th id="1394">1394</th><td>  <b>if</b> (!<a class="local col4 ref" href="#214Op" title='Op' data-ref="214Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col4 ref" href="#214Op" title='Op' data-ref="214Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() != <var>0</var>)</td></tr>
<tr><th id="1395">1395</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry">MachineConstantPoolEntry</a>&gt; <dfn class="local col5 decl" id="215Constants" title='Constants' data-type='ArrayRef&lt;llvm::MachineConstantPoolEntry&gt;' data-ref="215Constants">Constants</dfn> =</td></tr>
<tr><th id="1398">1398</th><td>      <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZNK4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>();</td></tr>
<tr><th id="1399">1399</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry" title='llvm::MachineConstantPoolEntry' data-ref="llvm::MachineConstantPoolEntry">MachineConstantPoolEntry</a> &amp;<dfn class="local col6 decl" id="216ConstantEntry" title='ConstantEntry' data-type='const llvm::MachineConstantPoolEntry &amp;' data-ref="216ConstantEntry">ConstantEntry</dfn> = <a class="local col5 ref" href="#215Constants" title='Constants' data-ref="215Constants">Constants</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#214Op" title='Op' data-ref="214Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()]</a>;</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>  <i>// Bail if this is a machine constant pool entry, we won't be able to dig out</i></td></tr>
<tr><th id="1402">1402</th><td><i>  // anything useful.</i></td></tr>
<tr><th id="1403">1403</th><td>  <b>if</b> (<a class="local col6 ref" href="#216ConstantEntry" title='ConstantEntry' data-ref="216ConstantEntry">ConstantEntry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv" title='llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry' data-ref="_ZNK4llvm24MachineConstantPoolEntry26isMachineConstantPoolEntryEv">isMachineConstantPoolEntry</a>())</td></tr>
<tr><th id="1404">1404</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col7 decl" id="217C" title='C' data-type='const llvm::Constant *' data-ref="217C">C</dfn> = <a class="local col6 ref" href="#216ConstantEntry" title='ConstantEntry' data-ref="216ConstantEntry">ConstantEntry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal">ConstVal</a>;</td></tr>
<tr><th id="1407">1407</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!C || ConstantEntry.getType() == C-&gt;getType()) &amp;&amp; &quot;Expected a constant of the same type!&quot;) ? void (0) : __assert_fail (&quot;(!C || ConstantEntry.getType() == C-&gt;getType()) &amp;&amp; \&quot;Expected a constant of the same type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1408, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col7 ref" href="#217C" title='C' data-ref="217C">C</a> || <a class="local col6 ref" href="#216ConstantEntry" title='ConstantEntry' data-ref="216ConstantEntry">ConstantEntry</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm24MachineConstantPoolEntry7getTypeEv" title='llvm::MachineConstantPoolEntry::getType' data-ref="_ZNK4llvm24MachineConstantPoolEntry7getTypeEv">getType</a>() == <a class="local col7 ref" href="#217C" title='C' data-ref="217C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) &amp;&amp;</td></tr>
<tr><th id="1408">1408</th><td>         <q>"Expected a constant of the same type!"</q>);</td></tr>
<tr><th id="1409">1409</th><td>  <b>return</b> <a class="local col7 ref" href="#217C" title='C' data-ref="217C">C</a>;</td></tr>
<tr><th id="1410">1410</th><td>}</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td><em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZL17getShuffleCommentPKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE" title='getShuffleComment' data-type='std::string getShuffleComment(const llvm::MachineInstr * MI, unsigned int SrcOp1Idx, unsigned int SrcOp2Idx, ArrayRef&lt;int&gt; Mask)' data-ref="_ZL17getShuffleCommentPKN4llvm12MachineInstrEjjNS_8ArrayRefIiEE">getShuffleComment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="218MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="218MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219SrcOp1Idx" title='SrcOp1Idx' data-type='unsigned int' data-ref="219SrcOp1Idx">SrcOp1Idx</dfn>,</td></tr>
<tr><th id="1413">1413</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="220SrcOp2Idx" title='SrcOp2Idx' data-type='unsigned int' data-ref="220SrcOp2Idx">SrcOp2Idx</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col1 decl" id="221Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="221Mask">Mask</dfn>) {</td></tr>
<tr><th id="1414">1414</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col2 decl" id="222Comment" title='Comment' data-type='std::string' data-ref="222Comment">Comment</dfn>;</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>  <i>// Compute the name for a register. This is really goofy because we have</i></td></tr>
<tr><th id="1417">1417</th><td><i>  // multiple instruction printers that could (in theory) use different</i></td></tr>
<tr><th id="1418">1418</th><td><i>  // names. Fortunately most people use the ATT style (outside of Windows)</i></td></tr>
<tr><th id="1419">1419</th><td><i>  // and they actually agree on register naming here. Ultimately, this is</i></td></tr>
<tr><th id="1420">1420</th><td><i>  // a comment, and so its OK if it isn't perfect.</i></td></tr>
<tr><th id="1421">1421</th><td>  <em>auto</em> <dfn class="local col3 decl" id="223GetRegisterName" title='GetRegisterName' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp:1421:26)' data-ref="223GetRegisterName">GetRegisterName</dfn> = [](<em>unsigned</em> <dfn class="local col4 decl" id="224RegNum" title='RegNum' data-type='unsigned int' data-ref="224RegNum">RegNum</dfn>) -&gt; <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> {</td></tr>
<tr><th id="1422">1422</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col4 ref" href="#224RegNum" title='RegNum' data-ref="224RegNum">RegNum</a>);</td></tr>
<tr><th id="1423">1423</th><td>  };</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="225DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="225DstOp">DstOp</dfn> = <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1426">1426</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="226SrcOp1" title='SrcOp1' data-type='const llvm::MachineOperand &amp;' data-ref="226SrcOp1">SrcOp1</dfn> = <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219SrcOp1Idx" title='SrcOp1Idx' data-ref="219SrcOp1Idx">SrcOp1Idx</a>);</td></tr>
<tr><th id="1427">1427</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="227SrcOp2" title='SrcOp2' data-type='const llvm::MachineOperand &amp;' data-ref="227SrcOp2">SrcOp2</dfn> = <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#220SrcOp2Idx" title='SrcOp2Idx' data-ref="220SrcOp2Idx">SrcOp2Idx</a>);</td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="228DstName" title='DstName' data-type='llvm::StringRef' data-ref="228DstName">DstName</dfn> = <a class="local col5 ref" href="#225DstOp" title='DstOp' data-ref="225DstOp">DstOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col3 ref" href="#223GetRegisterName" title='GetRegisterName' data-ref="223GetRegisterName">GetRegisterName</a>(<a class="local col5 ref" href="#225DstOp" title='DstOp' data-ref="225DstOp">DstOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) : <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mem"</q>;</td></tr>
<tr><th id="1430">1430</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="229Src1Name" title='Src1Name' data-type='llvm::StringRef' data-ref="229Src1Name">Src1Name</dfn> =</td></tr>
<tr><th id="1431">1431</th><td>      <a class="local col6 ref" href="#226SrcOp1" title='SrcOp1' data-ref="226SrcOp1">SrcOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col3 ref" href="#223GetRegisterName" title='GetRegisterName' data-ref="223GetRegisterName">GetRegisterName</a>(<a class="local col6 ref" href="#226SrcOp1" title='SrcOp1' data-ref="226SrcOp1">SrcOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) : <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mem"</q>;</td></tr>
<tr><th id="1432">1432</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="230Src2Name" title='Src2Name' data-type='llvm::StringRef' data-ref="230Src2Name">Src2Name</dfn> =</td></tr>
<tr><th id="1433">1433</th><td>      <a class="local col7 ref" href="#227SrcOp2" title='SrcOp2' data-ref="227SrcOp2">SrcOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col3 ref" href="#223GetRegisterName" title='GetRegisterName' data-ref="223GetRegisterName">GetRegisterName</a>(<a class="local col7 ref" href="#227SrcOp2" title='SrcOp2' data-ref="227SrcOp2">SrcOp2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) : <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mem"</q>;</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>  <i>// One source operand, fix the mask to print all elements in one span.</i></td></tr>
<tr><th id="1436">1436</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>8</var>&gt; <dfn class="local col1 decl" id="231ShuffleMask" title='ShuffleMask' data-type='SmallVector&lt;int, 8&gt;' data-ref="231ShuffleMask">ShuffleMask</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col1 ref" href="#221Mask" title='Mask' data-ref="221Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col1 ref" href="#221Mask" title='Mask' data-ref="221Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="1437">1437</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#229Src1Name" title='Src1Name' data-ref="229Src1Name">Src1Name</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#230Src2Name" title='Src2Name' data-ref="230Src2Name">Src2Name</a>)</td></tr>
<tr><th id="1438">1438</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="232i" title='i' data-type='int' data-ref="232i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="233e" title='e' data-type='int' data-ref="233e">e</dfn> = <a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a> != <a class="local col3 ref" href="#233e" title='e' data-ref="233e">e</a>; ++<a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a>)</td></tr>
<tr><th id="1439">1439</th><td>      <b>if</b> (<a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a>]</a> &gt;= <a class="local col3 ref" href="#233e" title='e' data-ref="233e">e</a>)</td></tr>
<tr><th id="1440">1440</th><td>        <a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a>]</a> -= <a class="local col3 ref" href="#233e" title='e' data-ref="233e">e</a>;</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col4 decl" id="234CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="234CS">CS</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col2 ref" href="#222Comment" title='Comment' data-ref="222Comment">Comment</a>);</td></tr>
<tr><th id="1443">1443</th><td>  <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#228DstName" title='DstName' data-ref="228DstName">DstName</a>;</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <i>// Handle AVX512 MASK/MASXZ write mask comments.</i></td></tr>
<tr><th id="1446">1446</th><td><i>  // MASK: zmmX {%kY}</i></td></tr>
<tr><th id="1447">1447</th><td><i>  // MASKZ: zmmX {%kY} {z}</i></td></tr>
<tr><th id="1448">1448</th><td>  <b>if</b> (<a class="local col9 ref" href="#219SrcOp1Idx" title='SrcOp1Idx' data-ref="219SrcOp1Idx">SrcOp1Idx</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="1449">1449</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SrcOp1Idx == 2 || SrcOp1Idx == 3) &amp;&amp; &quot;Unexpected writemask&quot;) ? void (0) : __assert_fail (&quot;(SrcOp1Idx == 2 || SrcOp1Idx == 3) &amp;&amp; \&quot;Unexpected writemask\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1449, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#219SrcOp1Idx" title='SrcOp1Idx' data-ref="219SrcOp1Idx">SrcOp1Idx</a> == <var>2</var> || <a class="local col9 ref" href="#219SrcOp1Idx" title='SrcOp1Idx' data-ref="219SrcOp1Idx">SrcOp1Idx</a> == <var>3</var>) &amp;&amp; <q>"Unexpected writemask"</q>);</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="235WriteMaskOp" title='WriteMaskOp' data-type='const llvm::MachineOperand &amp;' data-ref="235WriteMaskOp">WriteMaskOp</dfn> = <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#219SrcOp1Idx" title='SrcOp1Idx' data-ref="219SrcOp1Idx">SrcOp1Idx</a> - <var>1</var>);</td></tr>
<tr><th id="1452">1452</th><td>    <b>if</b> (<a class="local col5 ref" href="#235WriteMaskOp" title='WriteMaskOp' data-ref="235WriteMaskOp">WriteMaskOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1453">1453</th><td>      <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {%"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#223GetRegisterName" title='GetRegisterName' data-ref="223GetRegisterName">GetRegisterName</a>(<a class="local col5 ref" href="#235WriteMaskOp" title='WriteMaskOp' data-ref="235WriteMaskOp">WriteMaskOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}"</q>;</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>      <b>if</b> (<a class="local col9 ref" href="#219SrcOp1Idx" title='SrcOp1Idx' data-ref="219SrcOp1Idx">SrcOp1Idx</a> == <var>2</var>) {</td></tr>
<tr><th id="1456">1456</th><td>        <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" {z}"</q>;</td></tr>
<tr><th id="1457">1457</th><td>      }</td></tr>
<tr><th id="1458">1458</th><td>    }</td></tr>
<tr><th id="1459">1459</th><td>  }</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>  <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="236i" title='i' data-type='int' data-ref="236i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="237e" title='e' data-type='int' data-ref="237e">e</dfn> = <a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> != <a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a>; ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>) {</td></tr>
<tr><th id="1464">1464</th><td>    <b>if</b> (<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> != <var>0</var>)</td></tr>
<tr><th id="1465">1465</th><td>      <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="1466">1466</th><td>    <b>if</b> (<a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> == <a class="enum" href="Utils/X86ShuffleDecode.h.html#llvm::SM_SentinelZero" title='llvm::SM_SentinelZero' data-ref="llvm::SM_SentinelZero">SM_SentinelZero</a>) {</td></tr>
<tr><th id="1467">1467</th><td>      <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"zero"</q>;</td></tr>
<tr><th id="1468">1468</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1469">1469</th><td>    }</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>    <i>// Otherwise, it must come from src1 or src2.  Print the span of elements</i></td></tr>
<tr><th id="1472">1472</th><td><i>    // that comes from this src.</i></td></tr>
<tr><th id="1473">1473</th><td>    <em>bool</em> <dfn class="local col8 decl" id="238isSrc1" title='isSrc1' data-type='bool' data-ref="238isSrc1">isSrc1</dfn> = <a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> &lt; (<em>int</em>)<a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a>;</td></tr>
<tr><th id="1474">1474</th><td>    <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a>(<a class="local col8 ref" href="#238isSrc1" title='isSrc1' data-ref="238isSrc1">isSrc1</a> ? <a class="local col9 ref" href="#229Src1Name" title='Src1Name' data-ref="229Src1Name">Src1Name</a> : <a class="local col0 ref" href="#230Src2Name" title='Src2Name' data-ref="230Src2Name">Src2Name</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd>;</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>    <em>bool</em> <dfn class="local col9 decl" id="239IsFirst" title='IsFirst' data-type='bool' data-ref="239IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="1477">1477</th><td>    <b>while</b> (<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> != <a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a> &amp;&amp; <a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> != <a class="enum" href="Utils/X86ShuffleDecode.h.html#llvm::SM_SentinelZero" title='llvm::SM_SentinelZero' data-ref="llvm::SM_SentinelZero">SM_SentinelZero</a> &amp;&amp;</td></tr>
<tr><th id="1478">1478</th><td>           (<a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> &lt; (<em>int</em>)<a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a>) == <a class="local col8 ref" href="#238isSrc1" title='isSrc1' data-ref="238isSrc1">isSrc1</a>) {</td></tr>
<tr><th id="1479">1479</th><td>      <b>if</b> (!<a class="local col9 ref" href="#239IsFirst" title='IsFirst' data-ref="239IsFirst">IsFirst</a>)</td></tr>
<tr><th id="1480">1480</th><td>        <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd>;</td></tr>
<tr><th id="1481">1481</th><td>      <b>else</b></td></tr>
<tr><th id="1482">1482</th><td>        <a class="local col9 ref" href="#239IsFirst" title='IsFirst' data-ref="239IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="1483">1483</th><td>      <b>if</b> (<a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> == <a class="enum" href="Utils/X86ShuffleDecode.h.html#llvm::SM_SentinelUndef" title='llvm::SM_SentinelUndef' data-ref="llvm::SM_SentinelUndef">SM_SentinelUndef</a>)</td></tr>
<tr><th id="1484">1484</th><td>        <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"u"</q>;</td></tr>
<tr><th id="1485">1485</th><td>      <b>else</b></td></tr>
<tr><th id="1486">1486</th><td>        <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col1 ref" href="#231ShuffleMask" title='ShuffleMask' data-ref="231ShuffleMask">ShuffleMask</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a> % (<em>int</em>)<a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a>;</td></tr>
<tr><th id="1487">1487</th><td>      ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>;</td></tr>
<tr><th id="1488">1488</th><td>    }</td></tr>
<tr><th id="1489">1489</th><td>    <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="1490">1490</th><td>    --<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>; <i>// For loop increments element #.</i></td></tr>
<tr><th id="1491">1491</th><td>  }</td></tr>
<tr><th id="1492">1492</th><td>  <a class="local col4 ref" href="#234CS" title='CS' data-ref="234CS">CS</a>.<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>  <b>return</b> <a class="local col2 ref" href="#222Comment" title='Comment' data-ref="222Comment">Comment</a>;</td></tr>
<tr><th id="1495">1495</th><td>}</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" title='printConstant' data-type='void printConstant(const llvm::APInt &amp; Val, llvm::raw_ostream &amp; CS)' data-ref="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE">printConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="240Val" title='Val' data-type='const llvm::APInt &amp;' data-ref="240Val">Val</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="241CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="241CS">CS</dfn>) {</td></tr>
<tr><th id="1498">1498</th><td>  <b>if</b> (<a class="local col0 ref" href="#240Val" title='Val' data-ref="240Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &lt;= <var>64</var>) {</td></tr>
<tr><th id="1499">1499</th><td>    <a class="local col1 ref" href="#241CS" title='CS' data-ref="241CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col0 ref" href="#240Val" title='Val' data-ref="240Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1500">1500</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1501">1501</th><td>    <i>// print multi-word constant as (w0,w1)</i></td></tr>
<tr><th id="1502">1502</th><td>    <a class="local col1 ref" href="#241CS" title='CS' data-ref="241CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"("</q>;</td></tr>
<tr><th id="1503">1503</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="242i" title='i' data-type='int' data-ref="242i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="243N" title='N' data-type='int' data-ref="243N">N</dfn> = <a class="local col0 ref" href="#240Val" title='Val' data-ref="240Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getNumWordsEv" title='llvm::APInt::getNumWords' data-ref="_ZNK4llvm5APInt11getNumWordsEv">getNumWords</a>(); <a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a> &lt; <a class="local col3 ref" href="#243N" title='N' data-ref="243N">N</a>; ++<a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a>) {</td></tr>
<tr><th id="1504">1504</th><td>      <b>if</b> (<a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a> &gt; <var>0</var>)</td></tr>
<tr><th id="1505">1505</th><td>        <a class="local col1 ref" href="#241CS" title='CS' data-ref="241CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="1506">1506</th><td>      <a class="local col1 ref" href="#241CS" title='CS' data-ref="241CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col0 ref" href="#240Val" title='Val' data-ref="240Val">Val</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10getRawDataEv" title='llvm::APInt::getRawData' data-ref="_ZNK4llvm5APInt10getRawDataEv">getRawData</a>()[<a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a>];</td></tr>
<tr><th id="1507">1507</th><td>    }</td></tr>
<tr><th id="1508">1508</th><td>    <a class="local col1 ref" href="#241CS" title='CS' data-ref="241CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")"</q>;</td></tr>
<tr><th id="1509">1509</th><td>  }</td></tr>
<tr><th id="1510">1510</th><td>}</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" title='printConstant' data-type='void printConstant(const llvm::APFloat &amp; Flt, llvm::raw_ostream &amp; CS)' data-ref="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE">printConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col4 decl" id="244Flt" title='Flt' data-type='const llvm::APFloat &amp;' data-ref="244Flt">Flt</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="245CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="245CS">CS</dfn>) {</td></tr>
<tr><th id="1513">1513</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col6 decl" id="246Str" title='Str' data-type='SmallString&lt;32&gt;' data-ref="246Str">Str</dfn>;</td></tr>
<tr><th id="1514">1514</th><td>  <i>// Force scientific notation to distinquish from integers.</i></td></tr>
<tr><th id="1515">1515</th><td>  <a class="local col4 ref" href="#244Flt" title='Flt' data-ref="244Flt">Flt</a>.<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat8toStringERNS_15SmallVectorImplIcEEjjb" title='llvm::APFloat::toString' data-ref="_ZNK4llvm7APFloat8toStringERNS_15SmallVectorImplIcEEjjb">toString</a>(<span class='refarg'><a class="local col6 ref" href="#246Str" title='Str' data-ref="246Str">Str</a></span>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1516">1516</th><td>  <a class="local col5 ref" href="#245CS" title='CS' data-ref="245CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_15SmallVectorImplIcEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_15SmallVectorImplIcEE">&lt;&lt;</a> <a class="local col6 ref" href="#246Str" title='Str' data-ref="246Str">Str</a>;</td></tr>
<tr><th id="1517">1517</th><td>}</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" title='printConstant' data-type='void printConstant(const llvm::Constant * COp, llvm::raw_ostream &amp; CS)' data-ref="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE">printConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col7 decl" id="247COp" title='COp' data-type='const llvm::Constant *' data-ref="247COp">COp</dfn>, <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="248CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="248CS">CS</dfn>) {</td></tr>
<tr><th id="1520">1520</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col7 ref" href="#247COp" title='COp' data-ref="247COp">COp</a>)) {</td></tr>
<tr><th id="1521">1521</th><td>    <a class="local col8 ref" href="#248CS" title='CS' data-ref="248CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"u"</q>;</td></tr>
<tr><th id="1522">1522</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="249CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="249CI"><a class="local col9 ref" href="#249CI" title='CI' data-ref="249CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col7 ref" href="#247COp" title='COp' data-ref="247COp">COp</a>)) {</td></tr>
<tr><th id="1523">1523</th><td>    <a class="tu ref" href="#_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE">printConstant</a>(<a class="local col9 ref" href="#249CI" title='CI' data-ref="249CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>(), <span class='refarg'><a class="local col8 ref" href="#248CS" title='CS' data-ref="248CS">CS</a></span>);</td></tr>
<tr><th id="1524">1524</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col0 decl" id="250CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="250CF"><a class="local col0 ref" href="#250CF" title='CF' data-ref="250CF">CF</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col7 ref" href="#247COp" title='COp' data-ref="247COp">COp</a>)) {</td></tr>
<tr><th id="1525">1525</th><td>    <a class="tu ref" href="#_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE">printConstant</a>(<a class="local col0 ref" href="#250CF" title='CF' data-ref="250CF">CF</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>(), <span class='refarg'><a class="local col8 ref" href="#248CS" title='CS' data-ref="248CS">CS</a></span>);</td></tr>
<tr><th id="1526">1526</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1527">1527</th><td>    <a class="local col8 ref" href="#248CS" title='CS' data-ref="248CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"?"</q>;</td></tr>
<tr><th id="1528">1528</th><td>  }</td></tr>
<tr><th id="1529">1529</th><td>}</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="decl def" id="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE" title='llvm::X86AsmPrinter::EmitSEHInstruction' data-ref="_ZN4llvm13X86AsmPrinter18EmitSEHInstructionEPKNS_12MachineInstrE">EmitSEHInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="251MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="251MI">MI</dfn>) {</td></tr>
<tr><th id="1532">1532</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF-&gt;hasWinCFI() &amp;&amp; &quot;SEH_ instruction in function without WinCFI?&quot;) ? void (0) : __assert_fail (&quot;MF-&gt;hasWinCFI() &amp;&amp; \&quot;SEH_ instruction in function without WinCFI?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1532, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9hasWinCFIEv" title='llvm::MachineFunction::hasWinCFI' data-ref="_ZNK4llvm15MachineFunction9hasWinCFIEv">hasWinCFI</a>() &amp;&amp; <q>"SEH_ instruction in function without WinCFI?"</q>);</td></tr>
<tr><th id="1533">1533</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getSubtarget().isOSWindows() &amp;&amp; &quot;SEH_ instruction Windows only&quot;) ? void (0) : __assert_fail (&quot;getSubtarget().isOSWindows() &amp;&amp; \&quot;SEH_ instruction Windows only\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1533, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="X86AsmPrinter.h.html#_ZNK4llvm13X86AsmPrinter12getSubtargetEv" title='llvm::X86AsmPrinter::getSubtarget' data-ref="_ZNK4llvm13X86AsmPrinter12getSubtargetEv">getSubtarget</a>().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget11isOSWindowsEv" title='llvm::X86Subtarget::isOSWindows' data-ref="_ZNK4llvm12X86Subtarget11isOSWindowsEv">isOSWindows</a>() &amp;&amp; <q>"SEH_ instruction Windows only"</q>);</td></tr>
<tr><th id="1534">1534</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col2 decl" id="252RI" title='RI' data-type='const llvm::X86RegisterInfo *' data-ref="252RI">RI</dfn> =</td></tr>
<tr><th id="1535">1535</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>  <i>// Use the .cv_fpo directives if we're emitting CodeView on 32-bit x86.</i></td></tr>
<tr><th id="1538">1538</th><td>  <b>if</b> (<a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::EmitFPOData" title='llvm::X86AsmPrinter::EmitFPOData' data-ref="llvm::X86AsmPrinter::EmitFPOData">EmitFPOData</a>) {</td></tr>
<tr><th id="1539">1539</th><td>    <a class="type" href="MCTargetDesc/X86TargetStreamer.h.html#llvm::X86TargetStreamer" title='llvm::X86TargetStreamer' data-ref="llvm::X86TargetStreamer">X86TargetStreamer</a> *<dfn class="local col3 decl" id="253XTS" title='XTS' data-type='llvm::X86TargetStreamer *' data-ref="253XTS">XTS</dfn> =</td></tr>
<tr><th id="1540">1540</th><td>        <b>static_cast</b>&lt;<a class="type" href="MCTargetDesc/X86TargetStreamer.h.html#llvm::X86TargetStreamer" title='llvm::X86TargetStreamer' data-ref="llvm::X86TargetStreamer">X86TargetStreamer</a> *&gt;(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer17getTargetStreamerEv" title='llvm::MCStreamer::getTargetStreamer' data-ref="_ZN4llvm10MCStreamer17getTargetStreamerEv">getTargetStreamer</a>());</td></tr>
<tr><th id="1541">1541</th><td>    <b>switch</b> (<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1542">1542</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_PushReg&apos; in namespace &apos;llvm::X86&apos;">SEH_PushReg</span>:</td></tr>
<tr><th id="1543">1543</th><td>      XTS-&gt;emitFPOPushReg(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1544">1544</th><td>      <b>break</b>;</td></tr>
<tr><th id="1545">1545</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_StackAlloc&apos; in namespace &apos;llvm::X86&apos;">SEH_StackAlloc</span>:</td></tr>
<tr><th id="1546">1546</th><td>      XTS-&gt;emitFPOStackAlloc(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1547">1547</th><td>      <b>break</b>;</td></tr>
<tr><th id="1548">1548</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_StackAlign&apos; in namespace &apos;llvm::X86&apos;">SEH_StackAlign</span>:</td></tr>
<tr><th id="1549">1549</th><td>      XTS-&gt;emitFPOStackAlign(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1550">1550</th><td>      <b>break</b>;</td></tr>
<tr><th id="1551">1551</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SetFrame&apos; in namespace &apos;llvm::X86&apos;">SEH_SetFrame</span>:</td></tr>
<tr><th id="1552">1552</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(1).getImm() == 0 &amp;&amp; &quot;.cv_fpo_setframe takes no offset&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(1).getImm() == 0 &amp;&amp; \&quot;.cv_fpo_setframe takes no offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1553, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>1</var>).getImm() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1553">1553</th><td>             <q>".cv_fpo_setframe takes no offset"</q>);</td></tr>
<tr><th id="1554">1554</th><td>      <a class="local col3 ref" href="#253XTS" title='XTS' data-ref="253XTS">XTS</a>-&gt;<a class="virtual ref" href="MCTargetDesc/X86TargetStreamer.h.html#_ZN4llvm17X86TargetStreamer15emitFPOSetFrameEjNS_5SMLocE" title='llvm::X86TargetStreamer::emitFPOSetFrame' data-ref="_ZN4llvm17X86TargetStreamer15emitFPOSetFrameEjNS_5SMLocE">emitFPOSetFrame</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1555">1555</th><td>      <b>break</b>;</td></tr>
<tr><th id="1556">1556</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_EndPrologue&apos; in namespace &apos;llvm::X86&apos;">SEH_EndPrologue</span>:</td></tr>
<tr><th id="1557">1557</th><td>      XTS-&gt;emitFPOEndPrologue();</td></tr>
<tr><th id="1558">1558</th><td>      <b>break</b>;</td></tr>
<tr><th id="1559">1559</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SaveReg&apos; in namespace &apos;llvm::X86&apos;">SEH_SaveReg</span>:</td></tr>
<tr><th id="1560">1560</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SaveXMM&apos; in namespace &apos;llvm::X86&apos;">SEH_SaveXMM</span>:</td></tr>
<tr><th id="1561">1561</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;SEH_PushFrame&apos; in namespace &apos;llvm::X86&apos;">SEH_PushFrame</span>:</td></tr>
<tr><th id="1562">1562</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;SEH_ directive incompatible with FPO&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1562)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"SEH_ directive incompatible with FPO"</q>);</td></tr>
<tr><th id="1563">1563</th><td>      <b>break</b>;</td></tr>
<tr><th id="1564">1564</th><td>    <b>default</b>:</td></tr>
<tr><th id="1565">1565</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;expected SEH_ instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1565)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"expected SEH_ instruction"</q>);</td></tr>
<tr><th id="1566">1566</th><td>    }</td></tr>
<tr><th id="1567">1567</th><td>    <b>return</b>;</td></tr>
<tr><th id="1568">1568</th><td>  }</td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td>  <i>// Otherwise, use the .seh_ directives for all other Windows platforms.</i></td></tr>
<tr><th id="1571">1571</th><td>  <b>switch</b> (<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1572">1572</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_PushReg&apos; in namespace &apos;llvm::X86&apos;">SEH_PushReg</span>:</td></tr>
<tr><th id="1573">1573</th><td>    OutStreamer-&gt;EmitWinCFIPushReg(</td></tr>
<tr><th id="1574">1574</th><td>        RI-&gt;getSEHRegNum(MI-&gt;getOperand(<var>0</var>).getImm()));</td></tr>
<tr><th id="1575">1575</th><td>    <b>break</b>;</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SaveReg&apos; in namespace &apos;llvm::X86&apos;">SEH_SaveReg</span>:</td></tr>
<tr><th id="1578">1578</th><td>    OutStreamer-&gt;EmitWinCFISaveReg(RI-&gt;getSEHRegNum(MI-&gt;getOperand(<var>0</var>).getImm()),</td></tr>
<tr><th id="1579">1579</th><td>                                   MI-&gt;getOperand(<var>1</var>).getImm());</td></tr>
<tr><th id="1580">1580</th><td>    <b>break</b>;</td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SaveXMM&apos; in namespace &apos;llvm::X86&apos;">SEH_SaveXMM</span>:</td></tr>
<tr><th id="1583">1583</th><td>    OutStreamer-&gt;EmitWinCFISaveXMM(RI-&gt;getSEHRegNum(MI-&gt;getOperand(<var>0</var>).getImm()),</td></tr>
<tr><th id="1584">1584</th><td>                                   MI-&gt;getOperand(<var>1</var>).getImm());</td></tr>
<tr><th id="1585">1585</th><td>    <b>break</b>;</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_StackAlloc&apos; in namespace &apos;llvm::X86&apos;">SEH_StackAlloc</span>:</td></tr>
<tr><th id="1588">1588</th><td>    OutStreamer-&gt;EmitWinCFIAllocStack(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1589">1589</th><td>    <b>break</b>;</td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SetFrame&apos; in namespace &apos;llvm::X86&apos;">SEH_SetFrame</span>:</td></tr>
<tr><th id="1592">1592</th><td>    OutStreamer-&gt;EmitWinCFISetFrame(</td></tr>
<tr><th id="1593">1593</th><td>        RI-&gt;getSEHRegNum(MI-&gt;getOperand(<var>0</var>).getImm()),</td></tr>
<tr><th id="1594">1594</th><td>        MI-&gt;getOperand(<var>1</var>).getImm());</td></tr>
<tr><th id="1595">1595</th><td>    <b>break</b>;</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_PushFrame&apos; in namespace &apos;llvm::X86&apos;">SEH_PushFrame</span>:</td></tr>
<tr><th id="1598">1598</th><td>    OutStreamer-&gt;EmitWinCFIPushFrame(MI-&gt;getOperand(<var>0</var>).getImm());</td></tr>
<tr><th id="1599">1599</th><td>    <b>break</b>;</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_EndPrologue&apos; in namespace &apos;llvm::X86&apos;">SEH_EndPrologue</span>:</td></tr>
<tr><th id="1602">1602</th><td>    OutStreamer-&gt;EmitWinCFIEndProlog();</td></tr>
<tr><th id="1603">1603</th><td>    <b>break</b>;</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <b>default</b>:</td></tr>
<tr><th id="1606">1606</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;expected SEH_ instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1606)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"expected SEH_ instruction"</q>);</td></tr>
<tr><th id="1607">1607</th><td>  }</td></tr>
<tr><th id="1608">1608</th><td>}</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE" title='getRegisterWidth' data-type='unsigned int getRegisterWidth(const llvm::MCOperandInfo &amp; Info)' data-ref="_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE">getRegisterWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col4 decl" id="254Info" title='Info' data-type='const llvm::MCOperandInfo &amp;' data-ref="254Info">Info</dfn>) {</td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (Info.RegClass == X86::<span class='error' title="no member named &apos;VR128RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR128RegClassID</span> ||</td></tr>
<tr><th id="1612">1612</th><td>      Info.RegClass == X86::<span class='error' title="no member named &apos;VR128XRegClassID&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClassID</span>)</td></tr>
<tr><th id="1613">1613</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="1614">1614</th><td>  <b>if</b> (Info.RegClass == X86::<span class='error' title="no member named &apos;VR256RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR256RegClassID</span> ||</td></tr>
<tr><th id="1615">1615</th><td>      Info.RegClass == X86::<span class='error' title="no member named &apos;VR256XRegClassID&apos; in namespace &apos;llvm::X86&apos;">VR256XRegClassID</span>)</td></tr>
<tr><th id="1616">1616</th><td>    <b>return</b> <var>256</var>;</td></tr>
<tr><th id="1617">1617</th><td>  <b>if</b> (Info.RegClass == X86::<span class='error' title="no member named &apos;VR512RegClassID&apos; in namespace &apos;llvm::X86&apos;">VR512RegClassID</span>)</td></tr>
<tr><th id="1618">1618</th><td>    <b>return</b> <var>512</var>;</td></tr>
<tr><th id="1619">1619</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown register class!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1619)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown register class!"</q>);</td></tr>
<tr><th id="1620">1620</th><td>}</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><em>void</em> <a class="type" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter" title='llvm::X86AsmPrinter' data-ref="llvm::X86AsmPrinter">X86AsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm13X86AsmPrinter15EmitInstructionEPKNS_12MachineInstrE" title='llvm::X86AsmPrinter::EmitInstruction' data-ref="_ZN4llvm13X86AsmPrinter15EmitInstructionEPKNS_12MachineInstrE">EmitInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="255MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="255MI">MI</dfn>) {</td></tr>
<tr><th id="1623">1623</th><td>  <a class="tu type" href="#(anonymousnamespace)::X86MCInstLower" title='(anonymous namespace)::X86MCInstLower' data-ref="(anonymousnamespace)::X86MCInstLower">X86MCInstLower</a> <dfn class="local col6 decl" id="256MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::X86MCInstLower' data-ref="256MCInstLowering">MCInstLowering</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE" title='(anonymous namespace)::X86MCInstLower::X86MCInstLower' data-use='c' data-ref="_ZN12_GLOBAL__N_114X86MCInstLowerC1ERKN4llvm15MachineFunctionERNS1_13X86AsmPrinterE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>, *<b>this</b>);</td></tr>
<tr><th id="1624">1624</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col7 decl" id="257RI" title='RI' data-type='const llvm::X86RegisterInfo *' data-ref="257RI">RI</dfn> =</td></tr>
<tr><th id="1625">1625</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <i>// Add a comment about EVEX-2-VEX compression for AVX-512 instrs that</i></td></tr>
<tr><th id="1628">1628</th><td><i>  // are compressed from EVEX encoding to VEX encoding.</i></td></tr>
<tr><th id="1629">1629</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::MCOptions" title='llvm::TargetOptions::MCOptions' data-ref="llvm::TargetOptions::MCOptions">MCOptions</a>.<a class="ref" href="../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions::ShowMCEncoding" title='llvm::MCTargetOptions::ShowMCEncoding' data-ref="llvm::MCTargetOptions::ShowMCEncoding">ShowMCEncoding</a>) {</td></tr>
<tr><th id="1630">1630</th><td>    <b>if</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv" title='llvm::MachineInstr::getAsmPrinterFlags' data-ref="_ZNK4llvm12MachineInstr18getAsmPrinterFlagsEv">getAsmPrinterFlags</a>() &amp; <span class="namespace">X86::</span><a class="enum" href="X86InstrInfo.h.html#llvm::X86::AsmComments::AC_EVEX_2_VEX" title='llvm::X86::AsmComments::AC_EVEX_2_VEX' data-ref="llvm::X86::AsmComments::AC_EVEX_2_VEX">AC_EVEX_2_VEX</a>)</td></tr>
<tr><th id="1631">1631</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"EVEX TO VEX Compression "</q>, <b>false</b>);</td></tr>
<tr><th id="1632">1632</th><td>  }</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <b>switch</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1635">1635</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#78" title='llvm::TargetOpcode::DBG_VALUE' data-ref="llvm::TargetOpcode::DBG_VALUE">DBG_VALUE</a>:</td></tr>
<tr><th id="1636">1636</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should be handled target independently&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1636)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should be handled target independently"</q>);</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <i>// Emit nothing here but a comment if we can.</i></td></tr>
<tr><th id="1639">1639</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;Int_MemBarrier&apos; in namespace &apos;llvm::X86&apos;">Int_MemBarrier</span>:</td></tr>
<tr><th id="1640">1640</th><td>    OutStreamer-&gt;emitRawComment(<q>"MEMBARRIER"</q>);</td></tr>
<tr><th id="1641">1641</th><td>    <b>return</b>;</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;EH_RETURN&apos; in namespace &apos;llvm::X86&apos;">EH_RETURN</span>:</td></tr>
<tr><th id="1644">1644</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;EH_RETURN64&apos; in namespace &apos;llvm::X86&apos;">EH_RETURN64</span>: {</td></tr>
<tr><th id="1645">1645</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="1646">1646</th><td>    <em>unsigned</em> Reg = MI-&gt;getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1647">1647</th><td>    OutStreamer-&gt;AddComment(StringRef(<q>"eh_return, addr: %"</q>) +</td></tr>
<tr><th id="1648">1648</th><td>                            X86ATTInstPrinter::getRegisterName(Reg));</td></tr>
<tr><th id="1649">1649</th><td>    <b>break</b>;</td></tr>
<tr><th id="1650">1650</th><td>  }</td></tr>
<tr><th id="1651">1651</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CLEANUPRET&apos; in namespace &apos;llvm::X86&apos;">CLEANUPRET</span>: {</td></tr>
<tr><th id="1652">1652</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="1653">1653</th><td>    OutStreamer-&gt;AddComment(<q>"CLEANUPRET"</q>);</td></tr>
<tr><th id="1654">1654</th><td>    <b>break</b>;</td></tr>
<tr><th id="1655">1655</th><td>  }</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CATCHRET&apos; in namespace &apos;llvm::X86&apos;">CATCHRET</span>: {</td></tr>
<tr><th id="1658">1658</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="1659">1659</th><td>    OutStreamer-&gt;AddComment(<q>"CATCHRET"</q>);</td></tr>
<tr><th id="1660">1660</th><td>    <b>break</b>;</td></tr>
<tr><th id="1661">1661</th><td>  }</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPr&apos; in namespace &apos;llvm::X86&apos;">TAILJMPr</span>:</td></tr>
<tr><th id="1664">1664</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm</span>:</td></tr>
<tr><th id="1665">1665</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd</span>:</td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd_CC&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd_CC</span>:</td></tr>
<tr><th id="1667">1667</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPr64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPr64</span>:</td></tr>
<tr><th id="1668">1668</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm64</span>:</td></tr>
<tr><th id="1669">1669</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd64</span>:</td></tr>
<tr><th id="1670">1670</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPd64_CC&apos; in namespace &apos;llvm::X86&apos;">TAILJMPd64_CC</span>:</td></tr>
<tr><th id="1671">1671</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPr64_REX&apos; in namespace &apos;llvm::X86&apos;">TAILJMPr64_REX</span>:</td></tr>
<tr><th id="1672">1672</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm64_REX&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm64_REX</span>:</td></tr>
<tr><th id="1673">1673</th><td>    <i>// Lower these as normal, but add some comments.</i></td></tr>
<tr><th id="1674">1674</th><td>    OutStreamer-&gt;AddComment(<q>"TAILCALL"</q>);</td></tr>
<tr><th id="1675">1675</th><td>    <b>break</b>;</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_addr32&apos; in namespace &apos;llvm::X86&apos;">TLS_addr32</span>:</td></tr>
<tr><th id="1678">1678</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_addr64&apos; in namespace &apos;llvm::X86&apos;">TLS_addr64</span>:</td></tr>
<tr><th id="1679">1679</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_base_addr32&apos; in namespace &apos;llvm::X86&apos;">TLS_base_addr32</span>:</td></tr>
<tr><th id="1680">1680</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;TLS_base_addr64&apos; in namespace &apos;llvm::X86&apos;">TLS_base_addr64</span>:</td></tr>
<tr><th id="1681">1681</th><td>    <b>return</b> LowerTlsAddr(MCInstLowering, *MI);</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td>  <i>// Loading/storing mask pairs requires two kmov operations. The second one of these</i></td></tr>
<tr><th id="1684">1684</th><td><i>  // needs a 2 byte displacement relative to the specified address (with 32 bit spill</i></td></tr>
<tr><th id="1685">1685</th><td><i>  // size). The pairs of 1bit masks up to 16 bit masks all use the same spill size,</i></td></tr>
<tr><th id="1686">1686</th><td><i>  // they all are stored using MASKPAIR16STORE, loaded using MASKPAIR16LOAD.</i></td></tr>
<tr><th id="1687">1687</th><td><i>  //</i></td></tr>
<tr><th id="1688">1688</th><td><i>  // The displacement value might wrap around in theory, thus the asserts in both</i></td></tr>
<tr><th id="1689">1689</th><td><i>  // cases.</i></td></tr>
<tr><th id="1690">1690</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MASKPAIR16LOAD&apos; in namespace &apos;llvm::X86&apos;">MASKPAIR16LOAD</span>: {</td></tr>
<tr><th id="1691">1691</th><td>    int64_t Disp = MI-&gt;getOperand(<var>1</var> + X86::AddrDisp).getImm();</td></tr>
<tr><th id="1692">1692</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Disp &gt;= 0 &amp;&amp; Disp &lt;= (2147483647) - 2 &amp;&amp; &quot;Unexpected displacement&quot;) ? void (0) : __assert_fail (&quot;Disp &gt;= 0 &amp;&amp; Disp &lt;= INT32_MAX - 2 &amp;&amp; \&quot;Unexpected displacement\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1692, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Disp &gt;= <var>0</var> &amp;&amp; Disp &lt;= <a class="macro" href="../../../../../include/stdint.h.html#133" title="(2147483647)" data-ref="_M/INT32_MAX">INT32_MAX</a> - <var>2</var> &amp;&amp; <q>"Unexpected displacement"</q>);</td></tr>
<tr><th id="1693">1693</th><td>    <em>const</em> X86RegisterInfo *RI =</td></tr>
<tr><th id="1694">1694</th><td>      MF-&gt;getSubtarget&lt;X86Subtarget&gt;().getRegisterInfo();</td></tr>
<tr><th id="1695">1695</th><td>    <em>unsigned</em> Reg = MI-&gt;getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1696">1696</th><td>    <em>unsigned</em> Reg0 = RI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::X86RegisterInfo&apos;">getSubReg</span>(Reg, X86::<span class='error' title="no member named &apos;sub_mask_0&apos; in namespace &apos;llvm::X86&apos;">sub_mask_0</span>);</td></tr>
<tr><th id="1697">1697</th><td>    <em>unsigned</em> Reg1 = RI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::X86RegisterInfo&apos;">getSubReg</span>(Reg, X86::<span class='error' title="no member named &apos;sub_mask_1&apos; in namespace &apos;llvm::X86&apos;">sub_mask_1</span>);</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>    <i>// Load the first mask register</i></td></tr>
<tr><th id="1700">1700</th><td>    MCInstBuilder MIB = MCInstBuilder(X86::<span class='error' title="no member named &apos;KMOVWkm&apos; in namespace &apos;llvm::X86&apos;">KMOVWkm</span>);</td></tr>
<tr><th id="1701">1701</th><td>    MIB.addReg(Reg0);</td></tr>
<tr><th id="1702">1702</th><td>    <b>for</b> (<em>int</em> i = <var>0</var>; i &lt; X86::AddrNumOperands; ++i) {</td></tr>
<tr><th id="1703">1703</th><td>      <em>auto</em> Op = MCInstLowering.LowerMachineOperand(MI, MI-&gt;getOperand(<var>1</var> + i));</td></tr>
<tr><th id="1704">1704</th><td>      MIB.addOperand(Op.getValue());</td></tr>
<tr><th id="1705">1705</th><td>    }</td></tr>
<tr><th id="1706">1706</th><td>    EmitAndCountInstruction(MIB);</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>    <i>// Load the second mask register of the pair</i></td></tr>
<tr><th id="1709">1709</th><td>    MIB = MCInstBuilder(X86::<span class='error' title="no member named &apos;KMOVWkm&apos; in namespace &apos;llvm::X86&apos;">KMOVWkm</span>);</td></tr>
<tr><th id="1710">1710</th><td>    MIB.addReg(Reg1);</td></tr>
<tr><th id="1711">1711</th><td>    <b>for</b> (<em>int</em> i = <var>0</var>; i &lt; X86::AddrNumOperands; ++i) {</td></tr>
<tr><th id="1712">1712</th><td>      <b>if</b> (i == X86::AddrDisp) {</td></tr>
<tr><th id="1713">1713</th><td>        MIB.addImm(Disp + <var>2</var>);</td></tr>
<tr><th id="1714">1714</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1715">1715</th><td>        <em>auto</em> Op = MCInstLowering.LowerMachineOperand(MI, MI-&gt;getOperand(<var>1</var> + i));</td></tr>
<tr><th id="1716">1716</th><td>        MIB.addOperand(Op.getValue());</td></tr>
<tr><th id="1717">1717</th><td>      }</td></tr>
<tr><th id="1718">1718</th><td>    }</td></tr>
<tr><th id="1719">1719</th><td>    EmitAndCountInstruction(MIB);</td></tr>
<tr><th id="1720">1720</th><td>    <b>return</b>;</td></tr>
<tr><th id="1721">1721</th><td>  }</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MASKPAIR16STORE&apos; in namespace &apos;llvm::X86&apos;">MASKPAIR16STORE</span>: {</td></tr>
<tr><th id="1724">1724</th><td>    int64_t Disp = MI-&gt;getOperand(X86::AddrDisp).getImm();</td></tr>
<tr><th id="1725">1725</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Disp &gt;= 0 &amp;&amp; Disp &lt;= (2147483647) - 2 &amp;&amp; &quot;Unexpected displacement&quot;) ? void (0) : __assert_fail (&quot;Disp &gt;= 0 &amp;&amp; Disp &lt;= INT32_MAX - 2 &amp;&amp; \&quot;Unexpected displacement\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1725, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Disp &gt;= <var>0</var> &amp;&amp; Disp &lt;= <a class="macro" href="../../../../../include/stdint.h.html#133" title="(2147483647)" data-ref="_M/INT32_MAX">INT32_MAX</a> - <var>2</var> &amp;&amp; <q>"Unexpected displacement"</q>);</td></tr>
<tr><th id="1726">1726</th><td>    <em>const</em> X86RegisterInfo *RI =</td></tr>
<tr><th id="1727">1727</th><td>      MF-&gt;getSubtarget&lt;X86Subtarget&gt;().getRegisterInfo();</td></tr>
<tr><th id="1728">1728</th><td>    <em>unsigned</em> Reg = MI-&gt;getOperand(X86::AddrNumOperands).getReg();</td></tr>
<tr><th id="1729">1729</th><td>    <em>unsigned</em> Reg0 = RI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::X86RegisterInfo&apos;">getSubReg</span>(Reg, X86::<span class='error' title="no member named &apos;sub_mask_0&apos; in namespace &apos;llvm::X86&apos;">sub_mask_0</span>);</td></tr>
<tr><th id="1730">1730</th><td>    <em>unsigned</em> Reg1 = RI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::X86RegisterInfo&apos;">getSubReg</span>(Reg, X86::<span class='error' title="no member named &apos;sub_mask_1&apos; in namespace &apos;llvm::X86&apos;">sub_mask_1</span>);</td></tr>
<tr><th id="1731">1731</th><td></td></tr>
<tr><th id="1732">1732</th><td>    <i>// Store the first mask register</i></td></tr>
<tr><th id="1733">1733</th><td>    MCInstBuilder MIB = MCInstBuilder(X86::<span class='error' title="no member named &apos;KMOVWmk&apos; in namespace &apos;llvm::X86&apos;">KMOVWmk</span>);</td></tr>
<tr><th id="1734">1734</th><td>    <b>for</b> (<em>int</em> i = <var>0</var>; i &lt; X86::AddrNumOperands; ++i)</td></tr>
<tr><th id="1735">1735</th><td>      MIB.addOperand(MCInstLowering.LowerMachineOperand(MI, MI-&gt;getOperand(i)).getValue());</td></tr>
<tr><th id="1736">1736</th><td>    MIB.addReg(Reg0);</td></tr>
<tr><th id="1737">1737</th><td>    EmitAndCountInstruction(MIB);</td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td>    <i>// Store the second mask register of the pair</i></td></tr>
<tr><th id="1740">1740</th><td>    MIB = MCInstBuilder(X86::<span class='error' title="no member named &apos;KMOVWmk&apos; in namespace &apos;llvm::X86&apos;">KMOVWmk</span>);</td></tr>
<tr><th id="1741">1741</th><td>    <b>for</b> (<em>int</em> i = <var>0</var>; i &lt; X86::AddrNumOperands; ++i) {</td></tr>
<tr><th id="1742">1742</th><td>      <b>if</b> (i == X86::AddrDisp) {</td></tr>
<tr><th id="1743">1743</th><td>        MIB.addImm(Disp + <var>2</var>);</td></tr>
<tr><th id="1744">1744</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1745">1745</th><td>        <em>auto</em> Op = MCInstLowering.LowerMachineOperand(MI, MI-&gt;getOperand(<var>0</var> + i));</td></tr>
<tr><th id="1746">1746</th><td>        MIB.addOperand(Op.getValue());</td></tr>
<tr><th id="1747">1747</th><td>      }</td></tr>
<tr><th id="1748">1748</th><td>    }</td></tr>
<tr><th id="1749">1749</th><td>    MIB.addReg(Reg1);</td></tr>
<tr><th id="1750">1750</th><td>    EmitAndCountInstruction(MIB);</td></tr>
<tr><th id="1751">1751</th><td>    <b>return</b>;</td></tr>
<tr><th id="1752">1752</th><td>  }</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVPC32r&apos; in namespace &apos;llvm::X86&apos;">MOVPC32r</span>: {</td></tr>
<tr><th id="1755">1755</th><td>    <i>// This is a pseudo op for a two instruction sequence with a label, which</i></td></tr>
<tr><th id="1756">1756</th><td><i>    // looks like:</i></td></tr>
<tr><th id="1757">1757</th><td><i>    //     call "L1$pb"</i></td></tr>
<tr><th id="1758">1758</th><td><i>    // "L1$pb":</i></td></tr>
<tr><th id="1759">1759</th><td><i>    //     popl %esi</i></td></tr>
<tr><th id="1760">1760</th><td><i></i></td></tr>
<tr><th id="1761">1761</th><td><i>    // Emit the call.</i></td></tr>
<tr><th id="1762">1762</th><td>    MCSymbol *PICBase = MF-&gt;getPICBaseSymbol();</td></tr>
<tr><th id="1763">1763</th><td>    <i>// FIXME: We would like an efficient form for this, so we don't have to do a</i></td></tr>
<tr><th id="1764">1764</th><td><i>    // lot of extra uniquing.</i></td></tr>
<tr><th id="1765">1765</th><td>    EmitAndCountInstruction(</td></tr>
<tr><th id="1766">1766</th><td>        MCInstBuilder(X86::<span class='error' title="no member named &apos;CALLpcrel32&apos; in namespace &apos;llvm::X86&apos;">CALLpcrel32</span>)</td></tr>
<tr><th id="1767">1767</th><td>            .addExpr(MCSymbolRefExpr::create(PICBase, OutContext)));</td></tr>
<tr><th id="1768">1768</th><td></td></tr>
<tr><th id="1769">1769</th><td>    <em>const</em> X86FrameLowering *FrameLowering =</td></tr>
<tr><th id="1770">1770</th><td>        MF-&gt;getSubtarget&lt;X86Subtarget&gt;().getFrameLowering();</td></tr>
<tr><th id="1771">1771</th><td>    <em>bool</em> hasFP = FrameLowering-&gt;hasFP(*MF);</td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td>    <i>// TODO: This is needed only if we require precise CFA.</i></td></tr>
<tr><th id="1774">1774</th><td>    <em>bool</em> HasActiveDwarfFrame = OutStreamer-&gt;getNumFrameInfos() &amp;&amp;</td></tr>
<tr><th id="1775">1775</th><td>                               !OutStreamer-&gt;getDwarfFrameInfos().back().End;</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td>    <em>int</em> stackGrowth = -RI-&gt;getSlotSize();</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td>    <b>if</b> (HasActiveDwarfFrame &amp;&amp; !hasFP) {</td></tr>
<tr><th id="1780">1780</th><td>      OutStreamer-&gt;EmitCFIAdjustCfaOffset(-stackGrowth);</td></tr>
<tr><th id="1781">1781</th><td>    }</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>    <i>// Emit the label.</i></td></tr>
<tr><th id="1784">1784</th><td>    OutStreamer-&gt;EmitLabel(PICBase);</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>    <i>// popl $reg</i></td></tr>
<tr><th id="1787">1787</th><td>    EmitAndCountInstruction(</td></tr>
<tr><th id="1788">1788</th><td>        MCInstBuilder(X86::<span class='error' title="no member named &apos;POP32r&apos; in namespace &apos;llvm::X86&apos;">POP32r</span>).addReg(MI-&gt;getOperand(<var>0</var>).getReg()));</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>    <b>if</b> (HasActiveDwarfFrame &amp;&amp; !hasFP) {</td></tr>
<tr><th id="1791">1791</th><td>      OutStreamer-&gt;EmitCFIAdjustCfaOffset(stackGrowth);</td></tr>
<tr><th id="1792">1792</th><td>    }</td></tr>
<tr><th id="1793">1793</th><td>    <b>return</b>;</td></tr>
<tr><th id="1794">1794</th><td>  }</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>: {</td></tr>
<tr><th id="1797">1797</th><td>    <i>// Lower the MO_GOT_ABSOLUTE_ADDRESS form of ADD32ri.</i></td></tr>
<tr><th id="1798">1798</th><td>    <b>if</b> (MI-&gt;getOperand(<var>2</var>).getTargetFlags() != X86II::MO_GOT_ABSOLUTE_ADDRESS)</td></tr>
<tr><th id="1799">1799</th><td>      <b>break</b>;</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>    <i>// Okay, we have something like:</i></td></tr>
<tr><th id="1802">1802</th><td><i>    //  EAX = ADD32ri EAX, MO_GOT_ABSOLUTE_ADDRESS(@MYGLOBAL)</i></td></tr>
<tr><th id="1803">1803</th><td><i></i></td></tr>
<tr><th id="1804">1804</th><td><i>    // For this, we want to print something like:</i></td></tr>
<tr><th id="1805">1805</th><td><i>    //   MYGLOBAL + (. - PICBASE)</i></td></tr>
<tr><th id="1806">1806</th><td><i>    // However, we can't generate a ".", so just emit a new label here and refer</i></td></tr>
<tr><th id="1807">1807</th><td><i>    // to it.</i></td></tr>
<tr><th id="1808">1808</th><td>    MCSymbol *DotSym = OutContext.createTempSymbol();</td></tr>
<tr><th id="1809">1809</th><td>    OutStreamer-&gt;EmitLabel(DotSym);</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td>    <i>// Now that we have emitted the label, lower the complex operand expression.</i></td></tr>
<tr><th id="1812">1812</th><td>    MCSymbol *OpSym = MCInstLowering.GetSymbolFromOperand(MI-&gt;getOperand(<var>2</var>));</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>    <em>const</em> MCExpr *DotExpr = MCSymbolRefExpr::create(DotSym, OutContext);</td></tr>
<tr><th id="1815">1815</th><td>    <em>const</em> MCExpr *PICBase =</td></tr>
<tr><th id="1816">1816</th><td>        MCSymbolRefExpr::create(MF-&gt;getPICBaseSymbol(), OutContext);</td></tr>
<tr><th id="1817">1817</th><td>    DotExpr = MCBinaryExpr::createSub(DotExpr, PICBase, OutContext);</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td>    DotExpr = MCBinaryExpr::createAdd(</td></tr>
<tr><th id="1820">1820</th><td>        MCSymbolRefExpr::create(OpSym, OutContext), DotExpr, OutContext);</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>    EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;ADD32ri&apos; in namespace &apos;llvm::X86&apos;">ADD32ri</span>)</td></tr>
<tr><th id="1823">1823</th><td>                                .addReg(MI-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1824">1824</th><td>                                .addReg(MI-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1825">1825</th><td>                                .addExpr(DotExpr));</td></tr>
<tr><th id="1826">1826</th><td>    <b>return</b>;</td></tr>
<tr><th id="1827">1827</th><td>  }</td></tr>
<tr><th id="1828">1828</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#134" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT">STATEPOINT</a>:</td></tr>
<tr><th id="1829">1829</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerSTATEPOINT' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter15LowerSTATEPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerSTATEPOINT</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#147" title='llvm::TargetOpcode::FAULTING_OP' data-ref="llvm::TargetOpcode::FAULTING_OP">FAULTING_OP</a>:</td></tr>
<tr><th id="1832">1832</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFAULTING_OP' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter16LowerFAULTING_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFAULTING_OP</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#115" title='llvm::TargetOpcode::FENTRY_CALL' data-ref="llvm::TargetOpcode::FENTRY_CALL">FENTRY_CALL</a>:</td></tr>
<tr><th id="1835">1835</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerFENTRY_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter16LowerFENTRY_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerFENTRY_CALL</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#156" title='llvm::TargetOpcode::PATCHABLE_OP' data-ref="llvm::TargetOpcode::PATCHABLE_OP">PATCHABLE_OP</a>:</td></tr>
<tr><th id="1838">1838</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_OP' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter17LowerPATCHABLE_OPERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_OP</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#112" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP">STACKMAP</a>:</td></tr>
<tr><th id="1841">1841</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE" title='llvm::X86AsmPrinter::LowerSTACKMAP' data-ref="_ZN4llvm13X86AsmPrinter13LowerSTACKMAPERKNS_12MachineInstrE">LowerSTACKMAP</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>);</td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>:</td></tr>
<tr><th id="1844">1844</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHPOINT' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter15LowerPATCHPOINTERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHPOINT</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#160" title='llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER' data-ref="llvm::TargetOpcode::PATCHABLE_FUNCTION_ENTER">PATCHABLE_FUNCTION_ENTER</a>:</td></tr>
<tr><th id="1847">1847</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_FUNCTION_ENTER' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter29LowerPATCHABLE_FUNCTION_ENTERERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_FUNCTION_ENTER</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#166" title='llvm::TargetOpcode::PATCHABLE_RET' data-ref="llvm::TargetOpcode::PATCHABLE_RET">PATCHABLE_RET</a>:</td></tr>
<tr><th id="1850">1850</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_RET' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter18LowerPATCHABLE_RETERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_RET</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#187" title='llvm::TargetOpcode::PATCHABLE_TAIL_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TAIL_CALL">PATCHABLE_TAIL_CALL</a>:</td></tr>
<tr><th id="1853">1853</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TAIL_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter24LowerPATCHABLE_TAIL_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TAIL_CALL</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#191" title='llvm::TargetOpcode::PATCHABLE_EVENT_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_EVENT_CALL">PATCHABLE_EVENT_CALL</a>:</td></tr>
<tr><th id="1856">1856</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_EVENT_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter25LowerPATCHABLE_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_EVENT_CALL</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#195" title='llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL' data-ref="llvm::TargetOpcode::PATCHABLE_TYPED_EVENT_CALL">PATCHABLE_TYPED_EVENT_CALL</a>:</td></tr>
<tr><th id="1859">1859</th><td>    <b>return</b> <a class="tu member" href="#_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE" title='llvm::X86AsmPrinter::LowerPATCHABLE_TYPED_EVENT_CALL' data-use='c' data-ref="_ZN4llvm13X86AsmPrinter31LowerPATCHABLE_TYPED_EVENT_CALLERKNS_12MachineInstrERN12_GLOBAL__N_114X86MCInstLowerE">LowerPATCHABLE_TYPED_EVENT_CALL</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a></span>);</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MORESTACK_RET&apos; in namespace &apos;llvm::X86&apos;">MORESTACK_RET</span>:</td></tr>
<tr><th id="1862">1862</th><td>    EmitAndCountInstruction(MCInstBuilder(getRetOpcode(*Subtarget)));</td></tr>
<tr><th id="1863">1863</th><td>    <b>return</b>;</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MORESTACK_RET_RESTORE_R10&apos; in namespace &apos;llvm::X86&apos;">MORESTACK_RET_RESTORE_R10</span>:</td></tr>
<tr><th id="1866">1866</th><td>    <i>// Return, then restore R10.</i></td></tr>
<tr><th id="1867">1867</th><td>    EmitAndCountInstruction(MCInstBuilder(getRetOpcode(*Subtarget)));</td></tr>
<tr><th id="1868">1868</th><td>    EmitAndCountInstruction(</td></tr>
<tr><th id="1869">1869</th><td>        MCInstBuilder(X86::<span class='error' title="no member named &apos;MOV64rr&apos; in namespace &apos;llvm::X86&apos;">MOV64rr</span>).addReg(X86::<span class='error' title="no member named &apos;R10&apos; in namespace &apos;llvm::X86&apos;">R10</span>).addReg(X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>));</td></tr>
<tr><th id="1870">1870</th><td>    <b>return</b>;</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_PushReg&apos; in namespace &apos;llvm::X86&apos;">SEH_PushReg</span>:</td></tr>
<tr><th id="1873">1873</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SaveReg&apos; in namespace &apos;llvm::X86&apos;">SEH_SaveReg</span>:</td></tr>
<tr><th id="1874">1874</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SaveXMM&apos; in namespace &apos;llvm::X86&apos;">SEH_SaveXMM</span>:</td></tr>
<tr><th id="1875">1875</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_StackAlloc&apos; in namespace &apos;llvm::X86&apos;">SEH_StackAlloc</span>:</td></tr>
<tr><th id="1876">1876</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_StackAlign&apos; in namespace &apos;llvm::X86&apos;">SEH_StackAlign</span>:</td></tr>
<tr><th id="1877">1877</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_SetFrame&apos; in namespace &apos;llvm::X86&apos;">SEH_SetFrame</span>:</td></tr>
<tr><th id="1878">1878</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_PushFrame&apos; in namespace &apos;llvm::X86&apos;">SEH_PushFrame</span>:</td></tr>
<tr><th id="1879">1879</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_EndPrologue&apos; in namespace &apos;llvm::X86&apos;">SEH_EndPrologue</span>:</td></tr>
<tr><th id="1880">1880</th><td>    EmitSEHInstruction(MI);</td></tr>
<tr><th id="1881">1881</th><td>    <b>return</b>;</td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SEH_Epilogue&apos; in namespace &apos;llvm::X86&apos;">SEH_Epilogue</span>: {</td></tr>
<tr><th id="1884">1884</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF-&gt;hasWinCFI() &amp;&amp; &quot;SEH_ instruction in function without WinCFI?&quot;) ? void (0) : __assert_fail (&quot;MF-&gt;hasWinCFI() &amp;&amp; \&quot;SEH_ instruction in function without WinCFI?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1884, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MF-&gt;hasWinCFI() &amp;&amp; <q>"SEH_ instruction in function without WinCFI?"</q>);</td></tr>
<tr><th id="1885">1885</th><td>    MachineBasicBlock::const_iterator MBBI(MI);</td></tr>
<tr><th id="1886">1886</th><td>    <i>// Check if preceded by a call and emit nop if so.</i></td></tr>
<tr><th id="1887">1887</th><td>    <b>for</b> (MBBI = PrevCrossBBInst(MBBI);</td></tr>
<tr><th id="1888">1888</th><td>         MBBI != MachineBasicBlock::const_iterator();</td></tr>
<tr><th id="1889">1889</th><td>         MBBI = PrevCrossBBInst(MBBI)) {</td></tr>
<tr><th id="1890">1890</th><td>      <i>// Conservatively assume that pseudo instructions don't emit code and keep</i></td></tr>
<tr><th id="1891">1891</th><td><i>      // looking for a call. We may emit an unnecessary nop in some cases.</i></td></tr>
<tr><th id="1892">1892</th><td>      <b>if</b> (!MBBI-&gt;isPseudo()) {</td></tr>
<tr><th id="1893">1893</th><td>        <b>if</b> (MBBI-&gt;isCall())</td></tr>
<tr><th id="1894">1894</th><td>          EmitAndCountInstruction(MCInstBuilder(X86::<span class='error' title="no member named &apos;NOOP&apos; in namespace &apos;llvm::X86&apos;">NOOP</span>));</td></tr>
<tr><th id="1895">1895</th><td>        <b>break</b>;</td></tr>
<tr><th id="1896">1896</th><td>      }</td></tr>
<tr><th id="1897">1897</th><td>    }</td></tr>
<tr><th id="1898">1898</th><td>    <b>return</b>;</td></tr>
<tr><th id="1899">1899</th><td>  }</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td>  <i>// Lower PSHUFB and VPERMILP normally but add a comment if we can find</i></td></tr>
<tr><th id="1902">1902</th><td><i>  // a constant shuffle mask. We won't be able to do this at the MC layer</i></td></tr>
<tr><th id="1903">1903</th><td><i>  // because the mask isn't an immediate.</i></td></tr>
<tr><th id="1904">1904</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;PSHUFBrm&apos; in namespace &apos;llvm::X86&apos;">PSHUFBrm</span>:</td></tr>
<tr><th id="1905">1905</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBrm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBrm</span>:</td></tr>
<tr><th id="1906">1906</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBYrm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBYrm</span>:</td></tr>
<tr><th id="1907">1907</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ128rm</span>:</td></tr>
<tr><th id="1908">1908</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ128rmk&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ128rmk</span>:</td></tr>
<tr><th id="1909">1909</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ128rmkz&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ128rmkz</span>:</td></tr>
<tr><th id="1910">1910</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ256rm</span>:</td></tr>
<tr><th id="1911">1911</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ256rmk&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ256rmk</span>:</td></tr>
<tr><th id="1912">1912</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ256rmkz&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ256rmkz</span>:</td></tr>
<tr><th id="1913">1913</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZrm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZrm</span>:</td></tr>
<tr><th id="1914">1914</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZrmk&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZrmk</span>:</td></tr>
<tr><th id="1915">1915</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZrmkz&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZrmkz</span>: {</td></tr>
<tr><th id="1916">1916</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="1917">1917</th><td>      <b>break</b>;</td></tr>
<tr><th id="1918">1918</th><td>    <em>unsigned</em> SrcIdx, MaskIdx;</td></tr>
<tr><th id="1919">1919</th><td>    <b>switch</b> (MI-&gt;getOpcode()) {</td></tr>
<tr><th id="1920">1920</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1920)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="1921">1921</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;PSHUFBrm&apos; in namespace &apos;llvm::X86&apos;">PSHUFBrm</span>:</td></tr>
<tr><th id="1922">1922</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBrm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBrm</span>:</td></tr>
<tr><th id="1923">1923</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBYrm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBYrm</span>:</td></tr>
<tr><th id="1924">1924</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ128rm</span>:</td></tr>
<tr><th id="1925">1925</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ256rm</span>:</td></tr>
<tr><th id="1926">1926</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZrm&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZrm</span>:</td></tr>
<tr><th id="1927">1927</th><td>      SrcIdx = <var>1</var>; MaskIdx = <var>5</var>; <b>break</b>;</td></tr>
<tr><th id="1928">1928</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ128rmkz&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ128rmkz</span>:</td></tr>
<tr><th id="1929">1929</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ256rmkz&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ256rmkz</span>:</td></tr>
<tr><th id="1930">1930</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZrmkz&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZrmkz</span>:</td></tr>
<tr><th id="1931">1931</th><td>      SrcIdx = <var>2</var>; MaskIdx = <var>6</var>; <b>break</b>;</td></tr>
<tr><th id="1932">1932</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ128rmk&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ128rmk</span>:</td></tr>
<tr><th id="1933">1933</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZ256rmk&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZ256rmk</span>:</td></tr>
<tr><th id="1934">1934</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPSHUFBZrmk&apos; in namespace &apos;llvm::X86&apos;">VPSHUFBZrmk</span>:</td></tr>
<tr><th id="1935">1935</th><td>      SrcIdx = <var>3</var>; MaskIdx = <var>7</var>; <b>break</b>;</td></tr>
<tr><th id="1936">1936</th><td>    }</td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getNumOperands() &gt;= 6 &amp;&amp; &quot;We should always have at least 6 operands!&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getNumOperands() &gt;= 6 &amp;&amp; \&quot;We should always have at least 6 operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1939, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= <var>6</var> &amp;&amp;</td></tr>
<tr><th id="1939">1939</th><td>           <q>"We should always have at least 6 operands!"</q>);</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td>    <em>const</em> MachineOperand &amp;MaskOp = MI-&gt;getOperand(MaskIdx);</td></tr>
<tr><th id="1942">1942</th><td>    <b>if</b> (<em>auto</em> *C = getConstantFromPool(*MI, MaskOp)) {</td></tr>
<tr><th id="1943">1943</th><td>      <em>unsigned</em> Width = getRegisterWidth(MI-&gt;getDesc().OpInfo[<var>0</var>]);</td></tr>
<tr><th id="1944">1944</th><td>      SmallVector&lt;<em>int</em>, <var>64</var>&gt; Mask;</td></tr>
<tr><th id="1945">1945</th><td>      DecodePSHUFBMask(C, Width, Mask);</td></tr>
<tr><th id="1946">1946</th><td>      <b>if</b> (!Mask.empty())</td></tr>
<tr><th id="1947">1947</th><td>        OutStreamer-&gt;AddComment(getShuffleComment(MI, SrcIdx, SrcIdx, Mask));</td></tr>
<tr><th id="1948">1948</th><td>    }</td></tr>
<tr><th id="1949">1949</th><td>    <b>break</b>;</td></tr>
<tr><th id="1950">1950</th><td>  }</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSrm</span>:</td></tr>
<tr><th id="1953">1953</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSYrm</span>:</td></tr>
<tr><th id="1954">1954</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ128rm</span>:</td></tr>
<tr><th id="1955">1955</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ128rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ128rmk</span>:</td></tr>
<tr><th id="1956">1956</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ128rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ128rmkz</span>:</td></tr>
<tr><th id="1957">1957</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ256rm</span>:</td></tr>
<tr><th id="1958">1958</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ256rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ256rmk</span>:</td></tr>
<tr><th id="1959">1959</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ256rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ256rmkz</span>:</td></tr>
<tr><th id="1960">1960</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZrm</span>:</td></tr>
<tr><th id="1961">1961</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZrmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZrmk</span>:</td></tr>
<tr><th id="1962">1962</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZrmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZrmkz</span>:</td></tr>
<tr><th id="1963">1963</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDrm</span>:</td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDYrm</span>:</td></tr>
<tr><th id="1965">1965</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ128rm</span>:</td></tr>
<tr><th id="1966">1966</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ128rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ128rmk</span>:</td></tr>
<tr><th id="1967">1967</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ128rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ128rmkz</span>:</td></tr>
<tr><th id="1968">1968</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ256rm</span>:</td></tr>
<tr><th id="1969">1969</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ256rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ256rmk</span>:</td></tr>
<tr><th id="1970">1970</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ256rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ256rmkz</span>:</td></tr>
<tr><th id="1971">1971</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZrm</span>:</td></tr>
<tr><th id="1972">1972</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZrmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZrmk</span>:</td></tr>
<tr><th id="1973">1973</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZrmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZrmkz</span>: {</td></tr>
<tr><th id="1974">1974</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="1975">1975</th><td>      <b>break</b>;</td></tr>
<tr><th id="1976">1976</th><td>    <em>unsigned</em> SrcIdx, MaskIdx;</td></tr>
<tr><th id="1977">1977</th><td>    <em>unsigned</em> ElSize;</td></tr>
<tr><th id="1978">1978</th><td>    <b>switch</b> (MI-&gt;getOpcode()) {</td></tr>
<tr><th id="1979">1979</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 1979)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="1980">1980</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSrm</span>:</td></tr>
<tr><th id="1981">1981</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSYrm</span>:</td></tr>
<tr><th id="1982">1982</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ128rm</span>:</td></tr>
<tr><th id="1983">1983</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ256rm</span>:</td></tr>
<tr><th id="1984">1984</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZrm</span>:</td></tr>
<tr><th id="1985">1985</th><td>      SrcIdx = <var>1</var>; MaskIdx = <var>5</var>; ElSize = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="1986">1986</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ128rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ128rmkz</span>:</td></tr>
<tr><th id="1987">1987</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ256rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ256rmkz</span>:</td></tr>
<tr><th id="1988">1988</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZrmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZrmkz</span>:</td></tr>
<tr><th id="1989">1989</th><td>      SrcIdx = <var>2</var>; MaskIdx = <var>6</var>; ElSize = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="1990">1990</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ128rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ128rmk</span>:</td></tr>
<tr><th id="1991">1991</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZ256rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZ256rmk</span>:</td></tr>
<tr><th id="1992">1992</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPSZrmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPSZrmk</span>:</td></tr>
<tr><th id="1993">1993</th><td>      SrcIdx = <var>3</var>; MaskIdx = <var>7</var>; ElSize = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="1994">1994</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDrm</span>:</td></tr>
<tr><th id="1995">1995</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDYrm</span>:</td></tr>
<tr><th id="1996">1996</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ128rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ128rm</span>:</td></tr>
<tr><th id="1997">1997</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ256rm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ256rm</span>:</td></tr>
<tr><th id="1998">1998</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZrm&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZrm</span>:</td></tr>
<tr><th id="1999">1999</th><td>      SrcIdx = <var>1</var>; MaskIdx = <var>5</var>; ElSize = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2000">2000</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ128rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ128rmkz</span>:</td></tr>
<tr><th id="2001">2001</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ256rmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ256rmkz</span>:</td></tr>
<tr><th id="2002">2002</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZrmkz&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZrmkz</span>:</td></tr>
<tr><th id="2003">2003</th><td>      SrcIdx = <var>2</var>; MaskIdx = <var>6</var>; ElSize = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2004">2004</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ128rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ128rmk</span>:</td></tr>
<tr><th id="2005">2005</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZ256rmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZ256rmk</span>:</td></tr>
<tr><th id="2006">2006</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMILPDZrmk&apos; in namespace &apos;llvm::X86&apos;">VPERMILPDZrmk</span>:</td></tr>
<tr><th id="2007">2007</th><td>      SrcIdx = <var>3</var>; MaskIdx = <var>7</var>; ElSize = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2008">2008</th><td>    }</td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getNumOperands() &gt;= 6 &amp;&amp; &quot;We should always have at least 6 operands!&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getNumOperands() &gt;= 6 &amp;&amp; \&quot;We should always have at least 6 operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 2011, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= <var>6</var> &amp;&amp;</td></tr>
<tr><th id="2011">2011</th><td>           <q>"We should always have at least 6 operands!"</q>);</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td>    <em>const</em> MachineOperand &amp;MaskOp = MI-&gt;getOperand(MaskIdx);</td></tr>
<tr><th id="2014">2014</th><td>    <b>if</b> (<em>auto</em> *C = getConstantFromPool(*MI, MaskOp)) {</td></tr>
<tr><th id="2015">2015</th><td>      <em>unsigned</em> Width = getRegisterWidth(MI-&gt;getDesc().OpInfo[<var>0</var>]);</td></tr>
<tr><th id="2016">2016</th><td>      SmallVector&lt;<em>int</em>, <var>16</var>&gt; Mask;</td></tr>
<tr><th id="2017">2017</th><td>      DecodeVPERMILPMask(C, ElSize, Width, Mask);</td></tr>
<tr><th id="2018">2018</th><td>      <b>if</b> (!Mask.empty())</td></tr>
<tr><th id="2019">2019</th><td>        OutStreamer-&gt;AddComment(getShuffleComment(MI, SrcIdx, SrcIdx, Mask));</td></tr>
<tr><th id="2020">2020</th><td>    }</td></tr>
<tr><th id="2021">2021</th><td>    <b>break</b>;</td></tr>
<tr><th id="2022">2022</th><td>  }</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PDrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PDrm</span>:</td></tr>
<tr><th id="2025">2025</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PSrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PSrm</span>:</td></tr>
<tr><th id="2026">2026</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PDYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PDYrm</span>:</td></tr>
<tr><th id="2027">2027</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PSYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PSYrm</span>: {</td></tr>
<tr><th id="2028">2028</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="2029">2029</th><td>      <b>break</b>;</td></tr>
<tr><th id="2030">2030</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getNumOperands() &gt;= 8 &amp;&amp; &quot;We should always have at least 8 operands!&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getNumOperands() &gt;= 8 &amp;&amp; \&quot;We should always have at least 8 operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 2031, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= <var>8</var> &amp;&amp;</td></tr>
<tr><th id="2031">2031</th><td>           <q>"We should always have at least 8 operands!"</q>);</td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td>    <em>const</em> MachineOperand &amp;CtrlOp = MI-&gt;getOperand(MI-&gt;getNumOperands() - <var>1</var>);</td></tr>
<tr><th id="2034">2034</th><td>    <b>if</b> (!CtrlOp.isImm())</td></tr>
<tr><th id="2035">2035</th><td>      <b>break</b>;</td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td>    <em>unsigned</em> ElSize;</td></tr>
<tr><th id="2038">2038</th><td>    <b>switch</b> (MI-&gt;getOpcode()) {</td></tr>
<tr><th id="2039">2039</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 2039)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="2040">2040</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PSrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PSrm</span>: <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PSYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PSYrm</span>: ElSize = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2041">2041</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PDrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PDrm</span>: <b>case</b> X86::<span class='error' title="no member named &apos;VPERMIL2PDYrm&apos; in namespace &apos;llvm::X86&apos;">VPERMIL2PDYrm</span>: ElSize = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2042">2042</th><td>    }</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td>    <em>const</em> MachineOperand &amp;MaskOp = MI-&gt;getOperand(<var>6</var>);</td></tr>
<tr><th id="2045">2045</th><td>    <b>if</b> (<em>auto</em> *C = getConstantFromPool(*MI, MaskOp)) {</td></tr>
<tr><th id="2046">2046</th><td>      <em>unsigned</em> Width = getRegisterWidth(MI-&gt;getDesc().OpInfo[<var>0</var>]);</td></tr>
<tr><th id="2047">2047</th><td>      SmallVector&lt;<em>int</em>, <var>16</var>&gt; Mask;</td></tr>
<tr><th id="2048">2048</th><td>      DecodeVPERMIL2PMask(C, (<em>unsigned</em>)CtrlOp.getImm(), ElSize, Width, Mask);</td></tr>
<tr><th id="2049">2049</th><td>      <b>if</b> (!Mask.empty())</td></tr>
<tr><th id="2050">2050</th><td>        OutStreamer-&gt;AddComment(getShuffleComment(MI, <var>1</var>, <var>2</var>, Mask));</td></tr>
<tr><th id="2051">2051</th><td>    }</td></tr>
<tr><th id="2052">2052</th><td>    <b>break</b>;</td></tr>
<tr><th id="2053">2053</th><td>  }</td></tr>
<tr><th id="2054">2054</th><td></td></tr>
<tr><th id="2055">2055</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPPERMrrm&apos; in namespace &apos;llvm::X86&apos;">VPPERMrrm</span>: {</td></tr>
<tr><th id="2056">2056</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="2057">2057</th><td>      <b>break</b>;</td></tr>
<tr><th id="2058">2058</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getNumOperands() &gt;= 7 &amp;&amp; &quot;We should always have at least 7 operands!&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getNumOperands() &gt;= 7 &amp;&amp; \&quot;We should always have at least 7 operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 2059, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI-&gt;getNumOperands() &gt;= <var>7</var> &amp;&amp;</td></tr>
<tr><th id="2059">2059</th><td>           <q>"We should always have at least 7 operands!"</q>);</td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td>    <em>const</em> MachineOperand &amp;MaskOp = MI-&gt;getOperand(<var>6</var>);</td></tr>
<tr><th id="2062">2062</th><td>    <b>if</b> (<em>auto</em> *C = getConstantFromPool(*MI, MaskOp)) {</td></tr>
<tr><th id="2063">2063</th><td>      <em>unsigned</em> Width = getRegisterWidth(MI-&gt;getDesc().OpInfo[<var>0</var>]);</td></tr>
<tr><th id="2064">2064</th><td>      SmallVector&lt;<em>int</em>, <var>16</var>&gt; Mask;</td></tr>
<tr><th id="2065">2065</th><td>      DecodeVPPERMMask(C, Width, Mask);</td></tr>
<tr><th id="2066">2066</th><td>      <b>if</b> (!Mask.empty())</td></tr>
<tr><th id="2067">2067</th><td>        OutStreamer-&gt;AddComment(getShuffleComment(MI, <var>1</var>, <var>2</var>, Mask));</td></tr>
<tr><th id="2068">2068</th><td>    }</td></tr>
<tr><th id="2069">2069</th><td>    <b>break</b>;</td></tr>
<tr><th id="2070">2070</th><td>  }</td></tr>
<tr><th id="2071">2071</th><td></td></tr>
<tr><th id="2072">2072</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MMX_MOVQ64rm&apos; in namespace &apos;llvm::X86&apos;">MMX_MOVQ64rm</span>: {</td></tr>
<tr><th id="2073">2073</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="2074">2074</th><td>      <b>break</b>;</td></tr>
<tr><th id="2075">2075</th><td>    <b>if</b> (MI-&gt;getNumOperands() &lt;= <var>4</var>)</td></tr>
<tr><th id="2076">2076</th><td>      <b>break</b>;</td></tr>
<tr><th id="2077">2077</th><td>    <b>if</b> (<em>auto</em> *C = getConstantFromPool(*MI, MI-&gt;getOperand(<var>4</var>))) {</td></tr>
<tr><th id="2078">2078</th><td>      std::string Comment;</td></tr>
<tr><th id="2079">2079</th><td>      raw_string_ostream CS(Comment);</td></tr>
<tr><th id="2080">2080</th><td>      <em>const</em> MachineOperand &amp;DstOp = MI-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="2081">2081</th><td>      CS &lt;&lt; X86ATTInstPrinter::getRegisterName(DstOp.getReg()) &lt;&lt; <q>" = "</q>;</td></tr>
<tr><th id="2082">2082</th><td>      <b>if</b> (<em>auto</em> *CF = dyn_cast&lt;ConstantFP&gt;(C)) {</td></tr>
<tr><th id="2083">2083</th><td>        CS &lt;&lt; <q>"0x"</q> &lt;&lt; CF-&gt;getValueAPF().bitcastToAPInt().toString(<var>16</var>, <b>false</b>);</td></tr>
<tr><th id="2084">2084</th><td>        OutStreamer-&gt;AddComment(CS.str());</td></tr>
<tr><th id="2085">2085</th><td>      }</td></tr>
<tr><th id="2086">2086</th><td>    }</td></tr>
<tr><th id="2087">2087</th><td>    <b>break</b>;</td></tr>
<tr><th id="2088">2088</th><td>  }</td></tr>
<tr><th id="2089">2089</th><td></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/MOV_CASE" data-ref="_M/MOV_CASE">MOV_CASE</dfn>(Prefix, Suffix)                                               \</u></td></tr>
<tr><th id="2091">2091</th><td><u>  case X86::Prefix##MOVAPD##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2092">2092</th><td><u>  case X86::Prefix##MOVAPS##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2093">2093</th><td><u>  case X86::Prefix##MOVUPD##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2094">2094</th><td><u>  case X86::Prefix##MOVUPS##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2095">2095</th><td><u>  case X86::Prefix##MOVDQA##Suffix##rm:                                        \</u></td></tr>
<tr><th id="2096">2096</th><td><u>  case X86::Prefix##MOVDQU##Suffix##rm:</u></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/MOV_AVX512_CASE" data-ref="_M/MOV_AVX512_CASE">MOV_AVX512_CASE</dfn>(Suffix)                                                \</u></td></tr>
<tr><th id="2099">2099</th><td><u>  case X86::VMOVDQA64##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2100">2100</th><td><u>  case X86::VMOVDQA32##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2101">2101</th><td><u>  case X86::VMOVDQU64##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2102">2102</th><td><u>  case X86::VMOVDQU32##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2103">2103</th><td><u>  case X86::VMOVDQU16##Suffix##rm:                                             \</u></td></tr>
<tr><th id="2104">2104</th><td><u>  case X86::VMOVDQU8##Suffix##rm:                                              \</u></td></tr>
<tr><th id="2105">2105</th><td><u>  case X86::VMOVAPS##Suffix##rm:                                               \</u></td></tr>
<tr><th id="2106">2106</th><td><u>  case X86::VMOVAPD##Suffix##rm:                                               \</u></td></tr>
<tr><th id="2107">2107</th><td><u>  case X86::VMOVUPS##Suffix##rm:                                               \</u></td></tr>
<tr><th id="2108">2108</th><td><u>  case X86::VMOVUPD##Suffix##rm:</u></td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/CASE_ALL_MOV_RM" data-ref="_M/CASE_ALL_MOV_RM">CASE_ALL_MOV_RM</dfn>()                                                      \</u></td></tr>
<tr><th id="2111">2111</th><td><u>  MOV_CASE(, )   /* SSE */                                                     \</u></td></tr>
<tr><th id="2112">2112</th><td><u>  MOV_CASE(V, )  /* AVX-128 */                                                 \</u></td></tr>
<tr><th id="2113">2113</th><td><u>  MOV_CASE(V, Y) /* AVX-256 */                                                 \</u></td></tr>
<tr><th id="2114">2114</th><td><u>  MOV_AVX512_CASE(Z)                                                           \</u></td></tr>
<tr><th id="2115">2115</th><td><u>  MOV_AVX512_CASE(Z256)                                                        \</u></td></tr>
<tr><th id="2116">2116</th><td><u>  MOV_AVX512_CASE(Z128)</u></td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>    <i>// For loads from a constant pool to a vector register, print the constant</i></td></tr>
<tr><th id="2119">2119</th><td><i>    // loaded.</i></td></tr>
<tr><th id="2120">2120</th><td>    <a class="macro" href="#2110" title="case X86::MOVAPDrm: case X86::MOVAPSrm: case X86::MOVUPDrm: case X86::MOVUPSrm: case X86::MOVDQArm: case X86::MOVDQUrm: case X86::VMOVAPDrm: case X86::VMOVAPSrm: case X86::VMOVUPDrm: case X86::VMOVUPSrm: case X86::VMOVDQArm: case X86::VMOVDQUrm: case X86::VMOVAPDYrm: case X86::VMOVAPSYrm: case X86::VMOVUPDYrm: case X86::VMOVUPSYrm: case X86::VMOVDQAYrm: case X86::VMOVDQUYrm: case X86::VMOVDQA64Zrm: case X86::VMOVDQA32Zrm: case X86::VMOVDQU64Zrm: case X86::VMOVDQU32Zrm: case X86::VMOVDQU16Zrm: case X86::VMOVDQU8Zrm: case X86::VMOVAPSZrm: case X86::VMOVAPDZrm: case X86::VMOVUPSZrm: case X86::VMOVUPDZrm: case X86::VMOVDQA64Z256rm: case X86::VMOVDQA32Z256rm: case X86::VMOVDQU64Z256rm: case X86::VMOVDQU32Z256rm: case X86::VMOVDQU16Z256rm: case X86::VMOVDQU8Z256rm: case X86::VMOVAPSZ256rm: case X86::VMOVAPDZ256rm: case X86::VMOVUPSZ256rm: case X86::VMOVUPDZ256rm: case X86::VMOVDQA64Z128rm: case X86::VMOVDQA32Z128rm: case X86::VMOVDQU64Z128rm: case X86::VMOVDQU32Z128rm: case X86::VMOVDQU16Z128rm: case X86::VMOVDQU8Z128rm: case X86::VMOVAPSZ128rm: case X86::VMOVAPDZ128rm: case X86::VMOVUPSZ128rm: case X86::VMOVUPDZ128rm:" data-ref="_M/CASE_ALL_MOV_RM">CASE_ALL_MOV_RM</a>()</td></tr>
<tr><th id="2121">2121</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF128&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF128</span>:</td></tr>
<tr><th id="2122">2122</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI128&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI128</span>:</td></tr>
<tr><th id="2123">2123</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF32X4Z256rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF32X4Z256rm</span>:</td></tr>
<tr><th id="2124">2124</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF32X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF32X4rm</span>:</td></tr>
<tr><th id="2125">2125</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF32X8rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF32X8rm</span>:</td></tr>
<tr><th id="2126">2126</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF64X2Z128rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF64X2Z128rm</span>:</td></tr>
<tr><th id="2127">2127</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF64X2rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF64X2rm</span>:</td></tr>
<tr><th id="2128">2128</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF64X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF64X4rm</span>:</td></tr>
<tr><th id="2129">2129</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI32X4Z256rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI32X4Z256rm</span>:</td></tr>
<tr><th id="2130">2130</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI32X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI32X4rm</span>:</td></tr>
<tr><th id="2131">2131</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI32X8rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI32X8rm</span>:</td></tr>
<tr><th id="2132">2132</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI64X2Z128rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI64X2Z128rm</span>:</td></tr>
<tr><th id="2133">2133</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI64X2rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI64X2rm</span>:</td></tr>
<tr><th id="2134">2134</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI64X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI64X4rm</span>:</td></tr>
<tr><th id="2135">2135</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="2136">2136</th><td>      <b>break</b>;</td></tr>
<tr><th id="2137">2137</th><td>    <b>if</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt;= <var>4</var>)</td></tr>
<tr><th id="2138">2138</th><td>      <b>break</b>;</td></tr>
<tr><th id="2139">2139</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col8 decl" id="258C" title='C' data-type='const llvm::Constant *' data-ref="258C"><a class="local col8 ref" href="#258C" title='C' data-ref="258C">C</a></dfn> = <a class="tu ref" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))) {</td></tr>
<tr><th id="2140">2140</th><td>      <em>int</em> <dfn class="local col9 decl" id="259NumLanes" title='NumLanes' data-type='int' data-ref="259NumLanes">NumLanes</dfn> = <var>1</var>;</td></tr>
<tr><th id="2141">2141</th><td>      <i>// Override NumLanes for the broadcast instructions.</i></td></tr>
<tr><th id="2142">2142</th><td>      <b>switch</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2143">2143</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF128&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF128</span>:        NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2144">2144</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI128&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI128</span>:        NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2145">2145</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF32X4Z256rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF32X4Z256rm</span>: NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2146">2146</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF32X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF32X4rm</span>:     NumLanes = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2147">2147</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF32X8rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF32X8rm</span>:     NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2148">2148</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF64X2Z128rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF64X2Z128rm</span>: NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2149">2149</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF64X2rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF64X2rm</span>:     NumLanes = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2150">2150</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTF64X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTF64X4rm</span>:     NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2151">2151</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI32X4Z256rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI32X4Z256rm</span>: NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2152">2152</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI32X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI32X4rm</span>:     NumLanes = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2153">2153</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI32X8rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI32X8rm</span>:     NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2154">2154</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI64X2Z128rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI64X2Z128rm</span>: NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2155">2155</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI64X2rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI64X2rm</span>:     NumLanes = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="2156">2156</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTI64X4rm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTI64X4rm</span>:     NumLanes = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2157">2157</th><td>      }</td></tr>
<tr><th id="2158">2158</th><td></td></tr>
<tr><th id="2159">2159</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col0 decl" id="260Comment" title='Comment' data-type='std::string' data-ref="260Comment">Comment</dfn>;</td></tr>
<tr><th id="2160">2160</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col1 decl" id="261CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="261CS">CS</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col0 ref" href="#260Comment" title='Comment' data-ref="260Comment">Comment</a>);</td></tr>
<tr><th id="2161">2161</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="262DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="262DstOp">DstOp</dfn> = <a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2162">2162</th><td>      <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col2 ref" href="#262DstOp" title='DstOp' data-ref="262DstOp">DstOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="2163">2163</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="263CDS" title='CDS' data-type='const llvm::ConstantDataSequential *' data-ref="263CDS"><a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantDataSequential" title='llvm::ConstantDataSequential' data-ref="llvm::ConstantDataSequential">ConstantDataSequential</a>&gt;(<a class="local col8 ref" href="#258C" title='C' data-ref="258C">C</a>)) {</td></tr>
<tr><th id="2164">2164</th><td>        <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"["</q>;</td></tr>
<tr><th id="2165">2165</th><td>        <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="264l" title='l' data-type='int' data-ref="264l">l</dfn> = <var>0</var>; <a class="local col4 ref" href="#264l" title='l' data-ref="264l">l</a> != <a class="local col9 ref" href="#259NumLanes" title='NumLanes' data-ref="259NumLanes">NumLanes</a>; ++<a class="local col4 ref" href="#264l" title='l' data-ref="264l">l</a>) {</td></tr>
<tr><th id="2166">2166</th><td>          <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="265i" title='i' data-type='int' data-ref="265i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="266NumElements" title='NumElements' data-type='int' data-ref="266NumElements">NumElements</dfn> = <a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getNumElementsEv" title='llvm::ConstantDataSequential::getNumElements' data-ref="_ZNK4llvm22ConstantDataSequential14getNumElementsEv">getNumElements</a>(); <a class="local col5 ref" href="#265i" title='i' data-ref="265i">i</a> &lt; <a class="local col6 ref" href="#266NumElements" title='NumElements' data-ref="266NumElements">NumElements</a>;</td></tr>
<tr><th id="2167">2167</th><td>               ++<a class="local col5 ref" href="#265i" title='i' data-ref="265i">i</a>) {</td></tr>
<tr><th id="2168">2168</th><td>            <b>if</b> (<a class="local col5 ref" href="#265i" title='i' data-ref="265i">i</a> != <var>0</var> || <a class="local col4 ref" href="#264l" title='l' data-ref="264l">l</a> != <var>0</var>)</td></tr>
<tr><th id="2169">2169</th><td>              <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="2170">2170</th><td>            <b>if</b> (<a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEv" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEv">isIntegerTy</a>())</td></tr>
<tr><th id="2171">2171</th><td>              <a class="tu ref" href="#_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm5APIntERNS_11raw_ostreamE">printConstant</a>(<a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential17getElementAsAPIntEj" title='llvm::ConstantDataSequential::getElementAsAPInt' data-ref="_ZNK4llvm22ConstantDataSequential17getElementAsAPIntEj">getElementAsAPInt</a>(<a class="local col5 ref" href="#265i" title='i' data-ref="265i">i</a>), <span class='refarg'><a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a></span>);</td></tr>
<tr><th id="2172">2172</th><td>            <b>else</b> <b>if</b> (<a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isHalfTyEv" title='llvm::Type::isHalfTy' data-ref="_ZNK4llvm4Type8isHalfTyEv">isHalfTy</a>() ||</td></tr>
<tr><th id="2173">2173</th><td>                     <a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() ||</td></tr>
<tr><th id="2174">2174</th><td>                     <a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential14getElementTypeEv" title='llvm::ConstantDataSequential::getElementType' data-ref="_ZNK4llvm22ConstantDataSequential14getElementTypeEv">getElementType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>())</td></tr>
<tr><th id="2175">2175</th><td>              <a class="tu ref" href="#_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantRKN4llvm7APFloatERNS_11raw_ostreamE">printConstant</a>(<a class="local col3 ref" href="#263CDS" title='CDS' data-ref="263CDS">CDS</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm22ConstantDataSequential19getElementAsAPFloatEj" title='llvm::ConstantDataSequential::getElementAsAPFloat' data-ref="_ZNK4llvm22ConstantDataSequential19getElementAsAPFloatEj">getElementAsAPFloat</a>(<a class="local col5 ref" href="#265i" title='i' data-ref="265i">i</a>), <span class='refarg'><a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a></span>);</td></tr>
<tr><th id="2176">2176</th><td>            <b>else</b></td></tr>
<tr><th id="2177">2177</th><td>              <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"?"</q>;</td></tr>
<tr><th id="2178">2178</th><td>          }</td></tr>
<tr><th id="2179">2179</th><td>        }</td></tr>
<tr><th id="2180">2180</th><td>        <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]"</q>;</td></tr>
<tr><th id="2181">2181</th><td>        <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a>.<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>());</td></tr>
<tr><th id="2182">2182</th><td>      } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col7 decl" id="267CV" title='CV' data-type='const llvm::ConstantVector *' data-ref="267CV"><a class="local col7 ref" href="#267CV" title='CV' data-ref="267CV">CV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantVector" title='llvm::ConstantVector' data-ref="llvm::ConstantVector">ConstantVector</a>&gt;(<a class="local col8 ref" href="#258C" title='C' data-ref="258C">C</a>)) {</td></tr>
<tr><th id="2183">2183</th><td>        <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;"</q>;</td></tr>
<tr><th id="2184">2184</th><td>        <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="268l" title='l' data-type='int' data-ref="268l">l</dfn> = <var>0</var>; <a class="local col8 ref" href="#268l" title='l' data-ref="268l">l</a> != <a class="local col9 ref" href="#259NumLanes" title='NumLanes' data-ref="259NumLanes">NumLanes</a>; ++<a class="local col8 ref" href="#268l" title='l' data-ref="268l">l</a>) {</td></tr>
<tr><th id="2185">2185</th><td>          <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="269i" title='i' data-type='int' data-ref="269i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="270NumOperands" title='NumOperands' data-type='int' data-ref="270NumOperands">NumOperands</dfn> = <a class="local col7 ref" href="#267CV" title='CV' data-ref="267CV">CV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#395" title='llvm::ConstantAggregate::getNumOperands' data-ref="_ZNK4llvm17ConstantAggregate14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a> &lt; <a class="local col0 ref" href="#270NumOperands" title='NumOperands' data-ref="270NumOperands">NumOperands</a>;</td></tr>
<tr><th id="2186">2186</th><td>               ++<a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a>) {</td></tr>
<tr><th id="2187">2187</th><td>            <b>if</b> (<a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a> != <var>0</var> || <a class="local col8 ref" href="#268l" title='l' data-ref="268l">l</a> != <var>0</var>)</td></tr>
<tr><th id="2188">2188</th><td>              <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="2189">2189</th><td>            <a class="tu ref" href="#_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE">printConstant</a>(<a class="local col7 ref" href="#267CV" title='CV' data-ref="267CV">CV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#395" title='llvm::ConstantAggregate::getOperand' data-ref="_ZNK4llvm17ConstantAggregate10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a>), <span class='refarg'><a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a></span>);</td></tr>
<tr><th id="2190">2190</th><td>          }</td></tr>
<tr><th id="2191">2191</th><td>        }</td></tr>
<tr><th id="2192">2192</th><td>        <a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;"</q>;</td></tr>
<tr><th id="2193">2193</th><td>        <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col1 ref" href="#261CS" title='CS' data-ref="261CS">CS</a>.<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>());</td></tr>
<tr><th id="2194">2194</th><td>      }</td></tr>
<tr><th id="2195">2195</th><td>    }</td></tr>
<tr><th id="2196">2196</th><td>    <b>break</b>;</td></tr>
<tr><th id="2197">2197</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;MOVDDUPrm&apos; in namespace &apos;llvm::X86&apos;">MOVDDUPrm</span>:</td></tr>
<tr><th id="2198">2198</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDDUPrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDDUPrm</span>:</td></tr>
<tr><th id="2199">2199</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDDUPZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVDDUPZ128rm</span>:</td></tr>
<tr><th id="2200">2200</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSrm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSrm</span>:</td></tr>
<tr><th id="2201">2201</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSYrm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSYrm</span>:</td></tr>
<tr><th id="2202">2202</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSZ128m&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSZ128m</span>:</td></tr>
<tr><th id="2203">2203</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSZ256m&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSZ256m</span>:</td></tr>
<tr><th id="2204">2204</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSZm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSZm</span>:</td></tr>
<tr><th id="2205">2205</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSDYrm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSDYrm</span>:</td></tr>
<tr><th id="2206">2206</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSDZ256m&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSDZ256m</span>:</td></tr>
<tr><th id="2207">2207</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSDZm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSDZm</span>:</td></tr>
<tr><th id="2208">2208</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBrm</span>:</td></tr>
<tr><th id="2209">2209</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBYrm</span>:</td></tr>
<tr><th id="2210">2210</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBZ128m</span>:</td></tr>
<tr><th id="2211">2211</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBZ256m</span>:</td></tr>
<tr><th id="2212">2212</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBZm</span>:</td></tr>
<tr><th id="2213">2213</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDrm</span>:</td></tr>
<tr><th id="2214">2214</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDYrm</span>:</td></tr>
<tr><th id="2215">2215</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDZ128m</span>:</td></tr>
<tr><th id="2216">2216</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDZ256m</span>:</td></tr>
<tr><th id="2217">2217</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDZm</span>:</td></tr>
<tr><th id="2218">2218</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQrm</span>:</td></tr>
<tr><th id="2219">2219</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQYrm</span>:</td></tr>
<tr><th id="2220">2220</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQZ128m</span>:</td></tr>
<tr><th id="2221">2221</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQZ256m</span>:</td></tr>
<tr><th id="2222">2222</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQZm</span>:</td></tr>
<tr><th id="2223">2223</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWrm</span>:</td></tr>
<tr><th id="2224">2224</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWYrm</span>:</td></tr>
<tr><th id="2225">2225</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWZ128m</span>:</td></tr>
<tr><th id="2226">2226</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWZ256m</span>:</td></tr>
<tr><th id="2227">2227</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWZm</span>:</td></tr>
<tr><th id="2228">2228</th><td>    <b>if</b> (!OutStreamer-&gt;isVerboseAsm())</td></tr>
<tr><th id="2229">2229</th><td>      <b>break</b>;</td></tr>
<tr><th id="2230">2230</th><td>    <b>if</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt;= <var>4</var>)</td></tr>
<tr><th id="2231">2231</th><td>      <b>break</b>;</td></tr>
<tr><th id="2232">2232</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col1 decl" id="271C" title='C' data-type='const llvm::Constant *' data-ref="271C"><a class="local col1 ref" href="#271C" title='C' data-ref="271C">C</a></dfn> = <a class="tu ref" href="#_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='getConstantFromPool' data-use='c' data-ref="_ZL19getConstantFromPoolRKN4llvm12MachineInstrERKNS_14MachineOperandE">getConstantFromPool</a>(*<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))) {</td></tr>
<tr><th id="2233">2233</th><td>      <em>int</em> <dfn class="local col2 decl" id="272NumElts" title='NumElts' data-type='int' data-ref="272NumElts">NumElts</dfn>;</td></tr>
<tr><th id="2234">2234</th><td>      <b>switch</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2235">2235</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp&quot;, 2235)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid opcode"</q>);</td></tr>
<tr><th id="2236">2236</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;MOVDDUPrm&apos; in namespace &apos;llvm::X86&apos;">MOVDDUPrm</span>:         NumElts = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2237">2237</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDDUPrm&apos; in namespace &apos;llvm::X86&apos;">VMOVDDUPrm</span>:        NumElts = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2238">2238</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VMOVDDUPZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVDDUPZ128rm</span>:    NumElts = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2239">2239</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSrm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSrm</span>:    NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2240">2240</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSYrm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSYrm</span>:   NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2241">2241</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSZ128m&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSZ128m</span>: NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2242">2242</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSZ256m&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSZ256m</span>: NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2243">2243</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSSZm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSSZm</span>:    NumElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2244">2244</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSDYrm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSDYrm</span>:   NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2245">2245</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSDZ256m&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSDZ256m</span>: NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2246">2246</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VBROADCASTSDZm&apos; in namespace &apos;llvm::X86&apos;">VBROADCASTSDZm</span>:    NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2247">2247</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBrm</span>:    NumElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2248">2248</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBYrm</span>:   NumElts = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2249">2249</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBZ128m</span>: NumElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2250">2250</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBZ256m</span>: NumElts = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2251">2251</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTBZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTBZm</span>:    NumElts = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="2252">2252</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDrm</span>:    NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2253">2253</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDYrm</span>:   NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2254">2254</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDZ128m</span>: NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2255">2255</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDZ256m</span>: NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2256">2256</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTDZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTDZm</span>:    NumElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2257">2257</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQrm</span>:    NumElts = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2258">2258</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQYrm</span>:   NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2259">2259</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQZ128m</span>: NumElts = <var>2</var>;  <b>break</b>;</td></tr>
<tr><th id="2260">2260</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQZ256m</span>: NumElts = <var>4</var>;  <b>break</b>;</td></tr>
<tr><th id="2261">2261</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTQZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTQZm</span>:    NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2262">2262</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWrm</span>:    NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2263">2263</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWYrm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWYrm</span>:   NumElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2264">2264</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWZ128m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWZ128m</span>: NumElts = <var>8</var>;  <b>break</b>;</td></tr>
<tr><th id="2265">2265</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWZ256m&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWZ256m</span>: NumElts = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="2266">2266</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;VPBROADCASTWZm&apos; in namespace &apos;llvm::X86&apos;">VPBROADCASTWZm</span>:    NumElts = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="2267">2267</th><td>      }</td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col3 decl" id="273Comment" title='Comment' data-type='std::string' data-ref="273Comment">Comment</dfn>;</td></tr>
<tr><th id="2270">2270</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col4 decl" id="274CS" title='CS' data-type='llvm::raw_string_ostream' data-ref="274CS">CS</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col3 ref" href="#273Comment" title='Comment' data-ref="273Comment">Comment</a>);</td></tr>
<tr><th id="2271">2271</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="275DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="275DstOp">DstOp</dfn> = <a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2272">2272</th><td>      <a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="MCTargetDesc/X86ATTInstPrinter.h.html#llvm::X86ATTInstPrinter" title='llvm::X86ATTInstPrinter' data-ref="llvm::X86ATTInstPrinter">X86ATTInstPrinter</a>::<a class="ref" href="MCTargetDesc/X86ATTInstPrinter.h.html#_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj" title='llvm::X86ATTInstPrinter::getRegisterName' data-ref="_ZN4llvm17X86ATTInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="local col5 ref" href="#275DstOp" title='DstOp' data-ref="275DstOp">DstOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" = "</q>;</td></tr>
<tr><th id="2273">2273</th><td>      <a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"["</q>;</td></tr>
<tr><th id="2274">2274</th><td>      <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="276i" title='i' data-type='int' data-ref="276i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#276i" title='i' data-ref="276i">i</a> != <a class="local col2 ref" href="#272NumElts" title='NumElts' data-ref="272NumElts">NumElts</a>; ++<a class="local col6 ref" href="#276i" title='i' data-ref="276i">i</a>) {</td></tr>
<tr><th id="2275">2275</th><td>        <b>if</b> (<a class="local col6 ref" href="#276i" title='i' data-ref="276i">i</a> != <var>0</var>)</td></tr>
<tr><th id="2276">2276</th><td>          <a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q>;</td></tr>
<tr><th id="2277">2277</th><td>        <a class="tu ref" href="#_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE" title='printConstant' data-use='c' data-ref="_ZL13printConstantPKN4llvm8ConstantERNS_11raw_ostreamE">printConstant</a>(<a class="local col1 ref" href="#271C" title='C' data-ref="271C">C</a>, <span class='refarg'><a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS">CS</a></span>);</td></tr>
<tr><th id="2278">2278</th><td>      }</td></tr>
<tr><th id="2279">2279</th><td>      <a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS">CS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]"</q>;</td></tr>
<tr><th id="2280">2280</th><td>      <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb" title='llvm::MCStreamer::AddComment' data-ref="_ZN4llvm10MCStreamer10AddCommentERKNS_5TwineEb">AddComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col4 ref" href="#274CS" title='CS' data-ref="274CS">CS</a>.<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>());</td></tr>
<tr><th id="2281">2281</th><td>    }</td></tr>
<tr><th id="2282">2282</th><td>  }</td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td>  <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col7 decl" id="277TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="277TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="2285">2285</th><td>  <a class="local col6 ref" href="#256MCInstLowering" title='MCInstLowering' data-ref="256MCInstLowering">MCInstLowering</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::X86MCInstLower::Lower' data-use='c' data-ref="_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE">Lower</a>(<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#277TmpInst" title='TmpInst' data-ref="277TmpInst">TmpInst</a></span>);</td></tr>
<tr><th id="2286">2286</th><td></td></tr>
<tr><th id="2287">2287</th><td>  <i>// Stackmap shadows cannot include branch targets, so we can count the bytes</i></td></tr>
<tr><th id="2288">2288</th><td><i>  // in a call towards the shadow, but must ensure that the no thread returns</i></td></tr>
<tr><th id="2289">2289</th><td><i>  // in to the stackmap shadow.  The only way to achieve this is if the call</i></td></tr>
<tr><th id="2290">2290</th><td><i>  // is at the end of the shadow.</i></td></tr>
<tr><th id="2291">2291</th><td>  <b>if</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="2292">2292</th><td>    <i>// Count then size of the call towards the shadow</i></td></tr>
<tr><th id="2293">2293</th><td>    <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker">SMShadowTracker</a>.<a class="ref" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE" title='llvm::X86AsmPrinter::StackMapShadowTracker::count' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker5countERNS_6MCInstERKNS_15MCSubtargetInfoEPNS_13MCCodeEmitterE">count</a>(<span class='refarg'><a class="local col7 ref" href="#277TmpInst" title='TmpInst' data-ref="277TmpInst">TmpInst</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>(), <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::CodeEmitter" title='llvm::X86AsmPrinter::CodeEmitter' data-ref="llvm::X86AsmPrinter::CodeEmitter">CodeEmitter</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>());</td></tr>
<tr><th id="2294">2294</th><td>    <i>// Then flush the shadow so that we fill with nops before the call, not</i></td></tr>
<tr><th id="2295">2295</th><td><i>    // after it.</i></td></tr>
<tr><th id="2296">2296</th><td>    <a class="member" href="X86AsmPrinter.h.html#llvm::X86AsmPrinter::SMShadowTracker" title='llvm::X86AsmPrinter::SMShadowTracker' data-ref="llvm::X86AsmPrinter::SMShadowTracker">SMShadowTracker</a>.<a class="ref" href="#_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::X86AsmPrinter::StackMapShadowTracker::emitShadowPadding' data-ref="_ZN4llvm13X86AsmPrinter21StackMapShadowTracker17emitShadowPaddingERNS_10MCStreamerERKNS_15MCSubtargetInfoE">emitShadowPadding</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="2297">2297</th><td>    <i>// Then emit the call</i></td></tr>
<tr><th id="2298">2298</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE" title='llvm::MCStreamer::EmitInstruction' data-ref="_ZN4llvm10MCStreamer15EmitInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoE">EmitInstruction</a>(<a class="local col7 ref" href="#277TmpInst" title='TmpInst' data-ref="277TmpInst">TmpInst</a>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter16getSubtargetInfoEv" title='llvm::AsmPrinter::getSubtargetInfo' data-ref="_ZNK4llvm10AsmPrinter16getSubtargetInfoEv">getSubtargetInfo</a>());</td></tr>
<tr><th id="2299">2299</th><td>    <b>return</b>;</td></tr>
<tr><th id="2300">2300</th><td>  }</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td>  <a class="member" href="#_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE" title='llvm::X86AsmPrinter::EmitAndCountInstruction' data-ref="_ZN4llvm13X86AsmPrinter23EmitAndCountInstructionERNS_6MCInstE">EmitAndCountInstruction</a>(<span class='refarg'><a class="local col7 ref" href="#277TmpInst" title='TmpInst' data-ref="277TmpInst">TmpInst</a></span>);</td></tr>
<tr><th id="2303">2303</th><td>}</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
