// Seed: 4293611163
`timescale 1 ps / 1 ps
module module_0;
  assign id_0 = id_0;
  reg id_1 = ~(id_0);
  assign id_1 = (1);
  reg id_2;
  always @(posedge 1 or posedge 1) begin
    id_1 <= id_2;
    id_1 <= id_0;
  end
  always @(1) begin
    id_0 = 1;
  end
  logic id_3;
  logic id_4;
  reg   id_5 = (id_2);
endmodule
