<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ComSquare: sources/CPU/Registers.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ComSquare
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_08d237fc27d4ecd563f71c5d52f2fecc.html">sources</a></li><li class="navelem"><a class="el" href="dir_a65246f7a5288ee65248a0302198d58d.html">CPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Registers.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Registers_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Created by Zoe Roux on 2021-07-03.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160; </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Ints_8hpp.html">Models/Ints.hpp</a>&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceComSquare_1_1CPU.html">ComSquare::CPU</a></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;{</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html">   13</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structComSquare_1_1CPU_1_1Registers.html">Registers</a></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    {</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        {</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;            {</div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a127b7752795e4498236f7b01e7498227">   20</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a127b7752795e4498236f7b01e7498227">al</a>;</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a7c28866ed95425fd60aa4d8886bb8f9f">   21</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a7c28866ed95425fd60aa4d8886bb8f9f">ah</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;            };</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#aaa8d450e6d4430317e1251313acd11c3">   23</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#aaa8d450e6d4430317e1251313acd11c3">a</a>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        };</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#af9d26a8ba0914c825d06db23049433ec">   26</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#af9d26a8ba0914c825d06db23049433ec">dbr</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;            {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ac691fbd6e61b3aef8b3464a233f85f6d">   32</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ac691fbd6e61b3aef8b3464a233f85f6d">dl</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a1e072edb3788835babe101a874267d84">   33</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a1e072edb3788835babe101a874267d84">dh</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;            };</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#af16407891e835ccbcb0fcb4d19b6081e">   35</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#af16407891e835ccbcb0fcb4d19b6081e">d</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        };</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;            {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                <span class="keyword">union</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                    <span class="keyword">struct</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                    {</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a277545ef8503238642198f0386d2faaa">   46</a></span>&#160;                        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a277545ef8503238642198f0386d2faaa">pcl</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a25f950ea41d30db1ec73b8a165e67f51">   47</a></span>&#160;                        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a25f950ea41d30db1ec73b8a165e67f51">pch</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                    };</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a5ff36b8ad167923161b896ae92729111">   49</a></span>&#160;                    uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a5ff36b8ad167923161b896ae92729111">pc</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                };</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a57844c0e6c83ca5e62ac7c6eebaa2782">   52</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a57844c0e6c83ca5e62ac7c6eebaa2782">pbr</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            };</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a9c1e284901d2fc2189fea008dc123f81">   55</a></span>&#160;            <a class="code" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a9c1e284901d2fc2189fea008dc123f81">pac</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        };</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            {</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a19f2b4c328874c2207459bf22b2a76ba">   62</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a19f2b4c328874c2207459bf22b2a76ba">sl</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a438434360195417afce13220ae856861">   63</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a438434360195417afce13220ae856861">sh</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            };</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ad6e42ddbafd6a31ad15df813dee72fa4">   65</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ad6e42ddbafd6a31ad15df813dee72fa4">s</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        };</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            {</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a718d9c2f67935dad3778b0fc03a22030">   72</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a718d9c2f67935dad3778b0fc03a22030">xl</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#acc0e55548baf2ad8a411eb4f782092c3">   73</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#acc0e55548baf2ad8a411eb4f782092c3">xh</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            };</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a1274f0dbe8e79cd4794f2cc8175a99c3">   75</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a1274f0dbe8e79cd4794f2cc8175a99c3">x</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        };</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            {</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ab1995426df7b4f4500a2576b121824f6">   82</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ab1995426df7b4f4500a2576b121824f6">yl</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a324dee252472744f2d72fb4ba86c3da1">   83</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a324dee252472744f2d72fb4ba86c3da1">yh</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            };</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ac756a49aa063214449d0ef9be3db38cc">   85</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ac756a49aa063214449d0ef9be3db38cc">y</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        };</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keyword">union</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <span class="keyword">struct</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            {</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ace6b7db00d4a528dfdba1209f28abe7c">   94</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ace6b7db00d4a528dfdba1209f28abe7c">c</a>: 1;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a8cf318578ff80090086991f3aaf67163">   96</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a8cf318578ff80090086991f3aaf67163">z</a>: 1;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a5fe99bb2f46f69de3a0dd7356e0218e8">   98</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a5fe99bb2f46f69de3a0dd7356e0218e8">i</a>: 1;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a250b2b31fd0280b30ed246a199e69a27">  100</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a250b2b31fd0280b30ed246a199e69a27">d</a>: 1;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ac39778a1ba11358a7ca705e40fed1ab2">  102</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ac39778a1ba11358a7ca705e40fed1ab2">x_b</a>: 1;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a047027bf478c433e7a6c5f1c33e98a82">  104</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a047027bf478c433e7a6c5f1c33e98a82">m</a>: 1;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a27f4092211c4647e8732ae6bf006dbfc">  106</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a27f4092211c4647e8732ae6bf006dbfc">v</a>: 1;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#aa3d138e61fbad0f10309b61a4e9a9147">  108</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#aa3d138e61fbad0f10309b61a4e9a9147">n</a>: 1;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            };</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a3b742134f8b31c8c4ca9e0e513fab8e3">  110</a></span>&#160;            uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a3b742134f8b31c8c4ca9e0e513fab8e3">flags</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        } <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a852b6bfc11d125a361db9fd65f8392d6">p</a>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    };</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html">  115</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html">InternalRegisters</a></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    {</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">  118</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">nmitimen</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">  121</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">wrio</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">  124</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">wrmpya</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">  126</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">wrmpyb</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">  129</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">wrdivl</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">  131</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">wrdivh</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">  133</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">wrdivb</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">  136</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">htimel</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">  138</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">htimeh</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">  141</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">vtimel</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">  143</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">vtimeh</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">  146</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">hdmaen</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">  149</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">memsel</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">  152</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">rdnmi</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">  154</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">timeup</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">  157</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">hvbjoy</a>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">  160</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">rdio</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">  163</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">rddivl</a>;</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">  165</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">rddivh</a>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">  168</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">rdmpyl</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">  170</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">rdmpyh</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">  173</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">joy1l</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">  175</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">joy1h</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">  178</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">joy2l</a>;</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">  180</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">joy2h</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">  183</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">joy3l</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">  185</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">joy3h</a>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">  188</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">joy4l</a>;</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">  190</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">joy4h</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    };</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ace6b7db00d4a528dfdba1209f28abe7c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ace6b7db00d4a528dfdba1209f28abe7c">ComSquare::CPU::Registers::c</a></div><div class="ttdeci">bool c</div><div class="ttdoc">The Carry flag.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:94</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a6bb83a780752963fefbe50be5d3a026d"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">ComSquare::CPU::InternalRegisters::joy4h</a></div><div class="ttdeci">uint8_t joy4h</div><div class="ttdoc">Controller Port Data Registers (Pad 4 - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:190</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a438434360195417afce13220ae856861"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a438434360195417afce13220ae856861">ComSquare::CPU::Registers::sh</a></div><div class="ttdeci">uint8_t sh</div><div class="ttdef"><b>Definition:</b> Registers.hpp:63</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ac691fbd6e61b3aef8b3464a233f85f6d"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ac691fbd6e61b3aef8b3464a233f85f6d">ComSquare::CPU::Registers::dl</a></div><div class="ttdeci">uint8_t dl</div><div class="ttdef"><b>Definition:</b> Registers.hpp:32</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_af16407891e835ccbcb0fcb4d19b6081e"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#af16407891e835ccbcb0fcb4d19b6081e">ComSquare::CPU::Registers::d</a></div><div class="ttdeci">uint16_t d</div><div class="ttdef"><b>Definition:</b> Registers.hpp:35</div></div>
<div class="ttc" id="aInts_8hpp_html"><div class="ttname"><a href="Ints_8hpp.html">Ints.hpp</a></div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a85afe00843e4f9616fa106c3ae610919"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">ComSquare::CPU::InternalRegisters::joy4l</a></div><div class="ttdeci">uint8_t joy4l</div><div class="ttdoc">Controller Port Data Registers (Pad 4 - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:188</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a324dee252472744f2d72fb4ba86c3da1"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a324dee252472744f2d72fb4ba86c3da1">ComSquare::CPU::Registers::yh</a></div><div class="ttdeci">uint8_t yh</div><div class="ttdef"><b>Definition:</b> Registers.hpp:83</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a27f4092211c4647e8732ae6bf006dbfc"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a27f4092211c4647e8732ae6bf006dbfc">ComSquare::CPU::Registers::v</a></div><div class="ttdeci">bool v</div><div class="ttdoc">The oVerflow flag.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:106</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a5ff36b8ad167923161b896ae92729111"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a5ff36b8ad167923161b896ae92729111">ComSquare::CPU::Registers::pc</a></div><div class="ttdeci">uint16_t pc</div><div class="ttdef"><b>Definition:</b> Registers.hpp:49</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aaa5a1939600968d066561ea8056cfca9"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">ComSquare::CPU::InternalRegisters::joy3h</a></div><div class="ttdeci">uint8_t joy3h</div><div class="ttdoc">Controller Port Data Registers (Pad 3 - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:185</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ad64b7d047996ea04e65e4e84f341af37"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">ComSquare::CPU::InternalRegisters::joy3l</a></div><div class="ttdeci">uint8_t joy3l</div><div class="ttdoc">Controller Port Data Registers (Pad 3 - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:183</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_acd1644bf64088f00ebeb2d62fe90fbe2"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">ComSquare::CPU::InternalRegisters::rdio</a></div><div class="ttdeci">uint8_t rdio</div><div class="ttdoc">IO Port Read Register.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:160</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a57844c0e6c83ca5e62ac7c6eebaa2782"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a57844c0e6c83ca5e62ac7c6eebaa2782">ComSquare::CPU::Registers::pbr</a></div><div class="ttdeci">uint8_t pbr</div><div class="ttdoc">The Program Bank Register;.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:52</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_afac8a1b505dff6a6aa9416392e469471"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">ComSquare::CPU::InternalRegisters::wrio</a></div><div class="ttdeci">uint8_t wrio</div><div class="ttdoc">IO Port Write Register.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:121</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a6262d0ba292853c4232d24b6142e1acf"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">ComSquare::CPU::InternalRegisters::vtimel</a></div><div class="ttdeci">uint8_t vtimel</div><div class="ttdoc">IRQ Timer Registers (Vertical - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:141</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_af9d26a8ba0914c825d06db23049433ec"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#af9d26a8ba0914c825d06db23049433ec">ComSquare::CPU::Registers::dbr</a></div><div class="ttdeci">uint8_t dbr</div><div class="ttdoc">The Data Bank Register;.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:26</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a5fe99bb2f46f69de3a0dd7356e0218e8"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a5fe99bb2f46f69de3a0dd7356e0218e8">ComSquare::CPU::Registers::i</a></div><div class="ttdeci">bool i</div><div class="ttdoc">The Interrupt request disable flag.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:98</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_acc0e55548baf2ad8a411eb4f782092c3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#acc0e55548baf2ad8a411eb4f782092c3">ComSquare::CPU::Registers::xh</a></div><div class="ttdeci">uint8_t xh</div><div class="ttdef"><b>Definition:</b> Registers.hpp:73</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ac39778a1ba11358a7ca705e40fed1ab2"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ac39778a1ba11358a7ca705e40fed1ab2">ComSquare::CPU::Registers::x_b</a></div><div class="ttdeci">bool x_b</div><div class="ttdoc">The indeX register width flag (in native mode only) - 0 = 16 bits mode, 1 = 8 bits mode OR the Break ...</div><div class="ttdef"><b>Definition:</b> Registers.hpp:102</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a25f950ea41d30db1ec73b8a165e67f51"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a25f950ea41d30db1ec73b8a165e67f51">ComSquare::CPU::Registers::pch</a></div><div class="ttdeci">uint8_t pch</div><div class="ttdef"><b>Definition:</b> Registers.hpp:47</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aa1466fa14182549898886e3eb3074f36"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">ComSquare::CPU::InternalRegisters::wrdivb</a></div><div class="ttdeci">uint8_t wrdivb</div><div class="ttdoc">Divisor &amp; Dividend Registers (B)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:133</div></div>
<div class="ttc" id="anamespaceComSquare_1_1CPU_html"><div class="ttname"><a href="namespaceComSquare_1_1CPU.html">ComSquare::CPU</a></div><div class="ttdef"><b>Definition:</b> AddressingModes.cpp:8</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a18401a7dbfe4784b6367623cac251a5e"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">ComSquare::CPU::InternalRegisters::rddivl</a></div><div class="ttdeci">uint8_t rddivl</div><div class="ttdoc">Divide Result Registers (can sometimes be used as multiplication result register) - LOW.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:163</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aa315eec822cf92ec586c2ba918a36e00"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">ComSquare::CPU::InternalRegisters::wrdivh</a></div><div class="ttdeci">uint8_t wrdivh</div><div class="ttdoc">Divisor &amp; Dividend Registers (A - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:131</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a030f0f2142ee49187735f82876bd12e8"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">ComSquare::CPU::InternalRegisters::htimel</a></div><div class="ttdeci">uint8_t htimel</div><div class="ttdoc">IRQ Timer Registers (Horizontal - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:136</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ab17acbbf524b6bfb9a8006ce87e9148b"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">ComSquare::CPU::InternalRegisters::joy1l</a></div><div class="ttdeci">uint8_t joy1l</div><div class="ttdoc">Controller Port Data Registers (Pad 1 - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:173</div></div>
<div class="ttc" id="aInts_8hpp_html_a89f009aaf5d1964a000f44f09fa0bcf8"><div class="ttname"><a href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a></div><div class="ttdeci">unsigned uint24_t</div><div class="ttdef"><b>Definition:</b> Ints.hpp:10</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a87261625195bb3f38db9354a29334ddf"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">ComSquare::CPU::InternalRegisters::rdmpyl</a></div><div class="ttdeci">uint8_t rdmpyl</div><div class="ttdoc">Multiplication Result Registers (can sometimes be used as divide result register) - LOW.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:168</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a0058417dd2f115ffd67c909b227552f8"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">ComSquare::CPU::InternalRegisters::timeup</a></div><div class="ttdeci">uint8_t timeup</div><div class="ttdoc">Interrupt Flag Registers - TimeUp.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:154</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a538141acc2e0eeac8f1e801940929539"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">ComSquare::CPU::InternalRegisters::htimeh</a></div><div class="ttdeci">uint8_t htimeh</div><div class="ttdoc">IRQ Timer Registers (Horizontal - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:138</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a5a252a845daf5137bb251933a5812265"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">ComSquare::CPU::InternalRegisters::joy1h</a></div><div class="ttdeci">uint8_t joy1h</div><div class="ttdoc">Controller Port Data Registers (Pad 1 - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:175</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a8cf318578ff80090086991f3aaf67163"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a8cf318578ff80090086991f3aaf67163">ComSquare::CPU::Registers::z</a></div><div class="ttdeci">bool z</div><div class="ttdoc">The Zero flag.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:96</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a70602e356a792a14a1b638d692556e8c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">ComSquare::CPU::InternalRegisters::rddivh</a></div><div class="ttdeci">uint8_t rddivh</div><div class="ttdoc">Divide Result Registers (can sometimes be used as multiplication result register) - HIGH.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:165</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_aa3d138e61fbad0f10309b61a4e9a9147"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#aa3d138e61fbad0f10309b61a4e9a9147">ComSquare::CPU::Registers::n</a></div><div class="ttdeci">bool n</div><div class="ttdoc">The Negative flag.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:108</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ae98022af2fc7c80062444e9cecf95f0e"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">ComSquare::CPU::InternalRegisters::wrdivl</a></div><div class="ttdeci">uint8_t wrdivl</div><div class="ttdoc">Divisor &amp; Dividend Registers (A - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:129</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ac04e82f935ec316b6d2433dea7df36f0"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">ComSquare::CPU::InternalRegisters::hvbjoy</a></div><div class="ttdeci">uint8_t hvbjoy</div><div class="ttdoc">PPU Status Register.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:157</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html">ComSquare::CPU::InternalRegisters</a></div><div class="ttdoc">Struct containing internal registers of the CPU.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:115</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a19f2b4c328874c2207459bf22b2a76ba"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a19f2b4c328874c2207459bf22b2a76ba">ComSquare::CPU::Registers::sl</a></div><div class="ttdeci">uint8_t sl</div><div class="ttdef"><b>Definition:</b> Registers.hpp:62</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a250b2b31fd0280b30ed246a199e69a27"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a250b2b31fd0280b30ed246a199e69a27">ComSquare::CPU::Registers::d</a></div><div class="ttdeci">bool d</div><div class="ttdoc">The Decimal mode flag.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:100</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aa3dda181d78b6bcd50057d83c97ecb2c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">ComSquare::CPU::InternalRegisters::memsel</a></div><div class="ttdeci">uint8_t memsel</div><div class="ttdoc">ROM Speed Register.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:149</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a85d9e842e61f9c4ef519b42b4b8748be"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">ComSquare::CPU::InternalRegisters::joy2l</a></div><div class="ttdeci">uint8_t joy2l</div><div class="ttdoc">Controller Port Data Registers (Pad 2 - Low)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:178</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a3b742134f8b31c8c4ca9e0e513fab8e3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a3b742134f8b31c8c4ca9e0e513fab8e3">ComSquare::CPU::Registers::flags</a></div><div class="ttdeci">uint8_t flags</div><div class="ttdef"><b>Definition:</b> Registers.hpp:110</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a047027bf478c433e7a6c5f1c33e98a82"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a047027bf478c433e7a6c5f1c33e98a82">ComSquare::CPU::Registers::m</a></div><div class="ttdeci">bool m</div><div class="ttdoc">The accumulator and Memory width flag (in native mode only) - 0 = 16 bits mode, 1 = 8 bits mode.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:104</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a277545ef8503238642198f0386d2faaa"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a277545ef8503238642198f0386d2faaa">ComSquare::CPU::Registers::pcl</a></div><div class="ttdeci">uint8_t pcl</div><div class="ttdef"><b>Definition:</b> Registers.hpp:46</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a45c471c6c5cef4d6a117e223b8a19ed1"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">ComSquare::CPU::InternalRegisters::nmitimen</a></div><div class="ttdeci">uint8_t nmitimen</div><div class="ttdoc">Interrupt Enable Register.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:118</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a9c1e284901d2fc2189fea008dc123f81"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a9c1e284901d2fc2189fea008dc123f81">ComSquare::CPU::Registers::pac</a></div><div class="ttdeci">uint24_t pac</div><div class="ttdoc">The current Program Address Counter (does not exist in a snes but is useful here).</div><div class="ttdef"><b>Definition:</b> Registers.hpp:55</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a79c946893be3148b0c72d9da2c8f3428"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">ComSquare::CPU::InternalRegisters::rdmpyh</a></div><div class="ttdeci">uint8_t rdmpyh</div><div class="ttdoc">Multiplication Result Registers (can sometimes be used as divide result register) - HIGH.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:170</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_af37f63c18abd719f6a7f6b2cd009b9e5"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">ComSquare::CPU::InternalRegisters::joy2h</a></div><div class="ttdeci">uint8_t joy2h</div><div class="ttdoc">Controller Port Data Registers (Pad 2 - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:180</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ab1995426df7b4f4500a2576b121824f6"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ab1995426df7b4f4500a2576b121824f6">ComSquare::CPU::Registers::yl</a></div><div class="ttdeci">uint8_t yl</div><div class="ttdef"><b>Definition:</b> Registers.hpp:82</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a24e773242680bd43e8d6a0fcd2e1ea48"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">ComSquare::CPU::InternalRegisters::vtimeh</a></div><div class="ttdeci">uint8_t vtimeh</div><div class="ttdoc">IRQ Timer Registers (Vertical - High)</div><div class="ttdef"><b>Definition:</b> Registers.hpp:143</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html">ComSquare::CPU::Registers</a></div><div class="ttdoc">Struct containing registers for the main CPU.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:13</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a1274f0dbe8e79cd4794f2cc8175a99c3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a1274f0dbe8e79cd4794f2cc8175a99c3">ComSquare::CPU::Registers::x</a></div><div class="ttdeci">uint16_t x</div><div class="ttdef"><b>Definition:</b> Registers.hpp:75</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a1e072edb3788835babe101a874267d84"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a1e072edb3788835babe101a874267d84">ComSquare::CPU::Registers::dh</a></div><div class="ttdeci">uint8_t dh</div><div class="ttdef"><b>Definition:</b> Registers.hpp:33</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ac756a49aa063214449d0ef9be3db38cc"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ac756a49aa063214449d0ef9be3db38cc">ComSquare::CPU::Registers::y</a></div><div class="ttdeci">uint16_t y</div><div class="ttdef"><b>Definition:</b> Registers.hpp:85</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a7c28866ed95425fd60aa4d8886bb8f9f"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a7c28866ed95425fd60aa4d8886bb8f9f">ComSquare::CPU::Registers::ah</a></div><div class="ttdeci">uint8_t ah</div><div class="ttdef"><b>Definition:</b> Registers.hpp:21</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a127b7752795e4498236f7b01e7498227"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a127b7752795e4498236f7b01e7498227">ComSquare::CPU::Registers::al</a></div><div class="ttdeci">uint8_t al</div><div class="ttdef"><b>Definition:</b> Registers.hpp:20</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a258f0d486b05d1d77f39b3c10f6eaaf5"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">ComSquare::CPU::InternalRegisters::wrmpyb</a></div><div class="ttdeci">uint8_t wrmpyb</div><div class="ttdoc">Multiplicand Register B.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:126</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ac49c0aaf5eb44afe572930b1bfe13c00"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">ComSquare::CPU::InternalRegisters::rdnmi</a></div><div class="ttdeci">uint8_t rdnmi</div><div class="ttdoc">Interrupt Flag Registers.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:152</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_af2f3e7f51a783a517b71639de897fc3c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">ComSquare::CPU::InternalRegisters::hdmaen</a></div><div class="ttdeci">uint8_t hdmaen</div><div class="ttdoc">HDMA Enable Register.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:146</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ad6e42ddbafd6a31ad15df813dee72fa4"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ad6e42ddbafd6a31ad15df813dee72fa4">ComSquare::CPU::Registers::s</a></div><div class="ttdeci">uint16_t s</div><div class="ttdef"><b>Definition:</b> Registers.hpp:65</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a852b6bfc11d125a361db9fd65f8392d6"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a852b6bfc11d125a361db9fd65f8392d6">ComSquare::CPU::Registers::p</a></div><div class="ttdeci">union ComSquare::CPU::Registers::@57 p</div><div class="ttdoc">The Processor status register;.</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_aaa8d450e6d4430317e1251313acd11c3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#aaa8d450e6d4430317e1251313acd11c3">ComSquare::CPU::Registers::a</a></div><div class="ttdeci">uint16_t a</div><div class="ttdef"><b>Definition:</b> Registers.hpp:23</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a718d9c2f67935dad3778b0fc03a22030"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a718d9c2f67935dad3778b0fc03a22030">ComSquare::CPU::Registers::xl</a></div><div class="ttdeci">uint8_t xl</div><div class="ttdef"><b>Definition:</b> Registers.hpp:72</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a0ec804218ae29f8ad4b8019dd78dc38f"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">ComSquare::CPU::InternalRegisters::wrmpya</a></div><div class="ttdeci">uint8_t wrmpya</div><div class="ttdoc">Multiplicand Register A.</div><div class="ttdef"><b>Definition:</b> Registers.hpp:124</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
