<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lmb_bram_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mig_7series_0_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_mig_7series_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_ilmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_dlmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_mig_7series_0_200M_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_rst_mig_7series_0_200M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_timer_0_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_xlconcat_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_microblaze_0_xlconcat_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_525a_pcs_pma_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/bd_525a_pcs_pma_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_axi_ethernet_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_525a_pcs_pma_0_synth_1"/>
		<Parent Id="bd_525a_eth_buf_0_synth_1"/>
		<Parent Id="bd_525a_eth_mac_0_synth_1"/>
		<Parent Id="bd_525a_xlconstant_phyadd_0_synth_1"/>
	</Run>
	<Run Id="bd_525a_eth_buf_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/bd_525a_eth_buf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_525a_eth_mac_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/bd_525a_eth_mac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_525a_xlconstant_phyadd_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/bd_525a_xlconstant_phyadd_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernet_0_dma_0_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_axi_ethernet_0_dma_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_3_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_auto_us_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_2_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_4_synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/design_1_auto_us_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_lmb_bram_1_synth_1"/>
		<Parent Id="design_1_mig_7series_0_1_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_200M_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_dma_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_lmb_bram_1_synth_1"/>
		<Parent Id="design_1_mig_7series_0_1_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_200M_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_xlconcat_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="bd_525a_pcs_pma_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_1_synth_1"/>
		<Parent Id="bd_525a_eth_buf_0_synth_1"/>
		<Parent Id="bd_525a_eth_mac_0_synth_1"/>
		<Parent Id="bd_525a_xlconstant_phyadd_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_axi_ethernet_0_dma_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
	</Run>
</Runs>

