Testbench created for the parameterizzed CPU Verilog code with a clock period of 20ns and 50% duty cycle and randmoized the address and input data
