
STM32F051R8T6_SPI_RFM69_Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004978  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b74  08004b74  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004b74  08004b74  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b74  08004b74  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b74  08004b74  00014b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b78  08004b78  00014b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004b7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000070  08004bec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08004bec  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008aa4  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a17  00000000  00000000  00028b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0002a558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000838  00000000  00000000  0002ae38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012cea  00000000  00000000  0002b670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a14e  00000000  00000000  0003e35a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e60d  00000000  00000000  000484a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b6ab5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023c4  00000000  00000000  000b6b08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004a20 	.word	0x08004a20

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004a20 	.word	0x08004a20

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_d2uiz>:
 8000244:	b570      	push	{r4, r5, r6, lr}
 8000246:	2200      	movs	r2, #0
 8000248:	4b0c      	ldr	r3, [pc, #48]	; (800027c <__aeabi_d2uiz+0x38>)
 800024a:	0004      	movs	r4, r0
 800024c:	000d      	movs	r5, r1
 800024e:	f000 fea5 	bl	8000f9c <__aeabi_dcmpge>
 8000252:	2800      	cmp	r0, #0
 8000254:	d104      	bne.n	8000260 <__aeabi_d2uiz+0x1c>
 8000256:	0020      	movs	r0, r4
 8000258:	0029      	movs	r1, r5
 800025a:	f000 fe0f 	bl	8000e7c <__aeabi_d2iz>
 800025e:	bd70      	pop	{r4, r5, r6, pc}
 8000260:	4b06      	ldr	r3, [pc, #24]	; (800027c <__aeabi_d2uiz+0x38>)
 8000262:	2200      	movs	r2, #0
 8000264:	0020      	movs	r0, r4
 8000266:	0029      	movs	r1, r5
 8000268:	f000 fa76 	bl	8000758 <__aeabi_dsub>
 800026c:	f000 fe06 	bl	8000e7c <__aeabi_d2iz>
 8000270:	2380      	movs	r3, #128	; 0x80
 8000272:	061b      	lsls	r3, r3, #24
 8000274:	469c      	mov	ip, r3
 8000276:	4460      	add	r0, ip
 8000278:	e7f1      	b.n	800025e <__aeabi_d2uiz+0x1a>
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	41e00000 	.word	0x41e00000

08000280 <__aeabi_dmul>:
 8000280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000282:	4657      	mov	r7, sl
 8000284:	464e      	mov	r6, r9
 8000286:	4645      	mov	r5, r8
 8000288:	46de      	mov	lr, fp
 800028a:	b5e0      	push	{r5, r6, r7, lr}
 800028c:	4698      	mov	r8, r3
 800028e:	030c      	lsls	r4, r1, #12
 8000290:	004b      	lsls	r3, r1, #1
 8000292:	0006      	movs	r6, r0
 8000294:	4692      	mov	sl, r2
 8000296:	b087      	sub	sp, #28
 8000298:	0b24      	lsrs	r4, r4, #12
 800029a:	0d5b      	lsrs	r3, r3, #21
 800029c:	0fcf      	lsrs	r7, r1, #31
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d06c      	beq.n	800037c <__aeabi_dmul+0xfc>
 80002a2:	4add      	ldr	r2, [pc, #884]	; (8000618 <__aeabi_dmul+0x398>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d100      	bne.n	80002aa <__aeabi_dmul+0x2a>
 80002a8:	e086      	b.n	80003b8 <__aeabi_dmul+0x138>
 80002aa:	0f42      	lsrs	r2, r0, #29
 80002ac:	00e4      	lsls	r4, r4, #3
 80002ae:	4314      	orrs	r4, r2
 80002b0:	2280      	movs	r2, #128	; 0x80
 80002b2:	0412      	lsls	r2, r2, #16
 80002b4:	4314      	orrs	r4, r2
 80002b6:	4ad9      	ldr	r2, [pc, #868]	; (800061c <__aeabi_dmul+0x39c>)
 80002b8:	00c5      	lsls	r5, r0, #3
 80002ba:	4694      	mov	ip, r2
 80002bc:	4463      	add	r3, ip
 80002be:	9300      	str	r3, [sp, #0]
 80002c0:	2300      	movs	r3, #0
 80002c2:	4699      	mov	r9, r3
 80002c4:	469b      	mov	fp, r3
 80002c6:	4643      	mov	r3, r8
 80002c8:	4642      	mov	r2, r8
 80002ca:	031e      	lsls	r6, r3, #12
 80002cc:	0fd2      	lsrs	r2, r2, #31
 80002ce:	005b      	lsls	r3, r3, #1
 80002d0:	4650      	mov	r0, sl
 80002d2:	4690      	mov	r8, r2
 80002d4:	0b36      	lsrs	r6, r6, #12
 80002d6:	0d5b      	lsrs	r3, r3, #21
 80002d8:	d100      	bne.n	80002dc <__aeabi_dmul+0x5c>
 80002da:	e078      	b.n	80003ce <__aeabi_dmul+0x14e>
 80002dc:	4ace      	ldr	r2, [pc, #824]	; (8000618 <__aeabi_dmul+0x398>)
 80002de:	4293      	cmp	r3, r2
 80002e0:	d01d      	beq.n	800031e <__aeabi_dmul+0x9e>
 80002e2:	49ce      	ldr	r1, [pc, #824]	; (800061c <__aeabi_dmul+0x39c>)
 80002e4:	0f42      	lsrs	r2, r0, #29
 80002e6:	468c      	mov	ip, r1
 80002e8:	9900      	ldr	r1, [sp, #0]
 80002ea:	4463      	add	r3, ip
 80002ec:	00f6      	lsls	r6, r6, #3
 80002ee:	468c      	mov	ip, r1
 80002f0:	4316      	orrs	r6, r2
 80002f2:	2280      	movs	r2, #128	; 0x80
 80002f4:	449c      	add	ip, r3
 80002f6:	0412      	lsls	r2, r2, #16
 80002f8:	4663      	mov	r3, ip
 80002fa:	4316      	orrs	r6, r2
 80002fc:	00c2      	lsls	r2, r0, #3
 80002fe:	2000      	movs	r0, #0
 8000300:	9300      	str	r3, [sp, #0]
 8000302:	9900      	ldr	r1, [sp, #0]
 8000304:	4643      	mov	r3, r8
 8000306:	3101      	adds	r1, #1
 8000308:	468c      	mov	ip, r1
 800030a:	4649      	mov	r1, r9
 800030c:	407b      	eors	r3, r7
 800030e:	9301      	str	r3, [sp, #4]
 8000310:	290f      	cmp	r1, #15
 8000312:	d900      	bls.n	8000316 <__aeabi_dmul+0x96>
 8000314:	e07e      	b.n	8000414 <__aeabi_dmul+0x194>
 8000316:	4bc2      	ldr	r3, [pc, #776]	; (8000620 <__aeabi_dmul+0x3a0>)
 8000318:	0089      	lsls	r1, r1, #2
 800031a:	5859      	ldr	r1, [r3, r1]
 800031c:	468f      	mov	pc, r1
 800031e:	4652      	mov	r2, sl
 8000320:	9b00      	ldr	r3, [sp, #0]
 8000322:	4332      	orrs	r2, r6
 8000324:	d000      	beq.n	8000328 <__aeabi_dmul+0xa8>
 8000326:	e156      	b.n	80005d6 <__aeabi_dmul+0x356>
 8000328:	49bb      	ldr	r1, [pc, #748]	; (8000618 <__aeabi_dmul+0x398>)
 800032a:	2600      	movs	r6, #0
 800032c:	468c      	mov	ip, r1
 800032e:	4463      	add	r3, ip
 8000330:	4649      	mov	r1, r9
 8000332:	9300      	str	r3, [sp, #0]
 8000334:	2302      	movs	r3, #2
 8000336:	4319      	orrs	r1, r3
 8000338:	4689      	mov	r9, r1
 800033a:	2002      	movs	r0, #2
 800033c:	e7e1      	b.n	8000302 <__aeabi_dmul+0x82>
 800033e:	4643      	mov	r3, r8
 8000340:	9301      	str	r3, [sp, #4]
 8000342:	0034      	movs	r4, r6
 8000344:	0015      	movs	r5, r2
 8000346:	4683      	mov	fp, r0
 8000348:	465b      	mov	r3, fp
 800034a:	2b02      	cmp	r3, #2
 800034c:	d05e      	beq.n	800040c <__aeabi_dmul+0x18c>
 800034e:	2b03      	cmp	r3, #3
 8000350:	d100      	bne.n	8000354 <__aeabi_dmul+0xd4>
 8000352:	e1f3      	b.n	800073c <__aeabi_dmul+0x4bc>
 8000354:	2b01      	cmp	r3, #1
 8000356:	d000      	beq.n	800035a <__aeabi_dmul+0xda>
 8000358:	e118      	b.n	800058c <__aeabi_dmul+0x30c>
 800035a:	2200      	movs	r2, #0
 800035c:	2400      	movs	r4, #0
 800035e:	2500      	movs	r5, #0
 8000360:	9b01      	ldr	r3, [sp, #4]
 8000362:	0512      	lsls	r2, r2, #20
 8000364:	4322      	orrs	r2, r4
 8000366:	07db      	lsls	r3, r3, #31
 8000368:	431a      	orrs	r2, r3
 800036a:	0028      	movs	r0, r5
 800036c:	0011      	movs	r1, r2
 800036e:	b007      	add	sp, #28
 8000370:	bcf0      	pop	{r4, r5, r6, r7}
 8000372:	46bb      	mov	fp, r7
 8000374:	46b2      	mov	sl, r6
 8000376:	46a9      	mov	r9, r5
 8000378:	46a0      	mov	r8, r4
 800037a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800037c:	0025      	movs	r5, r4
 800037e:	4305      	orrs	r5, r0
 8000380:	d100      	bne.n	8000384 <__aeabi_dmul+0x104>
 8000382:	e141      	b.n	8000608 <__aeabi_dmul+0x388>
 8000384:	2c00      	cmp	r4, #0
 8000386:	d100      	bne.n	800038a <__aeabi_dmul+0x10a>
 8000388:	e1ad      	b.n	80006e6 <__aeabi_dmul+0x466>
 800038a:	0020      	movs	r0, r4
 800038c:	f000 fe10 	bl	8000fb0 <__clzsi2>
 8000390:	0001      	movs	r1, r0
 8000392:	0002      	movs	r2, r0
 8000394:	390b      	subs	r1, #11
 8000396:	231d      	movs	r3, #29
 8000398:	0010      	movs	r0, r2
 800039a:	1a5b      	subs	r3, r3, r1
 800039c:	0031      	movs	r1, r6
 800039e:	0035      	movs	r5, r6
 80003a0:	3808      	subs	r0, #8
 80003a2:	4084      	lsls	r4, r0
 80003a4:	40d9      	lsrs	r1, r3
 80003a6:	4085      	lsls	r5, r0
 80003a8:	430c      	orrs	r4, r1
 80003aa:	489e      	ldr	r0, [pc, #632]	; (8000624 <__aeabi_dmul+0x3a4>)
 80003ac:	1a83      	subs	r3, r0, r2
 80003ae:	9300      	str	r3, [sp, #0]
 80003b0:	2300      	movs	r3, #0
 80003b2:	4699      	mov	r9, r3
 80003b4:	469b      	mov	fp, r3
 80003b6:	e786      	b.n	80002c6 <__aeabi_dmul+0x46>
 80003b8:	0005      	movs	r5, r0
 80003ba:	4325      	orrs	r5, r4
 80003bc:	d000      	beq.n	80003c0 <__aeabi_dmul+0x140>
 80003be:	e11c      	b.n	80005fa <__aeabi_dmul+0x37a>
 80003c0:	2208      	movs	r2, #8
 80003c2:	9300      	str	r3, [sp, #0]
 80003c4:	2302      	movs	r3, #2
 80003c6:	2400      	movs	r4, #0
 80003c8:	4691      	mov	r9, r2
 80003ca:	469b      	mov	fp, r3
 80003cc:	e77b      	b.n	80002c6 <__aeabi_dmul+0x46>
 80003ce:	4652      	mov	r2, sl
 80003d0:	4332      	orrs	r2, r6
 80003d2:	d100      	bne.n	80003d6 <__aeabi_dmul+0x156>
 80003d4:	e10a      	b.n	80005ec <__aeabi_dmul+0x36c>
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d100      	bne.n	80003dc <__aeabi_dmul+0x15c>
 80003da:	e176      	b.n	80006ca <__aeabi_dmul+0x44a>
 80003dc:	0030      	movs	r0, r6
 80003de:	f000 fde7 	bl	8000fb0 <__clzsi2>
 80003e2:	0002      	movs	r2, r0
 80003e4:	3a0b      	subs	r2, #11
 80003e6:	231d      	movs	r3, #29
 80003e8:	0001      	movs	r1, r0
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	4652      	mov	r2, sl
 80003ee:	3908      	subs	r1, #8
 80003f0:	40da      	lsrs	r2, r3
 80003f2:	408e      	lsls	r6, r1
 80003f4:	4316      	orrs	r6, r2
 80003f6:	4652      	mov	r2, sl
 80003f8:	408a      	lsls	r2, r1
 80003fa:	9b00      	ldr	r3, [sp, #0]
 80003fc:	4989      	ldr	r1, [pc, #548]	; (8000624 <__aeabi_dmul+0x3a4>)
 80003fe:	1a18      	subs	r0, r3, r0
 8000400:	0003      	movs	r3, r0
 8000402:	468c      	mov	ip, r1
 8000404:	4463      	add	r3, ip
 8000406:	2000      	movs	r0, #0
 8000408:	9300      	str	r3, [sp, #0]
 800040a:	e77a      	b.n	8000302 <__aeabi_dmul+0x82>
 800040c:	2400      	movs	r4, #0
 800040e:	2500      	movs	r5, #0
 8000410:	4a81      	ldr	r2, [pc, #516]	; (8000618 <__aeabi_dmul+0x398>)
 8000412:	e7a5      	b.n	8000360 <__aeabi_dmul+0xe0>
 8000414:	0c2f      	lsrs	r7, r5, #16
 8000416:	042d      	lsls	r5, r5, #16
 8000418:	0c2d      	lsrs	r5, r5, #16
 800041a:	002b      	movs	r3, r5
 800041c:	0c11      	lsrs	r1, r2, #16
 800041e:	0412      	lsls	r2, r2, #16
 8000420:	0c12      	lsrs	r2, r2, #16
 8000422:	4353      	muls	r3, r2
 8000424:	4698      	mov	r8, r3
 8000426:	0013      	movs	r3, r2
 8000428:	0028      	movs	r0, r5
 800042a:	437b      	muls	r3, r7
 800042c:	4699      	mov	r9, r3
 800042e:	4348      	muls	r0, r1
 8000430:	4448      	add	r0, r9
 8000432:	4683      	mov	fp, r0
 8000434:	4640      	mov	r0, r8
 8000436:	000b      	movs	r3, r1
 8000438:	0c00      	lsrs	r0, r0, #16
 800043a:	4682      	mov	sl, r0
 800043c:	4658      	mov	r0, fp
 800043e:	437b      	muls	r3, r7
 8000440:	4450      	add	r0, sl
 8000442:	9302      	str	r3, [sp, #8]
 8000444:	4581      	cmp	r9, r0
 8000446:	d906      	bls.n	8000456 <__aeabi_dmul+0x1d6>
 8000448:	469a      	mov	sl, r3
 800044a:	2380      	movs	r3, #128	; 0x80
 800044c:	025b      	lsls	r3, r3, #9
 800044e:	4699      	mov	r9, r3
 8000450:	44ca      	add	sl, r9
 8000452:	4653      	mov	r3, sl
 8000454:	9302      	str	r3, [sp, #8]
 8000456:	0c03      	lsrs	r3, r0, #16
 8000458:	469b      	mov	fp, r3
 800045a:	4643      	mov	r3, r8
 800045c:	041b      	lsls	r3, r3, #16
 800045e:	0400      	lsls	r0, r0, #16
 8000460:	0c1b      	lsrs	r3, r3, #16
 8000462:	4698      	mov	r8, r3
 8000464:	0003      	movs	r3, r0
 8000466:	4443      	add	r3, r8
 8000468:	9304      	str	r3, [sp, #16]
 800046a:	0c33      	lsrs	r3, r6, #16
 800046c:	4699      	mov	r9, r3
 800046e:	002b      	movs	r3, r5
 8000470:	0436      	lsls	r6, r6, #16
 8000472:	0c36      	lsrs	r6, r6, #16
 8000474:	4373      	muls	r3, r6
 8000476:	4698      	mov	r8, r3
 8000478:	0033      	movs	r3, r6
 800047a:	437b      	muls	r3, r7
 800047c:	469a      	mov	sl, r3
 800047e:	464b      	mov	r3, r9
 8000480:	435d      	muls	r5, r3
 8000482:	435f      	muls	r7, r3
 8000484:	4643      	mov	r3, r8
 8000486:	4455      	add	r5, sl
 8000488:	0c18      	lsrs	r0, r3, #16
 800048a:	1940      	adds	r0, r0, r5
 800048c:	4582      	cmp	sl, r0
 800048e:	d903      	bls.n	8000498 <__aeabi_dmul+0x218>
 8000490:	2380      	movs	r3, #128	; 0x80
 8000492:	025b      	lsls	r3, r3, #9
 8000494:	469a      	mov	sl, r3
 8000496:	4457      	add	r7, sl
 8000498:	0c05      	lsrs	r5, r0, #16
 800049a:	19eb      	adds	r3, r5, r7
 800049c:	9305      	str	r3, [sp, #20]
 800049e:	4643      	mov	r3, r8
 80004a0:	041d      	lsls	r5, r3, #16
 80004a2:	0c2d      	lsrs	r5, r5, #16
 80004a4:	0400      	lsls	r0, r0, #16
 80004a6:	1940      	adds	r0, r0, r5
 80004a8:	0c25      	lsrs	r5, r4, #16
 80004aa:	0424      	lsls	r4, r4, #16
 80004ac:	0c24      	lsrs	r4, r4, #16
 80004ae:	0027      	movs	r7, r4
 80004b0:	4357      	muls	r7, r2
 80004b2:	436a      	muls	r2, r5
 80004b4:	4690      	mov	r8, r2
 80004b6:	002a      	movs	r2, r5
 80004b8:	0c3b      	lsrs	r3, r7, #16
 80004ba:	469a      	mov	sl, r3
 80004bc:	434a      	muls	r2, r1
 80004be:	4361      	muls	r1, r4
 80004c0:	4441      	add	r1, r8
 80004c2:	4451      	add	r1, sl
 80004c4:	4483      	add	fp, r0
 80004c6:	4588      	cmp	r8, r1
 80004c8:	d903      	bls.n	80004d2 <__aeabi_dmul+0x252>
 80004ca:	2380      	movs	r3, #128	; 0x80
 80004cc:	025b      	lsls	r3, r3, #9
 80004ce:	4698      	mov	r8, r3
 80004d0:	4442      	add	r2, r8
 80004d2:	043f      	lsls	r7, r7, #16
 80004d4:	0c0b      	lsrs	r3, r1, #16
 80004d6:	0c3f      	lsrs	r7, r7, #16
 80004d8:	0409      	lsls	r1, r1, #16
 80004da:	19c9      	adds	r1, r1, r7
 80004dc:	0027      	movs	r7, r4
 80004de:	4698      	mov	r8, r3
 80004e0:	464b      	mov	r3, r9
 80004e2:	4377      	muls	r7, r6
 80004e4:	435c      	muls	r4, r3
 80004e6:	436e      	muls	r6, r5
 80004e8:	435d      	muls	r5, r3
 80004ea:	0c3b      	lsrs	r3, r7, #16
 80004ec:	4699      	mov	r9, r3
 80004ee:	19a4      	adds	r4, r4, r6
 80004f0:	444c      	add	r4, r9
 80004f2:	4442      	add	r2, r8
 80004f4:	9503      	str	r5, [sp, #12]
 80004f6:	42a6      	cmp	r6, r4
 80004f8:	d904      	bls.n	8000504 <__aeabi_dmul+0x284>
 80004fa:	2380      	movs	r3, #128	; 0x80
 80004fc:	025b      	lsls	r3, r3, #9
 80004fe:	4698      	mov	r8, r3
 8000500:	4445      	add	r5, r8
 8000502:	9503      	str	r5, [sp, #12]
 8000504:	9b02      	ldr	r3, [sp, #8]
 8000506:	043f      	lsls	r7, r7, #16
 8000508:	445b      	add	r3, fp
 800050a:	001e      	movs	r6, r3
 800050c:	4283      	cmp	r3, r0
 800050e:	4180      	sbcs	r0, r0
 8000510:	0423      	lsls	r3, r4, #16
 8000512:	4698      	mov	r8, r3
 8000514:	9b05      	ldr	r3, [sp, #20]
 8000516:	0c3f      	lsrs	r7, r7, #16
 8000518:	4447      	add	r7, r8
 800051a:	4698      	mov	r8, r3
 800051c:	1876      	adds	r6, r6, r1
 800051e:	428e      	cmp	r6, r1
 8000520:	4189      	sbcs	r1, r1
 8000522:	4447      	add	r7, r8
 8000524:	4240      	negs	r0, r0
 8000526:	183d      	adds	r5, r7, r0
 8000528:	46a8      	mov	r8, r5
 800052a:	4693      	mov	fp, r2
 800052c:	4249      	negs	r1, r1
 800052e:	468a      	mov	sl, r1
 8000530:	44c3      	add	fp, r8
 8000532:	429f      	cmp	r7, r3
 8000534:	41bf      	sbcs	r7, r7
 8000536:	4580      	cmp	r8, r0
 8000538:	4180      	sbcs	r0, r0
 800053a:	9b03      	ldr	r3, [sp, #12]
 800053c:	44da      	add	sl, fp
 800053e:	4698      	mov	r8, r3
 8000540:	4653      	mov	r3, sl
 8000542:	4240      	negs	r0, r0
 8000544:	427f      	negs	r7, r7
 8000546:	4307      	orrs	r7, r0
 8000548:	0c24      	lsrs	r4, r4, #16
 800054a:	4593      	cmp	fp, r2
 800054c:	4192      	sbcs	r2, r2
 800054e:	458a      	cmp	sl, r1
 8000550:	4189      	sbcs	r1, r1
 8000552:	193f      	adds	r7, r7, r4
 8000554:	0ddc      	lsrs	r4, r3, #23
 8000556:	9b04      	ldr	r3, [sp, #16]
 8000558:	0275      	lsls	r5, r6, #9
 800055a:	431d      	orrs	r5, r3
 800055c:	1e68      	subs	r0, r5, #1
 800055e:	4185      	sbcs	r5, r0
 8000560:	4653      	mov	r3, sl
 8000562:	4252      	negs	r2, r2
 8000564:	4249      	negs	r1, r1
 8000566:	430a      	orrs	r2, r1
 8000568:	18bf      	adds	r7, r7, r2
 800056a:	4447      	add	r7, r8
 800056c:	0df6      	lsrs	r6, r6, #23
 800056e:	027f      	lsls	r7, r7, #9
 8000570:	4335      	orrs	r5, r6
 8000572:	025a      	lsls	r2, r3, #9
 8000574:	433c      	orrs	r4, r7
 8000576:	4315      	orrs	r5, r2
 8000578:	01fb      	lsls	r3, r7, #7
 800057a:	d400      	bmi.n	800057e <__aeabi_dmul+0x2fe>
 800057c:	e0c1      	b.n	8000702 <__aeabi_dmul+0x482>
 800057e:	2101      	movs	r1, #1
 8000580:	086a      	lsrs	r2, r5, #1
 8000582:	400d      	ands	r5, r1
 8000584:	4315      	orrs	r5, r2
 8000586:	07e2      	lsls	r2, r4, #31
 8000588:	4315      	orrs	r5, r2
 800058a:	0864      	lsrs	r4, r4, #1
 800058c:	4926      	ldr	r1, [pc, #152]	; (8000628 <__aeabi_dmul+0x3a8>)
 800058e:	4461      	add	r1, ip
 8000590:	2900      	cmp	r1, #0
 8000592:	dd56      	ble.n	8000642 <__aeabi_dmul+0x3c2>
 8000594:	076b      	lsls	r3, r5, #29
 8000596:	d009      	beq.n	80005ac <__aeabi_dmul+0x32c>
 8000598:	220f      	movs	r2, #15
 800059a:	402a      	ands	r2, r5
 800059c:	2a04      	cmp	r2, #4
 800059e:	d005      	beq.n	80005ac <__aeabi_dmul+0x32c>
 80005a0:	1d2a      	adds	r2, r5, #4
 80005a2:	42aa      	cmp	r2, r5
 80005a4:	41ad      	sbcs	r5, r5
 80005a6:	426d      	negs	r5, r5
 80005a8:	1964      	adds	r4, r4, r5
 80005aa:	0015      	movs	r5, r2
 80005ac:	01e3      	lsls	r3, r4, #7
 80005ae:	d504      	bpl.n	80005ba <__aeabi_dmul+0x33a>
 80005b0:	2180      	movs	r1, #128	; 0x80
 80005b2:	4a1e      	ldr	r2, [pc, #120]	; (800062c <__aeabi_dmul+0x3ac>)
 80005b4:	00c9      	lsls	r1, r1, #3
 80005b6:	4014      	ands	r4, r2
 80005b8:	4461      	add	r1, ip
 80005ba:	4a1d      	ldr	r2, [pc, #116]	; (8000630 <__aeabi_dmul+0x3b0>)
 80005bc:	4291      	cmp	r1, r2
 80005be:	dd00      	ble.n	80005c2 <__aeabi_dmul+0x342>
 80005c0:	e724      	b.n	800040c <__aeabi_dmul+0x18c>
 80005c2:	0762      	lsls	r2, r4, #29
 80005c4:	08ed      	lsrs	r5, r5, #3
 80005c6:	0264      	lsls	r4, r4, #9
 80005c8:	0549      	lsls	r1, r1, #21
 80005ca:	4315      	orrs	r5, r2
 80005cc:	0b24      	lsrs	r4, r4, #12
 80005ce:	0d4a      	lsrs	r2, r1, #21
 80005d0:	e6c6      	b.n	8000360 <__aeabi_dmul+0xe0>
 80005d2:	9701      	str	r7, [sp, #4]
 80005d4:	e6b8      	b.n	8000348 <__aeabi_dmul+0xc8>
 80005d6:	4a10      	ldr	r2, [pc, #64]	; (8000618 <__aeabi_dmul+0x398>)
 80005d8:	2003      	movs	r0, #3
 80005da:	4694      	mov	ip, r2
 80005dc:	4463      	add	r3, ip
 80005de:	464a      	mov	r2, r9
 80005e0:	9300      	str	r3, [sp, #0]
 80005e2:	2303      	movs	r3, #3
 80005e4:	431a      	orrs	r2, r3
 80005e6:	4691      	mov	r9, r2
 80005e8:	4652      	mov	r2, sl
 80005ea:	e68a      	b.n	8000302 <__aeabi_dmul+0x82>
 80005ec:	4649      	mov	r1, r9
 80005ee:	2301      	movs	r3, #1
 80005f0:	4319      	orrs	r1, r3
 80005f2:	4689      	mov	r9, r1
 80005f4:	2600      	movs	r6, #0
 80005f6:	2001      	movs	r0, #1
 80005f8:	e683      	b.n	8000302 <__aeabi_dmul+0x82>
 80005fa:	220c      	movs	r2, #12
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	2303      	movs	r3, #3
 8000600:	0005      	movs	r5, r0
 8000602:	4691      	mov	r9, r2
 8000604:	469b      	mov	fp, r3
 8000606:	e65e      	b.n	80002c6 <__aeabi_dmul+0x46>
 8000608:	2304      	movs	r3, #4
 800060a:	4699      	mov	r9, r3
 800060c:	2300      	movs	r3, #0
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	3301      	adds	r3, #1
 8000612:	2400      	movs	r4, #0
 8000614:	469b      	mov	fp, r3
 8000616:	e656      	b.n	80002c6 <__aeabi_dmul+0x46>
 8000618:	000007ff 	.word	0x000007ff
 800061c:	fffffc01 	.word	0xfffffc01
 8000620:	08004ad4 	.word	0x08004ad4
 8000624:	fffffc0d 	.word	0xfffffc0d
 8000628:	000003ff 	.word	0x000003ff
 800062c:	feffffff 	.word	0xfeffffff
 8000630:	000007fe 	.word	0x000007fe
 8000634:	2300      	movs	r3, #0
 8000636:	2480      	movs	r4, #128	; 0x80
 8000638:	2500      	movs	r5, #0
 800063a:	4a44      	ldr	r2, [pc, #272]	; (800074c <__aeabi_dmul+0x4cc>)
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	0324      	lsls	r4, r4, #12
 8000640:	e68e      	b.n	8000360 <__aeabi_dmul+0xe0>
 8000642:	2001      	movs	r0, #1
 8000644:	1a40      	subs	r0, r0, r1
 8000646:	2838      	cmp	r0, #56	; 0x38
 8000648:	dd00      	ble.n	800064c <__aeabi_dmul+0x3cc>
 800064a:	e686      	b.n	800035a <__aeabi_dmul+0xda>
 800064c:	281f      	cmp	r0, #31
 800064e:	dd5b      	ble.n	8000708 <__aeabi_dmul+0x488>
 8000650:	221f      	movs	r2, #31
 8000652:	0023      	movs	r3, r4
 8000654:	4252      	negs	r2, r2
 8000656:	1a51      	subs	r1, r2, r1
 8000658:	40cb      	lsrs	r3, r1
 800065a:	0019      	movs	r1, r3
 800065c:	2820      	cmp	r0, #32
 800065e:	d003      	beq.n	8000668 <__aeabi_dmul+0x3e8>
 8000660:	4a3b      	ldr	r2, [pc, #236]	; (8000750 <__aeabi_dmul+0x4d0>)
 8000662:	4462      	add	r2, ip
 8000664:	4094      	lsls	r4, r2
 8000666:	4325      	orrs	r5, r4
 8000668:	1e6a      	subs	r2, r5, #1
 800066a:	4195      	sbcs	r5, r2
 800066c:	002a      	movs	r2, r5
 800066e:	430a      	orrs	r2, r1
 8000670:	2107      	movs	r1, #7
 8000672:	000d      	movs	r5, r1
 8000674:	2400      	movs	r4, #0
 8000676:	4015      	ands	r5, r2
 8000678:	4211      	tst	r1, r2
 800067a:	d05b      	beq.n	8000734 <__aeabi_dmul+0x4b4>
 800067c:	210f      	movs	r1, #15
 800067e:	2400      	movs	r4, #0
 8000680:	4011      	ands	r1, r2
 8000682:	2904      	cmp	r1, #4
 8000684:	d053      	beq.n	800072e <__aeabi_dmul+0x4ae>
 8000686:	1d11      	adds	r1, r2, #4
 8000688:	4291      	cmp	r1, r2
 800068a:	4192      	sbcs	r2, r2
 800068c:	4252      	negs	r2, r2
 800068e:	18a4      	adds	r4, r4, r2
 8000690:	000a      	movs	r2, r1
 8000692:	0223      	lsls	r3, r4, #8
 8000694:	d54b      	bpl.n	800072e <__aeabi_dmul+0x4ae>
 8000696:	2201      	movs	r2, #1
 8000698:	2400      	movs	r4, #0
 800069a:	2500      	movs	r5, #0
 800069c:	e660      	b.n	8000360 <__aeabi_dmul+0xe0>
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	031b      	lsls	r3, r3, #12
 80006a2:	421c      	tst	r4, r3
 80006a4:	d009      	beq.n	80006ba <__aeabi_dmul+0x43a>
 80006a6:	421e      	tst	r6, r3
 80006a8:	d107      	bne.n	80006ba <__aeabi_dmul+0x43a>
 80006aa:	4333      	orrs	r3, r6
 80006ac:	031c      	lsls	r4, r3, #12
 80006ae:	4643      	mov	r3, r8
 80006b0:	0015      	movs	r5, r2
 80006b2:	0b24      	lsrs	r4, r4, #12
 80006b4:	4a25      	ldr	r2, [pc, #148]	; (800074c <__aeabi_dmul+0x4cc>)
 80006b6:	9301      	str	r3, [sp, #4]
 80006b8:	e652      	b.n	8000360 <__aeabi_dmul+0xe0>
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	0312      	lsls	r2, r2, #12
 80006be:	4314      	orrs	r4, r2
 80006c0:	0324      	lsls	r4, r4, #12
 80006c2:	4a22      	ldr	r2, [pc, #136]	; (800074c <__aeabi_dmul+0x4cc>)
 80006c4:	0b24      	lsrs	r4, r4, #12
 80006c6:	9701      	str	r7, [sp, #4]
 80006c8:	e64a      	b.n	8000360 <__aeabi_dmul+0xe0>
 80006ca:	f000 fc71 	bl	8000fb0 <__clzsi2>
 80006ce:	0003      	movs	r3, r0
 80006d0:	001a      	movs	r2, r3
 80006d2:	3215      	adds	r2, #21
 80006d4:	3020      	adds	r0, #32
 80006d6:	2a1c      	cmp	r2, #28
 80006d8:	dc00      	bgt.n	80006dc <__aeabi_dmul+0x45c>
 80006da:	e684      	b.n	80003e6 <__aeabi_dmul+0x166>
 80006dc:	4656      	mov	r6, sl
 80006de:	3b08      	subs	r3, #8
 80006e0:	2200      	movs	r2, #0
 80006e2:	409e      	lsls	r6, r3
 80006e4:	e689      	b.n	80003fa <__aeabi_dmul+0x17a>
 80006e6:	f000 fc63 	bl	8000fb0 <__clzsi2>
 80006ea:	0001      	movs	r1, r0
 80006ec:	0002      	movs	r2, r0
 80006ee:	3115      	adds	r1, #21
 80006f0:	3220      	adds	r2, #32
 80006f2:	291c      	cmp	r1, #28
 80006f4:	dc00      	bgt.n	80006f8 <__aeabi_dmul+0x478>
 80006f6:	e64e      	b.n	8000396 <__aeabi_dmul+0x116>
 80006f8:	0034      	movs	r4, r6
 80006fa:	3808      	subs	r0, #8
 80006fc:	2500      	movs	r5, #0
 80006fe:	4084      	lsls	r4, r0
 8000700:	e653      	b.n	80003aa <__aeabi_dmul+0x12a>
 8000702:	9b00      	ldr	r3, [sp, #0]
 8000704:	469c      	mov	ip, r3
 8000706:	e741      	b.n	800058c <__aeabi_dmul+0x30c>
 8000708:	4912      	ldr	r1, [pc, #72]	; (8000754 <__aeabi_dmul+0x4d4>)
 800070a:	0022      	movs	r2, r4
 800070c:	4461      	add	r1, ip
 800070e:	002e      	movs	r6, r5
 8000710:	408d      	lsls	r5, r1
 8000712:	408a      	lsls	r2, r1
 8000714:	40c6      	lsrs	r6, r0
 8000716:	1e69      	subs	r1, r5, #1
 8000718:	418d      	sbcs	r5, r1
 800071a:	4332      	orrs	r2, r6
 800071c:	432a      	orrs	r2, r5
 800071e:	40c4      	lsrs	r4, r0
 8000720:	0753      	lsls	r3, r2, #29
 8000722:	d0b6      	beq.n	8000692 <__aeabi_dmul+0x412>
 8000724:	210f      	movs	r1, #15
 8000726:	4011      	ands	r1, r2
 8000728:	2904      	cmp	r1, #4
 800072a:	d1ac      	bne.n	8000686 <__aeabi_dmul+0x406>
 800072c:	e7b1      	b.n	8000692 <__aeabi_dmul+0x412>
 800072e:	0765      	lsls	r5, r4, #29
 8000730:	0264      	lsls	r4, r4, #9
 8000732:	0b24      	lsrs	r4, r4, #12
 8000734:	08d2      	lsrs	r2, r2, #3
 8000736:	4315      	orrs	r5, r2
 8000738:	2200      	movs	r2, #0
 800073a:	e611      	b.n	8000360 <__aeabi_dmul+0xe0>
 800073c:	2280      	movs	r2, #128	; 0x80
 800073e:	0312      	lsls	r2, r2, #12
 8000740:	4314      	orrs	r4, r2
 8000742:	0324      	lsls	r4, r4, #12
 8000744:	4a01      	ldr	r2, [pc, #4]	; (800074c <__aeabi_dmul+0x4cc>)
 8000746:	0b24      	lsrs	r4, r4, #12
 8000748:	e60a      	b.n	8000360 <__aeabi_dmul+0xe0>
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	000007ff 	.word	0x000007ff
 8000750:	0000043e 	.word	0x0000043e
 8000754:	0000041e 	.word	0x0000041e

08000758 <__aeabi_dsub>:
 8000758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075a:	4657      	mov	r7, sl
 800075c:	464e      	mov	r6, r9
 800075e:	4645      	mov	r5, r8
 8000760:	46de      	mov	lr, fp
 8000762:	0004      	movs	r4, r0
 8000764:	b5e0      	push	{r5, r6, r7, lr}
 8000766:	001f      	movs	r7, r3
 8000768:	0010      	movs	r0, r2
 800076a:	030b      	lsls	r3, r1, #12
 800076c:	0f62      	lsrs	r2, r4, #29
 800076e:	004e      	lsls	r6, r1, #1
 8000770:	0fcd      	lsrs	r5, r1, #31
 8000772:	0a5b      	lsrs	r3, r3, #9
 8000774:	0339      	lsls	r1, r7, #12
 8000776:	4313      	orrs	r3, r2
 8000778:	0a49      	lsrs	r1, r1, #9
 800077a:	00e2      	lsls	r2, r4, #3
 800077c:	0f44      	lsrs	r4, r0, #29
 800077e:	4321      	orrs	r1, r4
 8000780:	4cc2      	ldr	r4, [pc, #776]	; (8000a8c <__aeabi_dsub+0x334>)
 8000782:	4691      	mov	r9, r2
 8000784:	4692      	mov	sl, r2
 8000786:	00c0      	lsls	r0, r0, #3
 8000788:	007a      	lsls	r2, r7, #1
 800078a:	4680      	mov	r8, r0
 800078c:	0d76      	lsrs	r6, r6, #21
 800078e:	0d52      	lsrs	r2, r2, #21
 8000790:	0fff      	lsrs	r7, r7, #31
 8000792:	42a2      	cmp	r2, r4
 8000794:	d100      	bne.n	8000798 <__aeabi_dsub+0x40>
 8000796:	e0b4      	b.n	8000902 <__aeabi_dsub+0x1aa>
 8000798:	2401      	movs	r4, #1
 800079a:	4067      	eors	r7, r4
 800079c:	46bb      	mov	fp, r7
 800079e:	42bd      	cmp	r5, r7
 80007a0:	d100      	bne.n	80007a4 <__aeabi_dsub+0x4c>
 80007a2:	e088      	b.n	80008b6 <__aeabi_dsub+0x15e>
 80007a4:	1ab4      	subs	r4, r6, r2
 80007a6:	46a4      	mov	ip, r4
 80007a8:	2c00      	cmp	r4, #0
 80007aa:	dc00      	bgt.n	80007ae <__aeabi_dsub+0x56>
 80007ac:	e0b2      	b.n	8000914 <__aeabi_dsub+0x1bc>
 80007ae:	2a00      	cmp	r2, #0
 80007b0:	d100      	bne.n	80007b4 <__aeabi_dsub+0x5c>
 80007b2:	e0c5      	b.n	8000940 <__aeabi_dsub+0x1e8>
 80007b4:	4ab5      	ldr	r2, [pc, #724]	; (8000a8c <__aeabi_dsub+0x334>)
 80007b6:	4296      	cmp	r6, r2
 80007b8:	d100      	bne.n	80007bc <__aeabi_dsub+0x64>
 80007ba:	e28b      	b.n	8000cd4 <__aeabi_dsub+0x57c>
 80007bc:	2280      	movs	r2, #128	; 0x80
 80007be:	0412      	lsls	r2, r2, #16
 80007c0:	4311      	orrs	r1, r2
 80007c2:	4662      	mov	r2, ip
 80007c4:	2a38      	cmp	r2, #56	; 0x38
 80007c6:	dd00      	ble.n	80007ca <__aeabi_dsub+0x72>
 80007c8:	e1a1      	b.n	8000b0e <__aeabi_dsub+0x3b6>
 80007ca:	2a1f      	cmp	r2, #31
 80007cc:	dd00      	ble.n	80007d0 <__aeabi_dsub+0x78>
 80007ce:	e216      	b.n	8000bfe <__aeabi_dsub+0x4a6>
 80007d0:	2720      	movs	r7, #32
 80007d2:	000c      	movs	r4, r1
 80007d4:	1abf      	subs	r7, r7, r2
 80007d6:	40bc      	lsls	r4, r7
 80007d8:	0002      	movs	r2, r0
 80007da:	46a0      	mov	r8, r4
 80007dc:	4664      	mov	r4, ip
 80007de:	40b8      	lsls	r0, r7
 80007e0:	40e2      	lsrs	r2, r4
 80007e2:	4644      	mov	r4, r8
 80007e4:	4314      	orrs	r4, r2
 80007e6:	0002      	movs	r2, r0
 80007e8:	1e50      	subs	r0, r2, #1
 80007ea:	4182      	sbcs	r2, r0
 80007ec:	4660      	mov	r0, ip
 80007ee:	40c1      	lsrs	r1, r0
 80007f0:	4322      	orrs	r2, r4
 80007f2:	1a5b      	subs	r3, r3, r1
 80007f4:	4649      	mov	r1, r9
 80007f6:	1a8c      	subs	r4, r1, r2
 80007f8:	45a1      	cmp	r9, r4
 80007fa:	4192      	sbcs	r2, r2
 80007fc:	4252      	negs	r2, r2
 80007fe:	1a9b      	subs	r3, r3, r2
 8000800:	4698      	mov	r8, r3
 8000802:	4643      	mov	r3, r8
 8000804:	021b      	lsls	r3, r3, #8
 8000806:	d400      	bmi.n	800080a <__aeabi_dsub+0xb2>
 8000808:	e117      	b.n	8000a3a <__aeabi_dsub+0x2e2>
 800080a:	4643      	mov	r3, r8
 800080c:	025b      	lsls	r3, r3, #9
 800080e:	0a5b      	lsrs	r3, r3, #9
 8000810:	4698      	mov	r8, r3
 8000812:	4643      	mov	r3, r8
 8000814:	2b00      	cmp	r3, #0
 8000816:	d100      	bne.n	800081a <__aeabi_dsub+0xc2>
 8000818:	e16c      	b.n	8000af4 <__aeabi_dsub+0x39c>
 800081a:	4640      	mov	r0, r8
 800081c:	f000 fbc8 	bl	8000fb0 <__clzsi2>
 8000820:	0002      	movs	r2, r0
 8000822:	3a08      	subs	r2, #8
 8000824:	2120      	movs	r1, #32
 8000826:	0020      	movs	r0, r4
 8000828:	4643      	mov	r3, r8
 800082a:	1a89      	subs	r1, r1, r2
 800082c:	4093      	lsls	r3, r2
 800082e:	40c8      	lsrs	r0, r1
 8000830:	4094      	lsls	r4, r2
 8000832:	4303      	orrs	r3, r0
 8000834:	4296      	cmp	r6, r2
 8000836:	dd00      	ble.n	800083a <__aeabi_dsub+0xe2>
 8000838:	e157      	b.n	8000aea <__aeabi_dsub+0x392>
 800083a:	1b96      	subs	r6, r2, r6
 800083c:	1c71      	adds	r1, r6, #1
 800083e:	291f      	cmp	r1, #31
 8000840:	dd00      	ble.n	8000844 <__aeabi_dsub+0xec>
 8000842:	e1cb      	b.n	8000bdc <__aeabi_dsub+0x484>
 8000844:	2220      	movs	r2, #32
 8000846:	0018      	movs	r0, r3
 8000848:	0026      	movs	r6, r4
 800084a:	1a52      	subs	r2, r2, r1
 800084c:	4094      	lsls	r4, r2
 800084e:	4090      	lsls	r0, r2
 8000850:	40ce      	lsrs	r6, r1
 8000852:	40cb      	lsrs	r3, r1
 8000854:	1e62      	subs	r2, r4, #1
 8000856:	4194      	sbcs	r4, r2
 8000858:	4330      	orrs	r0, r6
 800085a:	4698      	mov	r8, r3
 800085c:	2600      	movs	r6, #0
 800085e:	4304      	orrs	r4, r0
 8000860:	0763      	lsls	r3, r4, #29
 8000862:	d009      	beq.n	8000878 <__aeabi_dsub+0x120>
 8000864:	230f      	movs	r3, #15
 8000866:	4023      	ands	r3, r4
 8000868:	2b04      	cmp	r3, #4
 800086a:	d005      	beq.n	8000878 <__aeabi_dsub+0x120>
 800086c:	1d23      	adds	r3, r4, #4
 800086e:	42a3      	cmp	r3, r4
 8000870:	41a4      	sbcs	r4, r4
 8000872:	4264      	negs	r4, r4
 8000874:	44a0      	add	r8, r4
 8000876:	001c      	movs	r4, r3
 8000878:	4643      	mov	r3, r8
 800087a:	021b      	lsls	r3, r3, #8
 800087c:	d400      	bmi.n	8000880 <__aeabi_dsub+0x128>
 800087e:	e0df      	b.n	8000a40 <__aeabi_dsub+0x2e8>
 8000880:	4b82      	ldr	r3, [pc, #520]	; (8000a8c <__aeabi_dsub+0x334>)
 8000882:	3601      	adds	r6, #1
 8000884:	429e      	cmp	r6, r3
 8000886:	d100      	bne.n	800088a <__aeabi_dsub+0x132>
 8000888:	e0fb      	b.n	8000a82 <__aeabi_dsub+0x32a>
 800088a:	4642      	mov	r2, r8
 800088c:	4b80      	ldr	r3, [pc, #512]	; (8000a90 <__aeabi_dsub+0x338>)
 800088e:	08e4      	lsrs	r4, r4, #3
 8000890:	401a      	ands	r2, r3
 8000892:	0013      	movs	r3, r2
 8000894:	0571      	lsls	r1, r6, #21
 8000896:	0752      	lsls	r2, r2, #29
 8000898:	025b      	lsls	r3, r3, #9
 800089a:	4322      	orrs	r2, r4
 800089c:	0b1b      	lsrs	r3, r3, #12
 800089e:	0d49      	lsrs	r1, r1, #21
 80008a0:	0509      	lsls	r1, r1, #20
 80008a2:	07ed      	lsls	r5, r5, #31
 80008a4:	4319      	orrs	r1, r3
 80008a6:	4329      	orrs	r1, r5
 80008a8:	0010      	movs	r0, r2
 80008aa:	bcf0      	pop	{r4, r5, r6, r7}
 80008ac:	46bb      	mov	fp, r7
 80008ae:	46b2      	mov	sl, r6
 80008b0:	46a9      	mov	r9, r5
 80008b2:	46a0      	mov	r8, r4
 80008b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008b6:	1ab4      	subs	r4, r6, r2
 80008b8:	46a4      	mov	ip, r4
 80008ba:	2c00      	cmp	r4, #0
 80008bc:	dd58      	ble.n	8000970 <__aeabi_dsub+0x218>
 80008be:	2a00      	cmp	r2, #0
 80008c0:	d100      	bne.n	80008c4 <__aeabi_dsub+0x16c>
 80008c2:	e09e      	b.n	8000a02 <__aeabi_dsub+0x2aa>
 80008c4:	4a71      	ldr	r2, [pc, #452]	; (8000a8c <__aeabi_dsub+0x334>)
 80008c6:	4296      	cmp	r6, r2
 80008c8:	d100      	bne.n	80008cc <__aeabi_dsub+0x174>
 80008ca:	e13b      	b.n	8000b44 <__aeabi_dsub+0x3ec>
 80008cc:	2280      	movs	r2, #128	; 0x80
 80008ce:	0412      	lsls	r2, r2, #16
 80008d0:	4311      	orrs	r1, r2
 80008d2:	4662      	mov	r2, ip
 80008d4:	2a38      	cmp	r2, #56	; 0x38
 80008d6:	dd00      	ble.n	80008da <__aeabi_dsub+0x182>
 80008d8:	e0c1      	b.n	8000a5e <__aeabi_dsub+0x306>
 80008da:	2a1f      	cmp	r2, #31
 80008dc:	dc00      	bgt.n	80008e0 <__aeabi_dsub+0x188>
 80008de:	e1bb      	b.n	8000c58 <__aeabi_dsub+0x500>
 80008e0:	000c      	movs	r4, r1
 80008e2:	3a20      	subs	r2, #32
 80008e4:	40d4      	lsrs	r4, r2
 80008e6:	0022      	movs	r2, r4
 80008e8:	4664      	mov	r4, ip
 80008ea:	2c20      	cmp	r4, #32
 80008ec:	d004      	beq.n	80008f8 <__aeabi_dsub+0x1a0>
 80008ee:	2740      	movs	r7, #64	; 0x40
 80008f0:	1b3f      	subs	r7, r7, r4
 80008f2:	40b9      	lsls	r1, r7
 80008f4:	4308      	orrs	r0, r1
 80008f6:	4680      	mov	r8, r0
 80008f8:	4644      	mov	r4, r8
 80008fa:	1e61      	subs	r1, r4, #1
 80008fc:	418c      	sbcs	r4, r1
 80008fe:	4314      	orrs	r4, r2
 8000900:	e0b1      	b.n	8000a66 <__aeabi_dsub+0x30e>
 8000902:	000c      	movs	r4, r1
 8000904:	4304      	orrs	r4, r0
 8000906:	d02a      	beq.n	800095e <__aeabi_dsub+0x206>
 8000908:	46bb      	mov	fp, r7
 800090a:	42bd      	cmp	r5, r7
 800090c:	d02d      	beq.n	800096a <__aeabi_dsub+0x212>
 800090e:	4c61      	ldr	r4, [pc, #388]	; (8000a94 <__aeabi_dsub+0x33c>)
 8000910:	46a4      	mov	ip, r4
 8000912:	44b4      	add	ip, r6
 8000914:	4664      	mov	r4, ip
 8000916:	2c00      	cmp	r4, #0
 8000918:	d05c      	beq.n	80009d4 <__aeabi_dsub+0x27c>
 800091a:	1b94      	subs	r4, r2, r6
 800091c:	46a4      	mov	ip, r4
 800091e:	2e00      	cmp	r6, #0
 8000920:	d000      	beq.n	8000924 <__aeabi_dsub+0x1cc>
 8000922:	e115      	b.n	8000b50 <__aeabi_dsub+0x3f8>
 8000924:	464d      	mov	r5, r9
 8000926:	431d      	orrs	r5, r3
 8000928:	d100      	bne.n	800092c <__aeabi_dsub+0x1d4>
 800092a:	e1c3      	b.n	8000cb4 <__aeabi_dsub+0x55c>
 800092c:	1e65      	subs	r5, r4, #1
 800092e:	2c01      	cmp	r4, #1
 8000930:	d100      	bne.n	8000934 <__aeabi_dsub+0x1dc>
 8000932:	e20c      	b.n	8000d4e <__aeabi_dsub+0x5f6>
 8000934:	4e55      	ldr	r6, [pc, #340]	; (8000a8c <__aeabi_dsub+0x334>)
 8000936:	42b4      	cmp	r4, r6
 8000938:	d100      	bne.n	800093c <__aeabi_dsub+0x1e4>
 800093a:	e1f8      	b.n	8000d2e <__aeabi_dsub+0x5d6>
 800093c:	46ac      	mov	ip, r5
 800093e:	e10e      	b.n	8000b5e <__aeabi_dsub+0x406>
 8000940:	000a      	movs	r2, r1
 8000942:	4302      	orrs	r2, r0
 8000944:	d100      	bne.n	8000948 <__aeabi_dsub+0x1f0>
 8000946:	e136      	b.n	8000bb6 <__aeabi_dsub+0x45e>
 8000948:	0022      	movs	r2, r4
 800094a:	3a01      	subs	r2, #1
 800094c:	2c01      	cmp	r4, #1
 800094e:	d100      	bne.n	8000952 <__aeabi_dsub+0x1fa>
 8000950:	e1c6      	b.n	8000ce0 <__aeabi_dsub+0x588>
 8000952:	4c4e      	ldr	r4, [pc, #312]	; (8000a8c <__aeabi_dsub+0x334>)
 8000954:	45a4      	cmp	ip, r4
 8000956:	d100      	bne.n	800095a <__aeabi_dsub+0x202>
 8000958:	e0f4      	b.n	8000b44 <__aeabi_dsub+0x3ec>
 800095a:	4694      	mov	ip, r2
 800095c:	e731      	b.n	80007c2 <__aeabi_dsub+0x6a>
 800095e:	2401      	movs	r4, #1
 8000960:	4067      	eors	r7, r4
 8000962:	46bb      	mov	fp, r7
 8000964:	42bd      	cmp	r5, r7
 8000966:	d000      	beq.n	800096a <__aeabi_dsub+0x212>
 8000968:	e71c      	b.n	80007a4 <__aeabi_dsub+0x4c>
 800096a:	4c4a      	ldr	r4, [pc, #296]	; (8000a94 <__aeabi_dsub+0x33c>)
 800096c:	46a4      	mov	ip, r4
 800096e:	44b4      	add	ip, r6
 8000970:	4664      	mov	r4, ip
 8000972:	2c00      	cmp	r4, #0
 8000974:	d100      	bne.n	8000978 <__aeabi_dsub+0x220>
 8000976:	e0cf      	b.n	8000b18 <__aeabi_dsub+0x3c0>
 8000978:	1b94      	subs	r4, r2, r6
 800097a:	46a4      	mov	ip, r4
 800097c:	2e00      	cmp	r6, #0
 800097e:	d100      	bne.n	8000982 <__aeabi_dsub+0x22a>
 8000980:	e15c      	b.n	8000c3c <__aeabi_dsub+0x4e4>
 8000982:	4e42      	ldr	r6, [pc, #264]	; (8000a8c <__aeabi_dsub+0x334>)
 8000984:	42b2      	cmp	r2, r6
 8000986:	d100      	bne.n	800098a <__aeabi_dsub+0x232>
 8000988:	e1ec      	b.n	8000d64 <__aeabi_dsub+0x60c>
 800098a:	2680      	movs	r6, #128	; 0x80
 800098c:	0436      	lsls	r6, r6, #16
 800098e:	4333      	orrs	r3, r6
 8000990:	4664      	mov	r4, ip
 8000992:	2c38      	cmp	r4, #56	; 0x38
 8000994:	dd00      	ble.n	8000998 <__aeabi_dsub+0x240>
 8000996:	e1b3      	b.n	8000d00 <__aeabi_dsub+0x5a8>
 8000998:	2c1f      	cmp	r4, #31
 800099a:	dd00      	ble.n	800099e <__aeabi_dsub+0x246>
 800099c:	e238      	b.n	8000e10 <__aeabi_dsub+0x6b8>
 800099e:	2620      	movs	r6, #32
 80009a0:	1b36      	subs	r6, r6, r4
 80009a2:	001c      	movs	r4, r3
 80009a4:	40b4      	lsls	r4, r6
 80009a6:	464f      	mov	r7, r9
 80009a8:	46a0      	mov	r8, r4
 80009aa:	4664      	mov	r4, ip
 80009ac:	40e7      	lsrs	r7, r4
 80009ae:	4644      	mov	r4, r8
 80009b0:	433c      	orrs	r4, r7
 80009b2:	464f      	mov	r7, r9
 80009b4:	40b7      	lsls	r7, r6
 80009b6:	003e      	movs	r6, r7
 80009b8:	1e77      	subs	r7, r6, #1
 80009ba:	41be      	sbcs	r6, r7
 80009bc:	4334      	orrs	r4, r6
 80009be:	4666      	mov	r6, ip
 80009c0:	40f3      	lsrs	r3, r6
 80009c2:	18c9      	adds	r1, r1, r3
 80009c4:	1824      	adds	r4, r4, r0
 80009c6:	4284      	cmp	r4, r0
 80009c8:	419b      	sbcs	r3, r3
 80009ca:	425b      	negs	r3, r3
 80009cc:	4698      	mov	r8, r3
 80009ce:	0016      	movs	r6, r2
 80009d0:	4488      	add	r8, r1
 80009d2:	e04e      	b.n	8000a72 <__aeabi_dsub+0x31a>
 80009d4:	4a30      	ldr	r2, [pc, #192]	; (8000a98 <__aeabi_dsub+0x340>)
 80009d6:	1c74      	adds	r4, r6, #1
 80009d8:	4214      	tst	r4, r2
 80009da:	d000      	beq.n	80009de <__aeabi_dsub+0x286>
 80009dc:	e0d6      	b.n	8000b8c <__aeabi_dsub+0x434>
 80009de:	464a      	mov	r2, r9
 80009e0:	431a      	orrs	r2, r3
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d000      	beq.n	80009e8 <__aeabi_dsub+0x290>
 80009e6:	e15b      	b.n	8000ca0 <__aeabi_dsub+0x548>
 80009e8:	2a00      	cmp	r2, #0
 80009ea:	d100      	bne.n	80009ee <__aeabi_dsub+0x296>
 80009ec:	e1a5      	b.n	8000d3a <__aeabi_dsub+0x5e2>
 80009ee:	000a      	movs	r2, r1
 80009f0:	4302      	orrs	r2, r0
 80009f2:	d000      	beq.n	80009f6 <__aeabi_dsub+0x29e>
 80009f4:	e1bb      	b.n	8000d6e <__aeabi_dsub+0x616>
 80009f6:	464a      	mov	r2, r9
 80009f8:	0759      	lsls	r1, r3, #29
 80009fa:	08d2      	lsrs	r2, r2, #3
 80009fc:	430a      	orrs	r2, r1
 80009fe:	08db      	lsrs	r3, r3, #3
 8000a00:	e027      	b.n	8000a52 <__aeabi_dsub+0x2fa>
 8000a02:	000a      	movs	r2, r1
 8000a04:	4302      	orrs	r2, r0
 8000a06:	d100      	bne.n	8000a0a <__aeabi_dsub+0x2b2>
 8000a08:	e174      	b.n	8000cf4 <__aeabi_dsub+0x59c>
 8000a0a:	0022      	movs	r2, r4
 8000a0c:	3a01      	subs	r2, #1
 8000a0e:	2c01      	cmp	r4, #1
 8000a10:	d005      	beq.n	8000a1e <__aeabi_dsub+0x2c6>
 8000a12:	4c1e      	ldr	r4, [pc, #120]	; (8000a8c <__aeabi_dsub+0x334>)
 8000a14:	45a4      	cmp	ip, r4
 8000a16:	d100      	bne.n	8000a1a <__aeabi_dsub+0x2c2>
 8000a18:	e094      	b.n	8000b44 <__aeabi_dsub+0x3ec>
 8000a1a:	4694      	mov	ip, r2
 8000a1c:	e759      	b.n	80008d2 <__aeabi_dsub+0x17a>
 8000a1e:	4448      	add	r0, r9
 8000a20:	4548      	cmp	r0, r9
 8000a22:	4192      	sbcs	r2, r2
 8000a24:	185b      	adds	r3, r3, r1
 8000a26:	4698      	mov	r8, r3
 8000a28:	0004      	movs	r4, r0
 8000a2a:	4252      	negs	r2, r2
 8000a2c:	4490      	add	r8, r2
 8000a2e:	4643      	mov	r3, r8
 8000a30:	2602      	movs	r6, #2
 8000a32:	021b      	lsls	r3, r3, #8
 8000a34:	d500      	bpl.n	8000a38 <__aeabi_dsub+0x2e0>
 8000a36:	e0c4      	b.n	8000bc2 <__aeabi_dsub+0x46a>
 8000a38:	3e01      	subs	r6, #1
 8000a3a:	0763      	lsls	r3, r4, #29
 8000a3c:	d000      	beq.n	8000a40 <__aeabi_dsub+0x2e8>
 8000a3e:	e711      	b.n	8000864 <__aeabi_dsub+0x10c>
 8000a40:	4643      	mov	r3, r8
 8000a42:	46b4      	mov	ip, r6
 8000a44:	0759      	lsls	r1, r3, #29
 8000a46:	08e2      	lsrs	r2, r4, #3
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	08db      	lsrs	r3, r3, #3
 8000a4c:	490f      	ldr	r1, [pc, #60]	; (8000a8c <__aeabi_dsub+0x334>)
 8000a4e:	458c      	cmp	ip, r1
 8000a50:	d040      	beq.n	8000ad4 <__aeabi_dsub+0x37c>
 8000a52:	4661      	mov	r1, ip
 8000a54:	031b      	lsls	r3, r3, #12
 8000a56:	0549      	lsls	r1, r1, #21
 8000a58:	0b1b      	lsrs	r3, r3, #12
 8000a5a:	0d49      	lsrs	r1, r1, #21
 8000a5c:	e720      	b.n	80008a0 <__aeabi_dsub+0x148>
 8000a5e:	4301      	orrs	r1, r0
 8000a60:	000c      	movs	r4, r1
 8000a62:	1e61      	subs	r1, r4, #1
 8000a64:	418c      	sbcs	r4, r1
 8000a66:	444c      	add	r4, r9
 8000a68:	454c      	cmp	r4, r9
 8000a6a:	4192      	sbcs	r2, r2
 8000a6c:	4252      	negs	r2, r2
 8000a6e:	4690      	mov	r8, r2
 8000a70:	4498      	add	r8, r3
 8000a72:	4643      	mov	r3, r8
 8000a74:	021b      	lsls	r3, r3, #8
 8000a76:	d5e0      	bpl.n	8000a3a <__aeabi_dsub+0x2e2>
 8000a78:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <__aeabi_dsub+0x334>)
 8000a7a:	3601      	adds	r6, #1
 8000a7c:	429e      	cmp	r6, r3
 8000a7e:	d000      	beq.n	8000a82 <__aeabi_dsub+0x32a>
 8000a80:	e09f      	b.n	8000bc2 <__aeabi_dsub+0x46a>
 8000a82:	0031      	movs	r1, r6
 8000a84:	2300      	movs	r3, #0
 8000a86:	2200      	movs	r2, #0
 8000a88:	e70a      	b.n	80008a0 <__aeabi_dsub+0x148>
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	000007ff 	.word	0x000007ff
 8000a90:	ff7fffff 	.word	0xff7fffff
 8000a94:	fffff801 	.word	0xfffff801
 8000a98:	000007fe 	.word	0x000007fe
 8000a9c:	2a00      	cmp	r2, #0
 8000a9e:	d100      	bne.n	8000aa2 <__aeabi_dsub+0x34a>
 8000aa0:	e160      	b.n	8000d64 <__aeabi_dsub+0x60c>
 8000aa2:	000a      	movs	r2, r1
 8000aa4:	4302      	orrs	r2, r0
 8000aa6:	d04d      	beq.n	8000b44 <__aeabi_dsub+0x3ec>
 8000aa8:	464a      	mov	r2, r9
 8000aaa:	075c      	lsls	r4, r3, #29
 8000aac:	08d2      	lsrs	r2, r2, #3
 8000aae:	4322      	orrs	r2, r4
 8000ab0:	2480      	movs	r4, #128	; 0x80
 8000ab2:	08db      	lsrs	r3, r3, #3
 8000ab4:	0324      	lsls	r4, r4, #12
 8000ab6:	4223      	tst	r3, r4
 8000ab8:	d007      	beq.n	8000aca <__aeabi_dsub+0x372>
 8000aba:	08ce      	lsrs	r6, r1, #3
 8000abc:	4226      	tst	r6, r4
 8000abe:	d104      	bne.n	8000aca <__aeabi_dsub+0x372>
 8000ac0:	465d      	mov	r5, fp
 8000ac2:	0033      	movs	r3, r6
 8000ac4:	08c2      	lsrs	r2, r0, #3
 8000ac6:	0749      	lsls	r1, r1, #29
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	0f51      	lsrs	r1, r2, #29
 8000acc:	00d2      	lsls	r2, r2, #3
 8000ace:	08d2      	lsrs	r2, r2, #3
 8000ad0:	0749      	lsls	r1, r1, #29
 8000ad2:	430a      	orrs	r2, r1
 8000ad4:	0011      	movs	r1, r2
 8000ad6:	4319      	orrs	r1, r3
 8000ad8:	d100      	bne.n	8000adc <__aeabi_dsub+0x384>
 8000ada:	e1c8      	b.n	8000e6e <__aeabi_dsub+0x716>
 8000adc:	2180      	movs	r1, #128	; 0x80
 8000ade:	0309      	lsls	r1, r1, #12
 8000ae0:	430b      	orrs	r3, r1
 8000ae2:	031b      	lsls	r3, r3, #12
 8000ae4:	49d5      	ldr	r1, [pc, #852]	; (8000e3c <__aeabi_dsub+0x6e4>)
 8000ae6:	0b1b      	lsrs	r3, r3, #12
 8000ae8:	e6da      	b.n	80008a0 <__aeabi_dsub+0x148>
 8000aea:	49d5      	ldr	r1, [pc, #852]	; (8000e40 <__aeabi_dsub+0x6e8>)
 8000aec:	1ab6      	subs	r6, r6, r2
 8000aee:	400b      	ands	r3, r1
 8000af0:	4698      	mov	r8, r3
 8000af2:	e6b5      	b.n	8000860 <__aeabi_dsub+0x108>
 8000af4:	0020      	movs	r0, r4
 8000af6:	f000 fa5b 	bl	8000fb0 <__clzsi2>
 8000afa:	0002      	movs	r2, r0
 8000afc:	3218      	adds	r2, #24
 8000afe:	2a1f      	cmp	r2, #31
 8000b00:	dc00      	bgt.n	8000b04 <__aeabi_dsub+0x3ac>
 8000b02:	e68f      	b.n	8000824 <__aeabi_dsub+0xcc>
 8000b04:	0023      	movs	r3, r4
 8000b06:	3808      	subs	r0, #8
 8000b08:	4083      	lsls	r3, r0
 8000b0a:	2400      	movs	r4, #0
 8000b0c:	e692      	b.n	8000834 <__aeabi_dsub+0xdc>
 8000b0e:	4308      	orrs	r0, r1
 8000b10:	0002      	movs	r2, r0
 8000b12:	1e50      	subs	r0, r2, #1
 8000b14:	4182      	sbcs	r2, r0
 8000b16:	e66d      	b.n	80007f4 <__aeabi_dsub+0x9c>
 8000b18:	4cca      	ldr	r4, [pc, #808]	; (8000e44 <__aeabi_dsub+0x6ec>)
 8000b1a:	1c72      	adds	r2, r6, #1
 8000b1c:	4222      	tst	r2, r4
 8000b1e:	d000      	beq.n	8000b22 <__aeabi_dsub+0x3ca>
 8000b20:	e0ad      	b.n	8000c7e <__aeabi_dsub+0x526>
 8000b22:	464a      	mov	r2, r9
 8000b24:	431a      	orrs	r2, r3
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d1b8      	bne.n	8000a9c <__aeabi_dsub+0x344>
 8000b2a:	2a00      	cmp	r2, #0
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_dsub+0x3d8>
 8000b2e:	e158      	b.n	8000de2 <__aeabi_dsub+0x68a>
 8000b30:	000a      	movs	r2, r1
 8000b32:	4302      	orrs	r2, r0
 8000b34:	d000      	beq.n	8000b38 <__aeabi_dsub+0x3e0>
 8000b36:	e159      	b.n	8000dec <__aeabi_dsub+0x694>
 8000b38:	464a      	mov	r2, r9
 8000b3a:	0759      	lsls	r1, r3, #29
 8000b3c:	08d2      	lsrs	r2, r2, #3
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	08db      	lsrs	r3, r3, #3
 8000b42:	e786      	b.n	8000a52 <__aeabi_dsub+0x2fa>
 8000b44:	464a      	mov	r2, r9
 8000b46:	0759      	lsls	r1, r3, #29
 8000b48:	08d2      	lsrs	r2, r2, #3
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	08db      	lsrs	r3, r3, #3
 8000b4e:	e7c1      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000b50:	4dba      	ldr	r5, [pc, #744]	; (8000e3c <__aeabi_dsub+0x6e4>)
 8000b52:	42aa      	cmp	r2, r5
 8000b54:	d100      	bne.n	8000b58 <__aeabi_dsub+0x400>
 8000b56:	e11e      	b.n	8000d96 <__aeabi_dsub+0x63e>
 8000b58:	2580      	movs	r5, #128	; 0x80
 8000b5a:	042d      	lsls	r5, r5, #16
 8000b5c:	432b      	orrs	r3, r5
 8000b5e:	4664      	mov	r4, ip
 8000b60:	2c38      	cmp	r4, #56	; 0x38
 8000b62:	dc5d      	bgt.n	8000c20 <__aeabi_dsub+0x4c8>
 8000b64:	2c1f      	cmp	r4, #31
 8000b66:	dd00      	ble.n	8000b6a <__aeabi_dsub+0x412>
 8000b68:	e0d0      	b.n	8000d0c <__aeabi_dsub+0x5b4>
 8000b6a:	2520      	movs	r5, #32
 8000b6c:	4667      	mov	r7, ip
 8000b6e:	1b2d      	subs	r5, r5, r4
 8000b70:	464e      	mov	r6, r9
 8000b72:	001c      	movs	r4, r3
 8000b74:	40fe      	lsrs	r6, r7
 8000b76:	40ac      	lsls	r4, r5
 8000b78:	4334      	orrs	r4, r6
 8000b7a:	464e      	mov	r6, r9
 8000b7c:	40ae      	lsls	r6, r5
 8000b7e:	0035      	movs	r5, r6
 8000b80:	40fb      	lsrs	r3, r7
 8000b82:	1e6e      	subs	r6, r5, #1
 8000b84:	41b5      	sbcs	r5, r6
 8000b86:	1ac9      	subs	r1, r1, r3
 8000b88:	432c      	orrs	r4, r5
 8000b8a:	e04e      	b.n	8000c2a <__aeabi_dsub+0x4d2>
 8000b8c:	464a      	mov	r2, r9
 8000b8e:	1a14      	subs	r4, r2, r0
 8000b90:	45a1      	cmp	r9, r4
 8000b92:	4192      	sbcs	r2, r2
 8000b94:	4252      	negs	r2, r2
 8000b96:	4690      	mov	r8, r2
 8000b98:	1a5f      	subs	r7, r3, r1
 8000b9a:	003a      	movs	r2, r7
 8000b9c:	4647      	mov	r7, r8
 8000b9e:	1bd2      	subs	r2, r2, r7
 8000ba0:	4690      	mov	r8, r2
 8000ba2:	0212      	lsls	r2, r2, #8
 8000ba4:	d500      	bpl.n	8000ba8 <__aeabi_dsub+0x450>
 8000ba6:	e08b      	b.n	8000cc0 <__aeabi_dsub+0x568>
 8000ba8:	4642      	mov	r2, r8
 8000baa:	4322      	orrs	r2, r4
 8000bac:	d000      	beq.n	8000bb0 <__aeabi_dsub+0x458>
 8000bae:	e630      	b.n	8000812 <__aeabi_dsub+0xba>
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	2500      	movs	r5, #0
 8000bb4:	e74d      	b.n	8000a52 <__aeabi_dsub+0x2fa>
 8000bb6:	464a      	mov	r2, r9
 8000bb8:	0759      	lsls	r1, r3, #29
 8000bba:	08d2      	lsrs	r2, r2, #3
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	08db      	lsrs	r3, r3, #3
 8000bc0:	e744      	b.n	8000a4c <__aeabi_dsub+0x2f4>
 8000bc2:	4642      	mov	r2, r8
 8000bc4:	4b9e      	ldr	r3, [pc, #632]	; (8000e40 <__aeabi_dsub+0x6e8>)
 8000bc6:	0861      	lsrs	r1, r4, #1
 8000bc8:	401a      	ands	r2, r3
 8000bca:	0013      	movs	r3, r2
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4014      	ands	r4, r2
 8000bd0:	430c      	orrs	r4, r1
 8000bd2:	07da      	lsls	r2, r3, #31
 8000bd4:	085b      	lsrs	r3, r3, #1
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	4314      	orrs	r4, r2
 8000bda:	e641      	b.n	8000860 <__aeabi_dsub+0x108>
 8000bdc:	001a      	movs	r2, r3
 8000bde:	3e1f      	subs	r6, #31
 8000be0:	40f2      	lsrs	r2, r6
 8000be2:	0016      	movs	r6, r2
 8000be4:	2920      	cmp	r1, #32
 8000be6:	d003      	beq.n	8000bf0 <__aeabi_dsub+0x498>
 8000be8:	2240      	movs	r2, #64	; 0x40
 8000bea:	1a51      	subs	r1, r2, r1
 8000bec:	408b      	lsls	r3, r1
 8000bee:	431c      	orrs	r4, r3
 8000bf0:	1e62      	subs	r2, r4, #1
 8000bf2:	4194      	sbcs	r4, r2
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	4334      	orrs	r4, r6
 8000bf8:	4698      	mov	r8, r3
 8000bfa:	2600      	movs	r6, #0
 8000bfc:	e71d      	b.n	8000a3a <__aeabi_dsub+0x2e2>
 8000bfe:	000c      	movs	r4, r1
 8000c00:	3a20      	subs	r2, #32
 8000c02:	40d4      	lsrs	r4, r2
 8000c04:	0022      	movs	r2, r4
 8000c06:	4664      	mov	r4, ip
 8000c08:	2c20      	cmp	r4, #32
 8000c0a:	d004      	beq.n	8000c16 <__aeabi_dsub+0x4be>
 8000c0c:	2740      	movs	r7, #64	; 0x40
 8000c0e:	1b3f      	subs	r7, r7, r4
 8000c10:	40b9      	lsls	r1, r7
 8000c12:	4308      	orrs	r0, r1
 8000c14:	4680      	mov	r8, r0
 8000c16:	4644      	mov	r4, r8
 8000c18:	1e61      	subs	r1, r4, #1
 8000c1a:	418c      	sbcs	r4, r1
 8000c1c:	4322      	orrs	r2, r4
 8000c1e:	e5e9      	b.n	80007f4 <__aeabi_dsub+0x9c>
 8000c20:	464c      	mov	r4, r9
 8000c22:	4323      	orrs	r3, r4
 8000c24:	001c      	movs	r4, r3
 8000c26:	1e63      	subs	r3, r4, #1
 8000c28:	419c      	sbcs	r4, r3
 8000c2a:	1b04      	subs	r4, r0, r4
 8000c2c:	42a0      	cmp	r0, r4
 8000c2e:	419b      	sbcs	r3, r3
 8000c30:	425b      	negs	r3, r3
 8000c32:	1acb      	subs	r3, r1, r3
 8000c34:	4698      	mov	r8, r3
 8000c36:	465d      	mov	r5, fp
 8000c38:	0016      	movs	r6, r2
 8000c3a:	e5e2      	b.n	8000802 <__aeabi_dsub+0xaa>
 8000c3c:	464e      	mov	r6, r9
 8000c3e:	431e      	orrs	r6, r3
 8000c40:	d100      	bne.n	8000c44 <__aeabi_dsub+0x4ec>
 8000c42:	e0ae      	b.n	8000da2 <__aeabi_dsub+0x64a>
 8000c44:	1e66      	subs	r6, r4, #1
 8000c46:	2c01      	cmp	r4, #1
 8000c48:	d100      	bne.n	8000c4c <__aeabi_dsub+0x4f4>
 8000c4a:	e0fd      	b.n	8000e48 <__aeabi_dsub+0x6f0>
 8000c4c:	4f7b      	ldr	r7, [pc, #492]	; (8000e3c <__aeabi_dsub+0x6e4>)
 8000c4e:	42bc      	cmp	r4, r7
 8000c50:	d100      	bne.n	8000c54 <__aeabi_dsub+0x4fc>
 8000c52:	e107      	b.n	8000e64 <__aeabi_dsub+0x70c>
 8000c54:	46b4      	mov	ip, r6
 8000c56:	e69b      	b.n	8000990 <__aeabi_dsub+0x238>
 8000c58:	4664      	mov	r4, ip
 8000c5a:	2220      	movs	r2, #32
 8000c5c:	1b12      	subs	r2, r2, r4
 8000c5e:	000c      	movs	r4, r1
 8000c60:	4094      	lsls	r4, r2
 8000c62:	0007      	movs	r7, r0
 8000c64:	4090      	lsls	r0, r2
 8000c66:	46a0      	mov	r8, r4
 8000c68:	4664      	mov	r4, ip
 8000c6a:	1e42      	subs	r2, r0, #1
 8000c6c:	4190      	sbcs	r0, r2
 8000c6e:	4662      	mov	r2, ip
 8000c70:	40e7      	lsrs	r7, r4
 8000c72:	4644      	mov	r4, r8
 8000c74:	40d1      	lsrs	r1, r2
 8000c76:	433c      	orrs	r4, r7
 8000c78:	4304      	orrs	r4, r0
 8000c7a:	185b      	adds	r3, r3, r1
 8000c7c:	e6f3      	b.n	8000a66 <__aeabi_dsub+0x30e>
 8000c7e:	4c6f      	ldr	r4, [pc, #444]	; (8000e3c <__aeabi_dsub+0x6e4>)
 8000c80:	42a2      	cmp	r2, r4
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dsub+0x52e>
 8000c84:	e0d5      	b.n	8000e32 <__aeabi_dsub+0x6da>
 8000c86:	4448      	add	r0, r9
 8000c88:	185b      	adds	r3, r3, r1
 8000c8a:	4548      	cmp	r0, r9
 8000c8c:	4189      	sbcs	r1, r1
 8000c8e:	4249      	negs	r1, r1
 8000c90:	185b      	adds	r3, r3, r1
 8000c92:	07dc      	lsls	r4, r3, #31
 8000c94:	0840      	lsrs	r0, r0, #1
 8000c96:	085b      	lsrs	r3, r3, #1
 8000c98:	4698      	mov	r8, r3
 8000c9a:	0016      	movs	r6, r2
 8000c9c:	4304      	orrs	r4, r0
 8000c9e:	e6cc      	b.n	8000a3a <__aeabi_dsub+0x2e2>
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d000      	beq.n	8000ca6 <__aeabi_dsub+0x54e>
 8000ca4:	e082      	b.n	8000dac <__aeabi_dsub+0x654>
 8000ca6:	000a      	movs	r2, r1
 8000ca8:	4302      	orrs	r2, r0
 8000caa:	d140      	bne.n	8000d2e <__aeabi_dsub+0x5d6>
 8000cac:	2380      	movs	r3, #128	; 0x80
 8000cae:	2500      	movs	r5, #0
 8000cb0:	031b      	lsls	r3, r3, #12
 8000cb2:	e713      	b.n	8000adc <__aeabi_dsub+0x384>
 8000cb4:	074b      	lsls	r3, r1, #29
 8000cb6:	08c2      	lsrs	r2, r0, #3
 8000cb8:	431a      	orrs	r2, r3
 8000cba:	465d      	mov	r5, fp
 8000cbc:	08cb      	lsrs	r3, r1, #3
 8000cbe:	e6c5      	b.n	8000a4c <__aeabi_dsub+0x2f4>
 8000cc0:	464a      	mov	r2, r9
 8000cc2:	1a84      	subs	r4, r0, r2
 8000cc4:	42a0      	cmp	r0, r4
 8000cc6:	4192      	sbcs	r2, r2
 8000cc8:	1acb      	subs	r3, r1, r3
 8000cca:	4252      	negs	r2, r2
 8000ccc:	1a9b      	subs	r3, r3, r2
 8000cce:	4698      	mov	r8, r3
 8000cd0:	465d      	mov	r5, fp
 8000cd2:	e59e      	b.n	8000812 <__aeabi_dsub+0xba>
 8000cd4:	464a      	mov	r2, r9
 8000cd6:	0759      	lsls	r1, r3, #29
 8000cd8:	08d2      	lsrs	r2, r2, #3
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	08db      	lsrs	r3, r3, #3
 8000cde:	e6f9      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000ce0:	464a      	mov	r2, r9
 8000ce2:	1a14      	subs	r4, r2, r0
 8000ce4:	45a1      	cmp	r9, r4
 8000ce6:	4192      	sbcs	r2, r2
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	4252      	negs	r2, r2
 8000cec:	1a9b      	subs	r3, r3, r2
 8000cee:	4698      	mov	r8, r3
 8000cf0:	2601      	movs	r6, #1
 8000cf2:	e586      	b.n	8000802 <__aeabi_dsub+0xaa>
 8000cf4:	464a      	mov	r2, r9
 8000cf6:	0759      	lsls	r1, r3, #29
 8000cf8:	08d2      	lsrs	r2, r2, #3
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	08db      	lsrs	r3, r3, #3
 8000cfe:	e6a5      	b.n	8000a4c <__aeabi_dsub+0x2f4>
 8000d00:	464c      	mov	r4, r9
 8000d02:	4323      	orrs	r3, r4
 8000d04:	001c      	movs	r4, r3
 8000d06:	1e63      	subs	r3, r4, #1
 8000d08:	419c      	sbcs	r4, r3
 8000d0a:	e65b      	b.n	80009c4 <__aeabi_dsub+0x26c>
 8000d0c:	4665      	mov	r5, ip
 8000d0e:	001e      	movs	r6, r3
 8000d10:	3d20      	subs	r5, #32
 8000d12:	40ee      	lsrs	r6, r5
 8000d14:	2c20      	cmp	r4, #32
 8000d16:	d005      	beq.n	8000d24 <__aeabi_dsub+0x5cc>
 8000d18:	2540      	movs	r5, #64	; 0x40
 8000d1a:	1b2d      	subs	r5, r5, r4
 8000d1c:	40ab      	lsls	r3, r5
 8000d1e:	464c      	mov	r4, r9
 8000d20:	431c      	orrs	r4, r3
 8000d22:	46a2      	mov	sl, r4
 8000d24:	4654      	mov	r4, sl
 8000d26:	1e63      	subs	r3, r4, #1
 8000d28:	419c      	sbcs	r4, r3
 8000d2a:	4334      	orrs	r4, r6
 8000d2c:	e77d      	b.n	8000c2a <__aeabi_dsub+0x4d2>
 8000d2e:	074b      	lsls	r3, r1, #29
 8000d30:	08c2      	lsrs	r2, r0, #3
 8000d32:	431a      	orrs	r2, r3
 8000d34:	465d      	mov	r5, fp
 8000d36:	08cb      	lsrs	r3, r1, #3
 8000d38:	e6cc      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000d3a:	000a      	movs	r2, r1
 8000d3c:	4302      	orrs	r2, r0
 8000d3e:	d100      	bne.n	8000d42 <__aeabi_dsub+0x5ea>
 8000d40:	e736      	b.n	8000bb0 <__aeabi_dsub+0x458>
 8000d42:	074b      	lsls	r3, r1, #29
 8000d44:	08c2      	lsrs	r2, r0, #3
 8000d46:	431a      	orrs	r2, r3
 8000d48:	465d      	mov	r5, fp
 8000d4a:	08cb      	lsrs	r3, r1, #3
 8000d4c:	e681      	b.n	8000a52 <__aeabi_dsub+0x2fa>
 8000d4e:	464a      	mov	r2, r9
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	42a0      	cmp	r0, r4
 8000d54:	4192      	sbcs	r2, r2
 8000d56:	1acb      	subs	r3, r1, r3
 8000d58:	4252      	negs	r2, r2
 8000d5a:	1a9b      	subs	r3, r3, r2
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	465d      	mov	r5, fp
 8000d60:	2601      	movs	r6, #1
 8000d62:	e54e      	b.n	8000802 <__aeabi_dsub+0xaa>
 8000d64:	074b      	lsls	r3, r1, #29
 8000d66:	08c2      	lsrs	r2, r0, #3
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	08cb      	lsrs	r3, r1, #3
 8000d6c:	e6b2      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000d6e:	464a      	mov	r2, r9
 8000d70:	1a14      	subs	r4, r2, r0
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	4192      	sbcs	r2, r2
 8000d76:	1a5f      	subs	r7, r3, r1
 8000d78:	4252      	negs	r2, r2
 8000d7a:	1aba      	subs	r2, r7, r2
 8000d7c:	4690      	mov	r8, r2
 8000d7e:	0212      	lsls	r2, r2, #8
 8000d80:	d56b      	bpl.n	8000e5a <__aeabi_dsub+0x702>
 8000d82:	464a      	mov	r2, r9
 8000d84:	1a84      	subs	r4, r0, r2
 8000d86:	42a0      	cmp	r0, r4
 8000d88:	4192      	sbcs	r2, r2
 8000d8a:	1acb      	subs	r3, r1, r3
 8000d8c:	4252      	negs	r2, r2
 8000d8e:	1a9b      	subs	r3, r3, r2
 8000d90:	4698      	mov	r8, r3
 8000d92:	465d      	mov	r5, fp
 8000d94:	e564      	b.n	8000860 <__aeabi_dsub+0x108>
 8000d96:	074b      	lsls	r3, r1, #29
 8000d98:	08c2      	lsrs	r2, r0, #3
 8000d9a:	431a      	orrs	r2, r3
 8000d9c:	465d      	mov	r5, fp
 8000d9e:	08cb      	lsrs	r3, r1, #3
 8000da0:	e698      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000da2:	074b      	lsls	r3, r1, #29
 8000da4:	08c2      	lsrs	r2, r0, #3
 8000da6:	431a      	orrs	r2, r3
 8000da8:	08cb      	lsrs	r3, r1, #3
 8000daa:	e64f      	b.n	8000a4c <__aeabi_dsub+0x2f4>
 8000dac:	000a      	movs	r2, r1
 8000dae:	4302      	orrs	r2, r0
 8000db0:	d090      	beq.n	8000cd4 <__aeabi_dsub+0x57c>
 8000db2:	464a      	mov	r2, r9
 8000db4:	075c      	lsls	r4, r3, #29
 8000db6:	08d2      	lsrs	r2, r2, #3
 8000db8:	4314      	orrs	r4, r2
 8000dba:	2280      	movs	r2, #128	; 0x80
 8000dbc:	08db      	lsrs	r3, r3, #3
 8000dbe:	0312      	lsls	r2, r2, #12
 8000dc0:	4213      	tst	r3, r2
 8000dc2:	d008      	beq.n	8000dd6 <__aeabi_dsub+0x67e>
 8000dc4:	08ce      	lsrs	r6, r1, #3
 8000dc6:	4216      	tst	r6, r2
 8000dc8:	d105      	bne.n	8000dd6 <__aeabi_dsub+0x67e>
 8000dca:	08c0      	lsrs	r0, r0, #3
 8000dcc:	0749      	lsls	r1, r1, #29
 8000dce:	4308      	orrs	r0, r1
 8000dd0:	0004      	movs	r4, r0
 8000dd2:	465d      	mov	r5, fp
 8000dd4:	0033      	movs	r3, r6
 8000dd6:	0f61      	lsrs	r1, r4, #29
 8000dd8:	00e2      	lsls	r2, r4, #3
 8000dda:	0749      	lsls	r1, r1, #29
 8000ddc:	08d2      	lsrs	r2, r2, #3
 8000dde:	430a      	orrs	r2, r1
 8000de0:	e678      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000de2:	074b      	lsls	r3, r1, #29
 8000de4:	08c2      	lsrs	r2, r0, #3
 8000de6:	431a      	orrs	r2, r3
 8000de8:	08cb      	lsrs	r3, r1, #3
 8000dea:	e632      	b.n	8000a52 <__aeabi_dsub+0x2fa>
 8000dec:	4448      	add	r0, r9
 8000dee:	185b      	adds	r3, r3, r1
 8000df0:	4548      	cmp	r0, r9
 8000df2:	4192      	sbcs	r2, r2
 8000df4:	4698      	mov	r8, r3
 8000df6:	4252      	negs	r2, r2
 8000df8:	4490      	add	r8, r2
 8000dfa:	4643      	mov	r3, r8
 8000dfc:	0004      	movs	r4, r0
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	d400      	bmi.n	8000e04 <__aeabi_dsub+0x6ac>
 8000e02:	e61a      	b.n	8000a3a <__aeabi_dsub+0x2e2>
 8000e04:	4642      	mov	r2, r8
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <__aeabi_dsub+0x6e8>)
 8000e08:	2601      	movs	r6, #1
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	4690      	mov	r8, r2
 8000e0e:	e614      	b.n	8000a3a <__aeabi_dsub+0x2e2>
 8000e10:	4666      	mov	r6, ip
 8000e12:	001f      	movs	r7, r3
 8000e14:	3e20      	subs	r6, #32
 8000e16:	40f7      	lsrs	r7, r6
 8000e18:	2c20      	cmp	r4, #32
 8000e1a:	d005      	beq.n	8000e28 <__aeabi_dsub+0x6d0>
 8000e1c:	2640      	movs	r6, #64	; 0x40
 8000e1e:	1b36      	subs	r6, r6, r4
 8000e20:	40b3      	lsls	r3, r6
 8000e22:	464c      	mov	r4, r9
 8000e24:	431c      	orrs	r4, r3
 8000e26:	46a2      	mov	sl, r4
 8000e28:	4654      	mov	r4, sl
 8000e2a:	1e63      	subs	r3, r4, #1
 8000e2c:	419c      	sbcs	r4, r3
 8000e2e:	433c      	orrs	r4, r7
 8000e30:	e5c8      	b.n	80009c4 <__aeabi_dsub+0x26c>
 8000e32:	0011      	movs	r1, r2
 8000e34:	2300      	movs	r3, #0
 8000e36:	2200      	movs	r2, #0
 8000e38:	e532      	b.n	80008a0 <__aeabi_dsub+0x148>
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	000007ff 	.word	0x000007ff
 8000e40:	ff7fffff 	.word	0xff7fffff
 8000e44:	000007fe 	.word	0x000007fe
 8000e48:	464a      	mov	r2, r9
 8000e4a:	1814      	adds	r4, r2, r0
 8000e4c:	4284      	cmp	r4, r0
 8000e4e:	4192      	sbcs	r2, r2
 8000e50:	185b      	adds	r3, r3, r1
 8000e52:	4698      	mov	r8, r3
 8000e54:	4252      	negs	r2, r2
 8000e56:	4490      	add	r8, r2
 8000e58:	e5e9      	b.n	8000a2e <__aeabi_dsub+0x2d6>
 8000e5a:	4642      	mov	r2, r8
 8000e5c:	4322      	orrs	r2, r4
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dsub+0x70a>
 8000e60:	e6a6      	b.n	8000bb0 <__aeabi_dsub+0x458>
 8000e62:	e5ea      	b.n	8000a3a <__aeabi_dsub+0x2e2>
 8000e64:	074b      	lsls	r3, r1, #29
 8000e66:	08c2      	lsrs	r2, r0, #3
 8000e68:	431a      	orrs	r2, r3
 8000e6a:	08cb      	lsrs	r3, r1, #3
 8000e6c:	e632      	b.n	8000ad4 <__aeabi_dsub+0x37c>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	4901      	ldr	r1, [pc, #4]	; (8000e78 <__aeabi_dsub+0x720>)
 8000e72:	0013      	movs	r3, r2
 8000e74:	e514      	b.n	80008a0 <__aeabi_dsub+0x148>
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	000007ff 	.word	0x000007ff

08000e7c <__aeabi_d2iz>:
 8000e7c:	000a      	movs	r2, r1
 8000e7e:	b530      	push	{r4, r5, lr}
 8000e80:	4c13      	ldr	r4, [pc, #76]	; (8000ed0 <__aeabi_d2iz+0x54>)
 8000e82:	0053      	lsls	r3, r2, #1
 8000e84:	0309      	lsls	r1, r1, #12
 8000e86:	0005      	movs	r5, r0
 8000e88:	0b09      	lsrs	r1, r1, #12
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	0d5b      	lsrs	r3, r3, #21
 8000e8e:	0fd2      	lsrs	r2, r2, #31
 8000e90:	42a3      	cmp	r3, r4
 8000e92:	dd04      	ble.n	8000e9e <__aeabi_d2iz+0x22>
 8000e94:	480f      	ldr	r0, [pc, #60]	; (8000ed4 <__aeabi_d2iz+0x58>)
 8000e96:	4283      	cmp	r3, r0
 8000e98:	dd02      	ble.n	8000ea0 <__aeabi_d2iz+0x24>
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <__aeabi_d2iz+0x5c>)
 8000e9c:	18d0      	adds	r0, r2, r3
 8000e9e:	bd30      	pop	{r4, r5, pc}
 8000ea0:	2080      	movs	r0, #128	; 0x80
 8000ea2:	0340      	lsls	r0, r0, #13
 8000ea4:	4301      	orrs	r1, r0
 8000ea6:	480d      	ldr	r0, [pc, #52]	; (8000edc <__aeabi_d2iz+0x60>)
 8000ea8:	1ac0      	subs	r0, r0, r3
 8000eaa:	281f      	cmp	r0, #31
 8000eac:	dd08      	ble.n	8000ec0 <__aeabi_d2iz+0x44>
 8000eae:	480c      	ldr	r0, [pc, #48]	; (8000ee0 <__aeabi_d2iz+0x64>)
 8000eb0:	1ac3      	subs	r3, r0, r3
 8000eb2:	40d9      	lsrs	r1, r3
 8000eb4:	000b      	movs	r3, r1
 8000eb6:	4258      	negs	r0, r3
 8000eb8:	2a00      	cmp	r2, #0
 8000eba:	d1f0      	bne.n	8000e9e <__aeabi_d2iz+0x22>
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	e7ee      	b.n	8000e9e <__aeabi_d2iz+0x22>
 8000ec0:	4c08      	ldr	r4, [pc, #32]	; (8000ee4 <__aeabi_d2iz+0x68>)
 8000ec2:	40c5      	lsrs	r5, r0
 8000ec4:	46a4      	mov	ip, r4
 8000ec6:	4463      	add	r3, ip
 8000ec8:	4099      	lsls	r1, r3
 8000eca:	000b      	movs	r3, r1
 8000ecc:	432b      	orrs	r3, r5
 8000ece:	e7f2      	b.n	8000eb6 <__aeabi_d2iz+0x3a>
 8000ed0:	000003fe 	.word	0x000003fe
 8000ed4:	0000041d 	.word	0x0000041d
 8000ed8:	7fffffff 	.word	0x7fffffff
 8000edc:	00000433 	.word	0x00000433
 8000ee0:	00000413 	.word	0x00000413
 8000ee4:	fffffbed 	.word	0xfffffbed

08000ee8 <__aeabi_ui2d>:
 8000ee8:	b510      	push	{r4, lr}
 8000eea:	1e04      	subs	r4, r0, #0
 8000eec:	d010      	beq.n	8000f10 <__aeabi_ui2d+0x28>
 8000eee:	f000 f85f 	bl	8000fb0 <__clzsi2>
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <__aeabi_ui2d+0x48>)
 8000ef4:	1a1b      	subs	r3, r3, r0
 8000ef6:	280a      	cmp	r0, #10
 8000ef8:	dc11      	bgt.n	8000f1e <__aeabi_ui2d+0x36>
 8000efa:	220b      	movs	r2, #11
 8000efc:	0021      	movs	r1, r4
 8000efe:	1a12      	subs	r2, r2, r0
 8000f00:	40d1      	lsrs	r1, r2
 8000f02:	3015      	adds	r0, #21
 8000f04:	030a      	lsls	r2, r1, #12
 8000f06:	055b      	lsls	r3, r3, #21
 8000f08:	4084      	lsls	r4, r0
 8000f0a:	0b12      	lsrs	r2, r2, #12
 8000f0c:	0d5b      	lsrs	r3, r3, #21
 8000f0e:	e001      	b.n	8000f14 <__aeabi_ui2d+0x2c>
 8000f10:	2300      	movs	r3, #0
 8000f12:	2200      	movs	r2, #0
 8000f14:	051b      	lsls	r3, r3, #20
 8000f16:	4313      	orrs	r3, r2
 8000f18:	0020      	movs	r0, r4
 8000f1a:	0019      	movs	r1, r3
 8000f1c:	bd10      	pop	{r4, pc}
 8000f1e:	0022      	movs	r2, r4
 8000f20:	380b      	subs	r0, #11
 8000f22:	4082      	lsls	r2, r0
 8000f24:	055b      	lsls	r3, r3, #21
 8000f26:	0312      	lsls	r2, r2, #12
 8000f28:	2400      	movs	r4, #0
 8000f2a:	0b12      	lsrs	r2, r2, #12
 8000f2c:	0d5b      	lsrs	r3, r3, #21
 8000f2e:	e7f1      	b.n	8000f14 <__aeabi_ui2d+0x2c>
 8000f30:	0000041e 	.word	0x0000041e

08000f34 <__aeabi_cdrcmple>:
 8000f34:	4684      	mov	ip, r0
 8000f36:	1c10      	adds	r0, r2, #0
 8000f38:	4662      	mov	r2, ip
 8000f3a:	468c      	mov	ip, r1
 8000f3c:	1c19      	adds	r1, r3, #0
 8000f3e:	4663      	mov	r3, ip
 8000f40:	e000      	b.n	8000f44 <__aeabi_cdcmpeq>
 8000f42:	46c0      	nop			; (mov r8, r8)

08000f44 <__aeabi_cdcmpeq>:
 8000f44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000f46:	f000 f8ff 	bl	8001148 <__ledf2>
 8000f4a:	2800      	cmp	r0, #0
 8000f4c:	d401      	bmi.n	8000f52 <__aeabi_cdcmpeq+0xe>
 8000f4e:	2100      	movs	r1, #0
 8000f50:	42c8      	cmn	r0, r1
 8000f52:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000f54 <__aeabi_dcmpeq>:
 8000f54:	b510      	push	{r4, lr}
 8000f56:	f000 f849 	bl	8000fec <__eqdf2>
 8000f5a:	4240      	negs	r0, r0
 8000f5c:	3001      	adds	r0, #1
 8000f5e:	bd10      	pop	{r4, pc}

08000f60 <__aeabi_dcmplt>:
 8000f60:	b510      	push	{r4, lr}
 8000f62:	f000 f8f1 	bl	8001148 <__ledf2>
 8000f66:	2800      	cmp	r0, #0
 8000f68:	db01      	blt.n	8000f6e <__aeabi_dcmplt+0xe>
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	bd10      	pop	{r4, pc}
 8000f6e:	2001      	movs	r0, #1
 8000f70:	bd10      	pop	{r4, pc}
 8000f72:	46c0      	nop			; (mov r8, r8)

08000f74 <__aeabi_dcmple>:
 8000f74:	b510      	push	{r4, lr}
 8000f76:	f000 f8e7 	bl	8001148 <__ledf2>
 8000f7a:	2800      	cmp	r0, #0
 8000f7c:	dd01      	ble.n	8000f82 <__aeabi_dcmple+0xe>
 8000f7e:	2000      	movs	r0, #0
 8000f80:	bd10      	pop	{r4, pc}
 8000f82:	2001      	movs	r0, #1
 8000f84:	bd10      	pop	{r4, pc}
 8000f86:	46c0      	nop			; (mov r8, r8)

08000f88 <__aeabi_dcmpgt>:
 8000f88:	b510      	push	{r4, lr}
 8000f8a:	f000 f86b 	bl	8001064 <__gedf2>
 8000f8e:	2800      	cmp	r0, #0
 8000f90:	dc01      	bgt.n	8000f96 <__aeabi_dcmpgt+0xe>
 8000f92:	2000      	movs	r0, #0
 8000f94:	bd10      	pop	{r4, pc}
 8000f96:	2001      	movs	r0, #1
 8000f98:	bd10      	pop	{r4, pc}
 8000f9a:	46c0      	nop			; (mov r8, r8)

08000f9c <__aeabi_dcmpge>:
 8000f9c:	b510      	push	{r4, lr}
 8000f9e:	f000 f861 	bl	8001064 <__gedf2>
 8000fa2:	2800      	cmp	r0, #0
 8000fa4:	da01      	bge.n	8000faa <__aeabi_dcmpge+0xe>
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	bd10      	pop	{r4, pc}
 8000faa:	2001      	movs	r0, #1
 8000fac:	bd10      	pop	{r4, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)

08000fb0 <__clzsi2>:
 8000fb0:	211c      	movs	r1, #28
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	041b      	lsls	r3, r3, #16
 8000fb6:	4298      	cmp	r0, r3
 8000fb8:	d301      	bcc.n	8000fbe <__clzsi2+0xe>
 8000fba:	0c00      	lsrs	r0, r0, #16
 8000fbc:	3910      	subs	r1, #16
 8000fbe:	0a1b      	lsrs	r3, r3, #8
 8000fc0:	4298      	cmp	r0, r3
 8000fc2:	d301      	bcc.n	8000fc8 <__clzsi2+0x18>
 8000fc4:	0a00      	lsrs	r0, r0, #8
 8000fc6:	3908      	subs	r1, #8
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	4298      	cmp	r0, r3
 8000fcc:	d301      	bcc.n	8000fd2 <__clzsi2+0x22>
 8000fce:	0900      	lsrs	r0, r0, #4
 8000fd0:	3904      	subs	r1, #4
 8000fd2:	a202      	add	r2, pc, #8	; (adr r2, 8000fdc <__clzsi2+0x2c>)
 8000fd4:	5c10      	ldrb	r0, [r2, r0]
 8000fd6:	1840      	adds	r0, r0, r1
 8000fd8:	4770      	bx	lr
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	02020304 	.word	0x02020304
 8000fe0:	01010101 	.word	0x01010101
	...

08000fec <__eqdf2>:
 8000fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fee:	464f      	mov	r7, r9
 8000ff0:	4646      	mov	r6, r8
 8000ff2:	46d6      	mov	lr, sl
 8000ff4:	4694      	mov	ip, r2
 8000ff6:	4691      	mov	r9, r2
 8000ff8:	031a      	lsls	r2, r3, #12
 8000ffa:	0b12      	lsrs	r2, r2, #12
 8000ffc:	4d18      	ldr	r5, [pc, #96]	; (8001060 <__eqdf2+0x74>)
 8000ffe:	b5c0      	push	{r6, r7, lr}
 8001000:	004c      	lsls	r4, r1, #1
 8001002:	030f      	lsls	r7, r1, #12
 8001004:	4692      	mov	sl, r2
 8001006:	005a      	lsls	r2, r3, #1
 8001008:	0006      	movs	r6, r0
 800100a:	4680      	mov	r8, r0
 800100c:	0b3f      	lsrs	r7, r7, #12
 800100e:	2001      	movs	r0, #1
 8001010:	0d64      	lsrs	r4, r4, #21
 8001012:	0fc9      	lsrs	r1, r1, #31
 8001014:	0d52      	lsrs	r2, r2, #21
 8001016:	0fdb      	lsrs	r3, r3, #31
 8001018:	42ac      	cmp	r4, r5
 800101a:	d00a      	beq.n	8001032 <__eqdf2+0x46>
 800101c:	42aa      	cmp	r2, r5
 800101e:	d003      	beq.n	8001028 <__eqdf2+0x3c>
 8001020:	4294      	cmp	r4, r2
 8001022:	d101      	bne.n	8001028 <__eqdf2+0x3c>
 8001024:	4557      	cmp	r7, sl
 8001026:	d00d      	beq.n	8001044 <__eqdf2+0x58>
 8001028:	bce0      	pop	{r5, r6, r7}
 800102a:	46ba      	mov	sl, r7
 800102c:	46b1      	mov	r9, r6
 800102e:	46a8      	mov	r8, r5
 8001030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001032:	003d      	movs	r5, r7
 8001034:	4335      	orrs	r5, r6
 8001036:	d1f7      	bne.n	8001028 <__eqdf2+0x3c>
 8001038:	42a2      	cmp	r2, r4
 800103a:	d1f5      	bne.n	8001028 <__eqdf2+0x3c>
 800103c:	4652      	mov	r2, sl
 800103e:	4665      	mov	r5, ip
 8001040:	432a      	orrs	r2, r5
 8001042:	d1f1      	bne.n	8001028 <__eqdf2+0x3c>
 8001044:	2001      	movs	r0, #1
 8001046:	45c8      	cmp	r8, r9
 8001048:	d1ee      	bne.n	8001028 <__eqdf2+0x3c>
 800104a:	4299      	cmp	r1, r3
 800104c:	d006      	beq.n	800105c <__eqdf2+0x70>
 800104e:	2c00      	cmp	r4, #0
 8001050:	d1ea      	bne.n	8001028 <__eqdf2+0x3c>
 8001052:	433e      	orrs	r6, r7
 8001054:	0030      	movs	r0, r6
 8001056:	1e46      	subs	r6, r0, #1
 8001058:	41b0      	sbcs	r0, r6
 800105a:	e7e5      	b.n	8001028 <__eqdf2+0x3c>
 800105c:	2000      	movs	r0, #0
 800105e:	e7e3      	b.n	8001028 <__eqdf2+0x3c>
 8001060:	000007ff 	.word	0x000007ff

08001064 <__gedf2>:
 8001064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001066:	464e      	mov	r6, r9
 8001068:	4645      	mov	r5, r8
 800106a:	4657      	mov	r7, sl
 800106c:	46de      	mov	lr, fp
 800106e:	0004      	movs	r4, r0
 8001070:	0018      	movs	r0, r3
 8001072:	b5e0      	push	{r5, r6, r7, lr}
 8001074:	0016      	movs	r6, r2
 8001076:	031b      	lsls	r3, r3, #12
 8001078:	0b1b      	lsrs	r3, r3, #12
 800107a:	4d32      	ldr	r5, [pc, #200]	; (8001144 <__gedf2+0xe0>)
 800107c:	030f      	lsls	r7, r1, #12
 800107e:	004a      	lsls	r2, r1, #1
 8001080:	4699      	mov	r9, r3
 8001082:	0043      	lsls	r3, r0, #1
 8001084:	46a4      	mov	ip, r4
 8001086:	46b0      	mov	r8, r6
 8001088:	0b3f      	lsrs	r7, r7, #12
 800108a:	0d52      	lsrs	r2, r2, #21
 800108c:	0fc9      	lsrs	r1, r1, #31
 800108e:	0d5b      	lsrs	r3, r3, #21
 8001090:	0fc0      	lsrs	r0, r0, #31
 8001092:	42aa      	cmp	r2, r5
 8001094:	d029      	beq.n	80010ea <__gedf2+0x86>
 8001096:	42ab      	cmp	r3, r5
 8001098:	d018      	beq.n	80010cc <__gedf2+0x68>
 800109a:	2a00      	cmp	r2, #0
 800109c:	d12a      	bne.n	80010f4 <__gedf2+0x90>
 800109e:	433c      	orrs	r4, r7
 80010a0:	46a3      	mov	fp, r4
 80010a2:	4265      	negs	r5, r4
 80010a4:	4165      	adcs	r5, r4
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d102      	bne.n	80010b0 <__gedf2+0x4c>
 80010aa:	464c      	mov	r4, r9
 80010ac:	4326      	orrs	r6, r4
 80010ae:	d027      	beq.n	8001100 <__gedf2+0x9c>
 80010b0:	2d00      	cmp	r5, #0
 80010b2:	d115      	bne.n	80010e0 <__gedf2+0x7c>
 80010b4:	4281      	cmp	r1, r0
 80010b6:	d028      	beq.n	800110a <__gedf2+0xa6>
 80010b8:	2002      	movs	r0, #2
 80010ba:	3901      	subs	r1, #1
 80010bc:	4008      	ands	r0, r1
 80010be:	3801      	subs	r0, #1
 80010c0:	bcf0      	pop	{r4, r5, r6, r7}
 80010c2:	46bb      	mov	fp, r7
 80010c4:	46b2      	mov	sl, r6
 80010c6:	46a9      	mov	r9, r5
 80010c8:	46a0      	mov	r8, r4
 80010ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010cc:	464d      	mov	r5, r9
 80010ce:	432e      	orrs	r6, r5
 80010d0:	d12f      	bne.n	8001132 <__gedf2+0xce>
 80010d2:	2a00      	cmp	r2, #0
 80010d4:	d1ee      	bne.n	80010b4 <__gedf2+0x50>
 80010d6:	433c      	orrs	r4, r7
 80010d8:	4265      	negs	r5, r4
 80010da:	4165      	adcs	r5, r4
 80010dc:	2d00      	cmp	r5, #0
 80010de:	d0e9      	beq.n	80010b4 <__gedf2+0x50>
 80010e0:	2800      	cmp	r0, #0
 80010e2:	d1ed      	bne.n	80010c0 <__gedf2+0x5c>
 80010e4:	2001      	movs	r0, #1
 80010e6:	4240      	negs	r0, r0
 80010e8:	e7ea      	b.n	80010c0 <__gedf2+0x5c>
 80010ea:	003d      	movs	r5, r7
 80010ec:	4325      	orrs	r5, r4
 80010ee:	d120      	bne.n	8001132 <__gedf2+0xce>
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d0eb      	beq.n	80010cc <__gedf2+0x68>
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1dd      	bne.n	80010b4 <__gedf2+0x50>
 80010f8:	464c      	mov	r4, r9
 80010fa:	4326      	orrs	r6, r4
 80010fc:	d1da      	bne.n	80010b4 <__gedf2+0x50>
 80010fe:	e7db      	b.n	80010b8 <__gedf2+0x54>
 8001100:	465b      	mov	r3, fp
 8001102:	2000      	movs	r0, #0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0db      	beq.n	80010c0 <__gedf2+0x5c>
 8001108:	e7d6      	b.n	80010b8 <__gedf2+0x54>
 800110a:	429a      	cmp	r2, r3
 800110c:	dc0a      	bgt.n	8001124 <__gedf2+0xc0>
 800110e:	dbe7      	blt.n	80010e0 <__gedf2+0x7c>
 8001110:	454f      	cmp	r7, r9
 8001112:	d8d1      	bhi.n	80010b8 <__gedf2+0x54>
 8001114:	d010      	beq.n	8001138 <__gedf2+0xd4>
 8001116:	2000      	movs	r0, #0
 8001118:	454f      	cmp	r7, r9
 800111a:	d2d1      	bcs.n	80010c0 <__gedf2+0x5c>
 800111c:	2900      	cmp	r1, #0
 800111e:	d0e1      	beq.n	80010e4 <__gedf2+0x80>
 8001120:	0008      	movs	r0, r1
 8001122:	e7cd      	b.n	80010c0 <__gedf2+0x5c>
 8001124:	4243      	negs	r3, r0
 8001126:	4158      	adcs	r0, r3
 8001128:	2302      	movs	r3, #2
 800112a:	4240      	negs	r0, r0
 800112c:	4018      	ands	r0, r3
 800112e:	3801      	subs	r0, #1
 8001130:	e7c6      	b.n	80010c0 <__gedf2+0x5c>
 8001132:	2002      	movs	r0, #2
 8001134:	4240      	negs	r0, r0
 8001136:	e7c3      	b.n	80010c0 <__gedf2+0x5c>
 8001138:	45c4      	cmp	ip, r8
 800113a:	d8bd      	bhi.n	80010b8 <__gedf2+0x54>
 800113c:	2000      	movs	r0, #0
 800113e:	45c4      	cmp	ip, r8
 8001140:	d2be      	bcs.n	80010c0 <__gedf2+0x5c>
 8001142:	e7eb      	b.n	800111c <__gedf2+0xb8>
 8001144:	000007ff 	.word	0x000007ff

08001148 <__ledf2>:
 8001148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114a:	464e      	mov	r6, r9
 800114c:	4645      	mov	r5, r8
 800114e:	4657      	mov	r7, sl
 8001150:	46de      	mov	lr, fp
 8001152:	0004      	movs	r4, r0
 8001154:	0018      	movs	r0, r3
 8001156:	b5e0      	push	{r5, r6, r7, lr}
 8001158:	0016      	movs	r6, r2
 800115a:	031b      	lsls	r3, r3, #12
 800115c:	0b1b      	lsrs	r3, r3, #12
 800115e:	4d31      	ldr	r5, [pc, #196]	; (8001224 <__ledf2+0xdc>)
 8001160:	030f      	lsls	r7, r1, #12
 8001162:	004a      	lsls	r2, r1, #1
 8001164:	4699      	mov	r9, r3
 8001166:	0043      	lsls	r3, r0, #1
 8001168:	46a4      	mov	ip, r4
 800116a:	46b0      	mov	r8, r6
 800116c:	0b3f      	lsrs	r7, r7, #12
 800116e:	0d52      	lsrs	r2, r2, #21
 8001170:	0fc9      	lsrs	r1, r1, #31
 8001172:	0d5b      	lsrs	r3, r3, #21
 8001174:	0fc0      	lsrs	r0, r0, #31
 8001176:	42aa      	cmp	r2, r5
 8001178:	d011      	beq.n	800119e <__ledf2+0x56>
 800117a:	42ab      	cmp	r3, r5
 800117c:	d014      	beq.n	80011a8 <__ledf2+0x60>
 800117e:	2a00      	cmp	r2, #0
 8001180:	d12f      	bne.n	80011e2 <__ledf2+0x9a>
 8001182:	433c      	orrs	r4, r7
 8001184:	46a3      	mov	fp, r4
 8001186:	4265      	negs	r5, r4
 8001188:	4165      	adcs	r5, r4
 800118a:	2b00      	cmp	r3, #0
 800118c:	d114      	bne.n	80011b8 <__ledf2+0x70>
 800118e:	464c      	mov	r4, r9
 8001190:	4326      	orrs	r6, r4
 8001192:	d111      	bne.n	80011b8 <__ledf2+0x70>
 8001194:	465b      	mov	r3, fp
 8001196:	2000      	movs	r0, #0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d017      	beq.n	80011cc <__ledf2+0x84>
 800119c:	e010      	b.n	80011c0 <__ledf2+0x78>
 800119e:	003d      	movs	r5, r7
 80011a0:	4325      	orrs	r5, r4
 80011a2:	d112      	bne.n	80011ca <__ledf2+0x82>
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d11c      	bne.n	80011e2 <__ledf2+0x9a>
 80011a8:	464d      	mov	r5, r9
 80011aa:	432e      	orrs	r6, r5
 80011ac:	d10d      	bne.n	80011ca <__ledf2+0x82>
 80011ae:	2a00      	cmp	r2, #0
 80011b0:	d104      	bne.n	80011bc <__ledf2+0x74>
 80011b2:	433c      	orrs	r4, r7
 80011b4:	4265      	negs	r5, r4
 80011b6:	4165      	adcs	r5, r4
 80011b8:	2d00      	cmp	r5, #0
 80011ba:	d10d      	bne.n	80011d8 <__ledf2+0x90>
 80011bc:	4281      	cmp	r1, r0
 80011be:	d016      	beq.n	80011ee <__ledf2+0xa6>
 80011c0:	2002      	movs	r0, #2
 80011c2:	3901      	subs	r1, #1
 80011c4:	4008      	ands	r0, r1
 80011c6:	3801      	subs	r0, #1
 80011c8:	e000      	b.n	80011cc <__ledf2+0x84>
 80011ca:	2002      	movs	r0, #2
 80011cc:	bcf0      	pop	{r4, r5, r6, r7}
 80011ce:	46bb      	mov	fp, r7
 80011d0:	46b2      	mov	sl, r6
 80011d2:	46a9      	mov	r9, r5
 80011d4:	46a0      	mov	r8, r4
 80011d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d8:	2800      	cmp	r0, #0
 80011da:	d1f7      	bne.n	80011cc <__ledf2+0x84>
 80011dc:	2001      	movs	r0, #1
 80011de:	4240      	negs	r0, r0
 80011e0:	e7f4      	b.n	80011cc <__ledf2+0x84>
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1ea      	bne.n	80011bc <__ledf2+0x74>
 80011e6:	464c      	mov	r4, r9
 80011e8:	4326      	orrs	r6, r4
 80011ea:	d1e7      	bne.n	80011bc <__ledf2+0x74>
 80011ec:	e7e8      	b.n	80011c0 <__ledf2+0x78>
 80011ee:	429a      	cmp	r2, r3
 80011f0:	dd06      	ble.n	8001200 <__ledf2+0xb8>
 80011f2:	4243      	negs	r3, r0
 80011f4:	4158      	adcs	r0, r3
 80011f6:	2302      	movs	r3, #2
 80011f8:	4240      	negs	r0, r0
 80011fa:	4018      	ands	r0, r3
 80011fc:	3801      	subs	r0, #1
 80011fe:	e7e5      	b.n	80011cc <__ledf2+0x84>
 8001200:	429a      	cmp	r2, r3
 8001202:	dbe9      	blt.n	80011d8 <__ledf2+0x90>
 8001204:	454f      	cmp	r7, r9
 8001206:	d8db      	bhi.n	80011c0 <__ledf2+0x78>
 8001208:	d006      	beq.n	8001218 <__ledf2+0xd0>
 800120a:	2000      	movs	r0, #0
 800120c:	454f      	cmp	r7, r9
 800120e:	d2dd      	bcs.n	80011cc <__ledf2+0x84>
 8001210:	2900      	cmp	r1, #0
 8001212:	d0e3      	beq.n	80011dc <__ledf2+0x94>
 8001214:	0008      	movs	r0, r1
 8001216:	e7d9      	b.n	80011cc <__ledf2+0x84>
 8001218:	45c4      	cmp	ip, r8
 800121a:	d8d1      	bhi.n	80011c0 <__ledf2+0x78>
 800121c:	2000      	movs	r0, #0
 800121e:	45c4      	cmp	ip, r8
 8001220:	d2d4      	bcs.n	80011cc <__ledf2+0x84>
 8001222:	e7f5      	b.n	8001210 <__ledf2+0xc8>
 8001224:	000007ff 	.word	0x000007ff

08001228 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001228:	b5b0      	push	{r4, r5, r7, lr}
 800122a:	b08a      	sub	sp, #40	; 0x28
 800122c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800122e:	f000 fea1 	bl	8001f74 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001232:	f000 f883 	bl	800133c <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001236:	f000 f947 	bl	80014c8 <MX_GPIO_Init>
	MX_SPI1_Init();
 800123a:	f000 f8d7 	bl	80013ec <MX_SPI1_Init>
	MX_USART1_UART_Init();
 800123e:	f000 f913 	bl	8001468 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */



	rfm69_init(12, NODEID, NETWORKID);
 8001242:	2264      	movs	r2, #100	; 0x64
 8001244:	2101      	movs	r1, #1
 8001246:	200c      	movs	r0, #12
 8001248:	f000 fa32 	bl	80016b0 <rfm69_init>

	uint8_t RxBuffer[30] = { };
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	3304      	adds	r3, #4
 8001254:	221a      	movs	r2, #26
 8001256:	2100      	movs	r1, #0
 8001258:	0018      	movs	r0, r3
 800125a:	f002 ffb3 	bl	80041c4 <memset>

	uint32_t rfm_freq = rfm69_get_frequency();
 800125e:	f000 fa01 	bl	8001664 <rfm69_get_frequency>
 8001262:	0003      	movs	r3, r0
 8001264:	627b      	str	r3, [r7, #36]	; 0x24
	sprintf(RxBuffer, "RFM Freq: %u Hz\r\n", rfm_freq);
 8001266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001268:	492e      	ldr	r1, [pc, #184]	; (8001324 <main+0xfc>)
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	0018      	movs	r0, r3
 800126e:	f002 ffb1 	bl	80041d4 <siprintf>
	HAL_UART_Transmit(&huart1, RxBuffer, strlen(RxBuffer), 100);
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	0018      	movs	r0, r3
 8001276:	f7fe ff47 	bl	8000108 <strlen>
 800127a:	0003      	movs	r3, r0
 800127c:	b29a      	uxth	r2, r3
 800127e:	1d39      	adds	r1, r7, #4
 8001280:	4829      	ldr	r0, [pc, #164]	; (8001328 <main+0x100>)
 8001282:	2364      	movs	r3, #100	; 0x64
 8001284:	f002 fc10 	bl	8003aa8 <HAL_UART_Transmit>

	uint8_t rfm_temperature = rfm69_readTemperature();
 8001288:	2523      	movs	r5, #35	; 0x23
 800128a:	197c      	adds	r4, r7, r5
 800128c:	f000 fc26 	bl	8001adc <rfm69_readTemperature>
 8001290:	0003      	movs	r3, r0
 8001292:	7023      	strb	r3, [r4, #0]
	sprintf(RxBuffer, "RFM Temperature: %u degree\r\n", rfm_temperature);
 8001294:	197b      	adds	r3, r7, r5
 8001296:	781a      	ldrb	r2, [r3, #0]
 8001298:	4924      	ldr	r1, [pc, #144]	; (800132c <main+0x104>)
 800129a:	1d3b      	adds	r3, r7, #4
 800129c:	0018      	movs	r0, r3
 800129e:	f002 ff99 	bl	80041d4 <siprintf>
	HAL_UART_Transmit(&huart1, RxBuffer, strlen(RxBuffer), 100);
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7fe ff2f 	bl	8000108 <strlen>
 80012aa:	0003      	movs	r3, r0
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	1d39      	adds	r1, r7, #4
 80012b0:	481d      	ldr	r0, [pc, #116]	; (8001328 <main+0x100>)
 80012b2:	2364      	movs	r3, #100	; 0x64
 80012b4:	f002 fbf8 	bl	8003aa8 <HAL_UART_Transmit>

	uint8_t rfm_power_level = rfm69_getPowerLevel();
 80012b8:	2522      	movs	r5, #34	; 0x22
 80012ba:	197c      	adds	r4, r7, r5
 80012bc:	f000 fc2c 	bl	8001b18 <rfm69_getPowerLevel>
 80012c0:	0003      	movs	r3, r0
 80012c2:	7023      	strb	r3, [r4, #0]
	sprintf(RxBuffer, "RFM Power level: %u dBm\r\n", rfm_power_level);
 80012c4:	197b      	adds	r3, r7, r5
 80012c6:	781a      	ldrb	r2, [r3, #0]
 80012c8:	4919      	ldr	r1, [pc, #100]	; (8001330 <main+0x108>)
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	0018      	movs	r0, r3
 80012ce:	f002 ff81 	bl	80041d4 <siprintf>
	HAL_UART_Transmit(&huart1, RxBuffer, strlen(RxBuffer), 100);
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7fe ff17 	bl	8000108 <strlen>
 80012da:	0003      	movs	r3, r0
 80012dc:	b29a      	uxth	r2, r3
 80012de:	1d39      	adds	r1, r7, #4
 80012e0:	4811      	ldr	r0, [pc, #68]	; (8001328 <main+0x100>)
 80012e2:	2364      	movs	r3, #100	; 0x64
 80012e4:	f002 fbe0 	bl	8003aa8 <HAL_UART_Transmit>

    rfm69_encrypt(ENCRYPTKEY);
 80012e8:	4b12      	ldr	r3, [pc, #72]	; (8001334 <main+0x10c>)
 80012ea:	0018      	movs	r0, r3
 80012ec:	f000 fc84 	bl	8001bf8 <rfm69_encrypt>
    rfm69_promiscuous(true);
 80012f0:	2001      	movs	r0, #1
 80012f2:	f000 fccf 	bl	8001c94 <rfm69_promiscuous>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if(rfm69_receiveDone()){
 80012f6:	f000 fc19 	bl	8001b2c <rfm69_receiveDone>
 80012fa:	1e03      	subs	r3, r0, #0
 80012fc:	d0fb      	beq.n	80012f6 <main+0xce>
			sprintf(RxBuffer, "Received Data!!!\r\n");
 80012fe:	4a0e      	ldr	r2, [pc, #56]	; (8001338 <main+0x110>)
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	0011      	movs	r1, r2
 8001304:	0018      	movs	r0, r3
 8001306:	f002 ff65 	bl	80041d4 <siprintf>
				HAL_UART_Transmit(&huart1, RxBuffer, strlen(RxBuffer), 100);
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	0018      	movs	r0, r3
 800130e:	f7fe fefb 	bl	8000108 <strlen>
 8001312:	0003      	movs	r3, r0
 8001314:	b29a      	uxth	r2, r3
 8001316:	1d39      	adds	r1, r7, #4
 8001318:	4803      	ldr	r0, [pc, #12]	; (8001328 <main+0x100>)
 800131a:	2364      	movs	r3, #100	; 0x64
 800131c:	f002 fbc4 	bl	8003aa8 <HAL_UART_Transmit>
		if(rfm69_receiveDone()){
 8001320:	e7e9      	b.n	80012f6 <main+0xce>
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	08004a38 	.word	0x08004a38
 8001328:	2000009c 	.word	0x2000009c
 800132c:	08004a4c 	.word	0x08004a4c
 8001330:	08004a6c 	.word	0x08004a6c
 8001334:	08004a88 	.word	0x08004a88
 8001338:	08004a9c 	.word	0x08004a9c

0800133c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b097      	sub	sp, #92	; 0x5c
 8001340:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001342:	2428      	movs	r4, #40	; 0x28
 8001344:	193b      	adds	r3, r7, r4
 8001346:	0018      	movs	r0, r3
 8001348:	2330      	movs	r3, #48	; 0x30
 800134a:	001a      	movs	r2, r3
 800134c:	2100      	movs	r1, #0
 800134e:	f002 ff39 	bl	80041c4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001352:	2318      	movs	r3, #24
 8001354:	18fb      	adds	r3, r7, r3
 8001356:	0018      	movs	r0, r3
 8001358:	2310      	movs	r3, #16
 800135a:	001a      	movs	r2, r3
 800135c:	2100      	movs	r1, #0
 800135e:	f002 ff31 	bl	80041c4 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	0018      	movs	r0, r3
 8001366:	2314      	movs	r3, #20
 8001368:	001a      	movs	r2, r3
 800136a:	2100      	movs	r1, #0
 800136c:	f002 ff2a 	bl	80041c4 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001370:	0021      	movs	r1, r4
 8001372:	187b      	adds	r3, r7, r1
 8001374:	2202      	movs	r2, #2
 8001376:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001378:	187b      	adds	r3, r7, r1
 800137a:	2201      	movs	r2, #1
 800137c:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800137e:	187b      	adds	r3, r7, r1
 8001380:	2210      	movs	r2, #16
 8001382:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001384:	187b      	adds	r3, r7, r1
 8001386:	2200      	movs	r2, #0
 8001388:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800138a:	187b      	adds	r3, r7, r1
 800138c:	0018      	movs	r0, r3
 800138e:	f001 f8a1 	bl	80024d4 <HAL_RCC_OscConfig>
 8001392:	1e03      	subs	r3, r0, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x5e>
		Error_Handler();
 8001396:	f000 f8ed 	bl	8001574 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800139a:	2118      	movs	r1, #24
 800139c:	187b      	adds	r3, r7, r1
 800139e:	2207      	movs	r2, #7
 80013a0:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013a2:	187b      	adds	r3, r7, r1
 80013a4:	2200      	movs	r2, #0
 80013a6:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	2200      	movs	r2, #0
 80013b2:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80013b4:	187b      	adds	r3, r7, r1
 80013b6:	2100      	movs	r1, #0
 80013b8:	0018      	movs	r0, r3
 80013ba:	f001 fba5 	bl	8002b08 <HAL_RCC_ClockConfig>
 80013be:	1e03      	subs	r3, r0, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0x8a>
		Error_Handler();
 80013c2:	f000 f8d7 	bl	8001574 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	0018      	movs	r0, r3
 80013d6:	f001 fce9 	bl	8002dac <HAL_RCCEx_PeriphCLKConfig>
 80013da:	1e03      	subs	r3, r0, #0
 80013dc:	d001      	beq.n	80013e2 <SystemClock_Config+0xa6>
		Error_Handler();
 80013de:	f000 f8c9 	bl	8001574 <Error_Handler>
	}
}
 80013e2:	46c0      	nop			; (mov r8, r8)
 80013e4:	46bd      	mov	sp, r7
 80013e6:	b017      	add	sp, #92	; 0x5c
 80013e8:	bd90      	pop	{r4, r7, pc}
	...

080013ec <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80013f0:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <MX_SPI1_Init+0x74>)
 80013f2:	4a1c      	ldr	r2, [pc, #112]	; (8001464 <MX_SPI1_Init+0x78>)
 80013f4:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80013f6:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <MX_SPI1_Init+0x74>)
 80013f8:	2282      	movs	r2, #130	; 0x82
 80013fa:	0052      	lsls	r2, r2, #1
 80013fc:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013fe:	4b18      	ldr	r3, [pc, #96]	; (8001460 <MX_SPI1_Init+0x74>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001404:	4b16      	ldr	r3, [pc, #88]	; (8001460 <MX_SPI1_Init+0x74>)
 8001406:	22e0      	movs	r2, #224	; 0xe0
 8001408:	00d2      	lsls	r2, r2, #3
 800140a:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <MX_SPI1_Init+0x74>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001412:	4b13      	ldr	r3, [pc, #76]	; (8001460 <MX_SPI1_Init+0x74>)
 8001414:	2201      	movs	r2, #1
 8001416:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <MX_SPI1_Init+0x74>)
 800141a:	2280      	movs	r2, #128	; 0x80
 800141c:	0092      	lsls	r2, r2, #2
 800141e:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001420:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <MX_SPI1_Init+0x74>)
 8001422:	2210      	movs	r2, #16
 8001424:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001426:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <MX_SPI1_Init+0x74>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <MX_SPI1_Init+0x74>)
 800142e:	2200      	movs	r2, #0
 8001430:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <MX_SPI1_Init+0x74>)
 8001434:	2200      	movs	r2, #0
 8001436:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <MX_SPI1_Init+0x74>)
 800143a:	2207      	movs	r2, #7
 800143c:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <MX_SPI1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <MX_SPI1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800144a:	4b05      	ldr	r3, [pc, #20]	; (8001460 <MX_SPI1_Init+0x74>)
 800144c:	0018      	movs	r0, r3
 800144e:	f001 fd8b 	bl	8002f68 <HAL_SPI_Init>
 8001452:	1e03      	subs	r3, r0, #0
 8001454:	d001      	beq.n	800145a <MX_SPI1_Init+0x6e>
		Error_Handler();
 8001456:	f000 f88d 	bl	8001574 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000120 	.word	0x20000120
 8001464:	40013000 	.word	0x40013000

08001468 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 800146e:	4a15      	ldr	r2, [pc, #84]	; (80014c4 <MX_USART1_UART_Init+0x5c>)
 8001470:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001472:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 8001474:	22e1      	movs	r2, #225	; 0xe1
 8001476:	0252      	lsls	r2, r2, #9
 8001478:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001480:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 800148e:	220c      	movs	r2, #12
 8001490:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001498:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 800149a:	2200      	movs	r2, #0
 800149c:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <MX_USART1_UART_Init+0x58>)
 80014ac:	0018      	movs	r0, r3
 80014ae:	f002 faa7 	bl	8003a00 <HAL_UART_Init>
 80014b2:	1e03      	subs	r3, r0, #0
 80014b4:	d001      	beq.n	80014ba <MX_USART1_UART_Init+0x52>
		Error_Handler();
 80014b6:	f000 f85d 	bl	8001574 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000009c 	.word	0x2000009c
 80014c4:	40013800 	.word	0x40013800

080014c8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b089      	sub	sp, #36	; 0x24
 80014cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014ce:	240c      	movs	r4, #12
 80014d0:	193b      	adds	r3, r7, r4
 80014d2:	0018      	movs	r0, r3
 80014d4:	2314      	movs	r3, #20
 80014d6:	001a      	movs	r2, r3
 80014d8:	2100      	movs	r1, #0
 80014da:	f002 fe73 	bl	80041c4 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80014de:	4b24      	ldr	r3, [pc, #144]	; (8001570 <MX_GPIO_Init+0xa8>)
 80014e0:	695a      	ldr	r2, [r3, #20]
 80014e2:	4b23      	ldr	r3, [pc, #140]	; (8001570 <MX_GPIO_Init+0xa8>)
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	03c9      	lsls	r1, r1, #15
 80014e8:	430a      	orrs	r2, r1
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	4b20      	ldr	r3, [pc, #128]	; (8001570 <MX_GPIO_Init+0xa8>)
 80014ee:	695a      	ldr	r2, [r3, #20]
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	03db      	lsls	r3, r3, #15
 80014f4:	4013      	ands	r3, r2
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <MX_GPIO_Init+0xa8>)
 80014fc:	695a      	ldr	r2, [r3, #20]
 80014fe:	4b1c      	ldr	r3, [pc, #112]	; (8001570 <MX_GPIO_Init+0xa8>)
 8001500:	2180      	movs	r1, #128	; 0x80
 8001502:	0289      	lsls	r1, r1, #10
 8001504:	430a      	orrs	r2, r1
 8001506:	615a      	str	r2, [r3, #20]
 8001508:	4b19      	ldr	r3, [pc, #100]	; (8001570 <MX_GPIO_Init+0xa8>)
 800150a:	695a      	ldr	r2, [r3, #20]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	029b      	lsls	r3, r3, #10
 8001510:	4013      	ands	r3, r2
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001516:	4b16      	ldr	r3, [pc, #88]	; (8001570 <MX_GPIO_Init+0xa8>)
 8001518:	695a      	ldr	r2, [r3, #20]
 800151a:	4b15      	ldr	r3, [pc, #84]	; (8001570 <MX_GPIO_Init+0xa8>)
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	02c9      	lsls	r1, r1, #11
 8001520:	430a      	orrs	r2, r1
 8001522:	615a      	str	r2, [r3, #20]
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <MX_GPIO_Init+0xa8>)
 8001526:	695a      	ldr	r2, [r3, #20]
 8001528:	2380      	movs	r3, #128	; 0x80
 800152a:	02db      	lsls	r3, r3, #11
 800152c:	4013      	ands	r3, r2
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, RFM_NSEL_Pin | RFM_RESET_Pin, GPIO_PIN_RESET);
 8001532:	2390      	movs	r3, #144	; 0x90
 8001534:	05db      	lsls	r3, r3, #23
 8001536:	2200      	movs	r2, #0
 8001538:	2118      	movs	r1, #24
 800153a:	0018      	movs	r0, r3
 800153c:	f000 ffac 	bl	8002498 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : RFM_NSEL_Pin RFM_RESET_Pin */
	GPIO_InitStruct.Pin = RFM_NSEL_Pin | RFM_RESET_Pin;
 8001540:	0021      	movs	r1, r4
 8001542:	187b      	adds	r3, r7, r1
 8001544:	2218      	movs	r2, #24
 8001546:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001548:	187b      	adds	r3, r7, r1
 800154a:	2201      	movs	r2, #1
 800154c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	187b      	adds	r3, r7, r1
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001554:	187b      	adds	r3, r7, r1
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155a:	187a      	adds	r2, r7, r1
 800155c:	2390      	movs	r3, #144	; 0x90
 800155e:	05db      	lsls	r3, r3, #23
 8001560:	0011      	movs	r1, r2
 8001562:	0018      	movs	r0, r3
 8001564:	f000 fe28 	bl	80021b8 <HAL_GPIO_Init>

}
 8001568:	46c0      	nop			; (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	b009      	add	sp, #36	; 0x24
 800156e:	bd90      	pop	{r4, r7, pc}
 8001570:	40021000 	.word	0x40021000

08001574 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001578:	b672      	cpsid	i
}
 800157a:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800157c:	e7fe      	b.n	800157c <Error_Handler+0x8>

0800157e <rfm69_select>:
uint8_t _interruptNum;
uint8_t _address;
bool _isRFM69HW = false;
bool _promiscuousMode;

void rfm69_select(void) {
 800157e:	b580      	push	{r7, lr}
 8001580:	af00      	add	r7, sp, #0

	RFM69_SELECT_GPIO->BSRR |= RFM69_SELECT_PIN << 16U; // RESET
 8001582:	2390      	movs	r3, #144	; 0x90
 8001584:	05db      	lsls	r3, r3, #23
 8001586:	699a      	ldr	r2, [r3, #24]
 8001588:	2390      	movs	r3, #144	; 0x90
 800158a:	05db      	lsls	r3, r3, #23
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	0309      	lsls	r1, r1, #12
 8001590:	430a      	orrs	r2, r1
 8001592:	619a      	str	r2, [r3, #24]

}
 8001594:	46c0      	nop			; (mov r8, r8)
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <rfm69_release>:

void rfm69_release(void) {
 800159a:	b580      	push	{r7, lr}
 800159c:	af00      	add	r7, sp, #0

	RFM69_SELECT_GPIO->BSRR |= RFM69_SELECT_PIN; // SET
 800159e:	2390      	movs	r3, #144	; 0x90
 80015a0:	05db      	lsls	r3, r3, #23
 80015a2:	699a      	ldr	r2, [r3, #24]
 80015a4:	2390      	movs	r3, #144	; 0x90
 80015a6:	05db      	lsls	r3, r3, #23
 80015a8:	2108      	movs	r1, #8
 80015aa:	430a      	orrs	r2, r1
 80015ac:	619a      	str	r2, [r3, #24]
}
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <rfm69_read_register>:
}
void rfm69_down_reset_pin(void) {
	RFM69_RESET_GPIO->BSRR |= RFM69_RESET_PIN << 16U; //SET
}

uint8_t rfm69_read_register(uint8_t reg) {
 80015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af02      	add	r7, sp, #8
 80015ba:	0002      	movs	r2, r0
 80015bc:	1dfb      	adds	r3, r7, #7
 80015be:	701a      	strb	r2, [r3, #0]

	uint8_t regval = 0;
 80015c0:	240f      	movs	r4, #15
 80015c2:	193b      	adds	r3, r7, r4
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
	uint8_t zero_byte = 0;
 80015c8:	250e      	movs	r5, #14
 80015ca:	197b      	adds	r3, r7, r5
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
	uint8_t read_data = reg & 0x7F;
 80015d0:	1dfb      	adds	r3, r7, #7
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	227f      	movs	r2, #127	; 0x7f
 80015d6:	4013      	ands	r3, r2
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	260d      	movs	r6, #13
 80015dc:	19bb      	adds	r3, r7, r6
 80015de:	701a      	strb	r2, [r3, #0]

	rfm69_select();
 80015e0:	f7ff ffcd 	bl	800157e <rfm69_select>
	HAL_SPI_Transmit(&rfm_spi, &read_data, 1, 100);
 80015e4:	19b9      	adds	r1, r7, r6
 80015e6:	480a      	ldr	r0, [pc, #40]	; (8001610 <rfm69_read_register+0x5c>)
 80015e8:	2364      	movs	r3, #100	; 0x64
 80015ea:	2201      	movs	r2, #1
 80015ec:	f001 fd74 	bl	80030d8 <HAL_SPI_Transmit>
	HAL_SPI_TransmitReceive(&rfm_spi, (uint8_t*) &zero_byte, (uint8_t*) &regval,
 80015f0:	193a      	adds	r2, r7, r4
 80015f2:	1979      	adds	r1, r7, r5
 80015f4:	4806      	ldr	r0, [pc, #24]	; (8001610 <rfm69_read_register+0x5c>)
 80015f6:	2364      	movs	r3, #100	; 0x64
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2301      	movs	r3, #1
 80015fc:	f001 fec4 	bl	8003388 <HAL_SPI_TransmitReceive>
			1, 100);
	rfm69_release();
 8001600:	f7ff ffcb 	bl	800159a <rfm69_release>

	return regval;
 8001604:	193b      	adds	r3, r7, r4
 8001606:	781b      	ldrb	r3, [r3, #0]

}
 8001608:	0018      	movs	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	b005      	add	sp, #20
 800160e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001610:	20000120 	.word	0x20000120

08001614 <rfm69_write_register>:

void rfm69_write_register(uint8_t reg, uint8_t value) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	0002      	movs	r2, r0
 800161c:	1dfb      	adds	r3, r7, #7
 800161e:	701a      	strb	r2, [r3, #0]
 8001620:	1dbb      	adds	r3, r7, #6
 8001622:	1c0a      	adds	r2, r1, #0
 8001624:	701a      	strb	r2, [r3, #0]
	rfm69_select();
 8001626:	f7ff ffaa 	bl	800157e <rfm69_select>
	uint8_t write_data = reg | 0x80;
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2280      	movs	r2, #128	; 0x80
 8001630:	4252      	negs	r2, r2
 8001632:	4313      	orrs	r3, r2
 8001634:	b2da      	uxtb	r2, r3
 8001636:	210f      	movs	r1, #15
 8001638:	187b      	adds	r3, r7, r1
 800163a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&rfm_spi, (uint8_t*) &write_data, 1, 100);
 800163c:	1879      	adds	r1, r7, r1
 800163e:	4808      	ldr	r0, [pc, #32]	; (8001660 <rfm69_write_register+0x4c>)
 8001640:	2364      	movs	r3, #100	; 0x64
 8001642:	2201      	movs	r2, #1
 8001644:	f001 fd48 	bl	80030d8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&rfm_spi, (uint8_t*) &value, 1, 100);
 8001648:	1db9      	adds	r1, r7, #6
 800164a:	4805      	ldr	r0, [pc, #20]	; (8001660 <rfm69_write_register+0x4c>)
 800164c:	2364      	movs	r3, #100	; 0x64
 800164e:	2201      	movs	r2, #1
 8001650:	f001 fd42 	bl	80030d8 <HAL_SPI_Transmit>
	rfm69_release();
 8001654:	f7ff ffa1 	bl	800159a <rfm69_release>

}
 8001658:	46c0      	nop			; (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	b004      	add	sp, #16
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000120 	.word	0x20000120

08001664 <rfm69_get_frequency>:

uint32_t rfm69_get_frequency(void) {
 8001664:	b5b0      	push	{r4, r5, r7, lr}
 8001666:	af00      	add	r7, sp, #0
	return RFM69_FSTEP
			* (((uint32_t) rfm69_read_register(REG_FRFMSB) << 16)
 8001668:	2007      	movs	r0, #7
 800166a:	f7ff ffa3 	bl	80015b4 <rfm69_read_register>
 800166e:	0003      	movs	r3, r0
 8001670:	041c      	lsls	r4, r3, #16
					+ ((uint16_t) rfm69_read_register(REG_FRFMID) << 8)
 8001672:	2008      	movs	r0, #8
 8001674:	f7ff ff9e 	bl	80015b4 <rfm69_read_register>
 8001678:	0003      	movs	r3, r0
 800167a:	021b      	lsls	r3, r3, #8
 800167c:	18e4      	adds	r4, r4, r3
					+ rfm69_read_register(REG_FRFLSB));
 800167e:	2009      	movs	r0, #9
 8001680:	f7ff ff98 	bl	80015b4 <rfm69_read_register>
 8001684:	0003      	movs	r3, r0
 8001686:	18e3      	adds	r3, r4, r3
			* (((uint32_t) rfm69_read_register(REG_FRFMSB) << 16)
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff fc2d 	bl	8000ee8 <__aeabi_ui2d>
 800168e:	2200      	movs	r2, #0
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <rfm69_get_frequency+0x48>)
 8001692:	f7fe fdf5 	bl	8000280 <__aeabi_dmul>
 8001696:	0002      	movs	r2, r0
 8001698:	000b      	movs	r3, r1
 800169a:	0010      	movs	r0, r2
 800169c:	0019      	movs	r1, r3
 800169e:	f7fe fdd1 	bl	8000244 <__aeabi_d2uiz>
 80016a2:	0003      	movs	r3, r0
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bdb0      	pop	{r4, r5, r7, pc}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	404e8480 	.word	0x404e8480

080016b0 <rfm69_init>:
	rfm69_write_register(0x07, frequency >> 16);
	rfm69_write_register(0x08, frequency >> 8);
	rfm69_write_register(0x09, frequency);
}

bool rfm69_init(uint8_t freqBand, uint8_t nodeID, uint8_t networkID) {
 80016b0:	b590      	push	{r4, r7, lr}
 80016b2:	b091      	sub	sp, #68	; 0x44
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	0004      	movs	r4, r0
 80016b8:	0008      	movs	r0, r1
 80016ba:	0011      	movs	r1, r2
 80016bc:	1dfb      	adds	r3, r7, #7
 80016be:	1c22      	adds	r2, r4, #0
 80016c0:	701a      	strb	r2, [r3, #0]
 80016c2:	1dbb      	adds	r3, r7, #6
 80016c4:	1c02      	adds	r2, r0, #0
 80016c6:	701a      	strb	r2, [r3, #0]
 80016c8:	1d7b      	adds	r3, r7, #5
 80016ca:	1c0a      	adds	r2, r1, #0
 80016cc:	701a      	strb	r2, [r3, #0]
	_powerLevel = 10;
 80016ce:	4b73      	ldr	r3, [pc, #460]	; (800189c <rfm69_init+0x1ec>)
 80016d0:	220a      	movs	r2, #10
 80016d2:	701a      	strb	r2, [r3, #0]
	const uint8_t CONFIG[][2] =
 80016d4:	200c      	movs	r0, #12
 80016d6:	183b      	adds	r3, r7, r0
 80016d8:	4a71      	ldr	r2, [pc, #452]	; (80018a0 <rfm69_init+0x1f0>)
 80016da:	801a      	strh	r2, [r3, #0]
 80016dc:	183b      	adds	r3, r7, r0
 80016de:	2202      	movs	r2, #2
 80016e0:	2102      	movs	r1, #2
 80016e2:	5299      	strh	r1, [r3, r2]
 80016e4:	183b      	adds	r3, r7, r0
 80016e6:	2202      	movs	r2, #2
 80016e8:	809a      	strh	r2, [r3, #4]
 80016ea:	183b      	adds	r3, r7, r0
 80016ec:	2206      	movs	r2, #6
 80016ee:	496d      	ldr	r1, [pc, #436]	; (80018a4 <rfm69_init+0x1f4>)
 80016f0:	5299      	strh	r1, [r3, r2]
 80016f2:	183b      	adds	r3, r7, r0
 80016f4:	4a6c      	ldr	r2, [pc, #432]	; (80018a8 <rfm69_init+0x1f8>)
 80016f6:	811a      	strh	r2, [r3, #8]
 80016f8:	183b      	adds	r3, r7, r0
 80016fa:	220a      	movs	r2, #10
 80016fc:	496b      	ldr	r1, [pc, #428]	; (80018ac <rfm69_init+0x1fc>)
 80016fe:	5299      	strh	r1, [r3, r2]
 8001700:	183b      	adds	r3, r7, r0
 8001702:	4a6b      	ldr	r2, [pc, #428]	; (80018b0 <rfm69_init+0x200>)
 8001704:	819a      	strh	r2, [r3, #12]
 8001706:	183b      	adds	r3, r7, r0
 8001708:	220e      	movs	r2, #14
 800170a:	496a      	ldr	r1, [pc, #424]	; (80018b4 <rfm69_init+0x204>)
 800170c:	5299      	strh	r1, [r3, r2]
 800170e:	183b      	adds	r3, r7, r0
 8001710:	4a69      	ldr	r2, [pc, #420]	; (80018b8 <rfm69_init+0x208>)
 8001712:	821a      	strh	r2, [r3, #16]
 8001714:	183b      	adds	r3, r7, r0
 8001716:	2212      	movs	r2, #18
 8001718:	4968      	ldr	r1, [pc, #416]	; (80018bc <rfm69_init+0x20c>)
 800171a:	5299      	strh	r1, [r3, r2]
 800171c:	183b      	adds	r3, r7, r0
 800171e:	4a68      	ldr	r2, [pc, #416]	; (80018c0 <rfm69_init+0x210>)
 8001720:	829a      	strh	r2, [r3, #20]
 8001722:	183b      	adds	r3, r7, r0
 8001724:	2216      	movs	r2, #22
 8001726:	4967      	ldr	r1, [pc, #412]	; (80018c4 <rfm69_init+0x214>)
 8001728:	5299      	strh	r1, [r3, r2]
 800172a:	183b      	adds	r3, r7, r0
 800172c:	4a66      	ldr	r2, [pc, #408]	; (80018c8 <rfm69_init+0x218>)
 800172e:	831a      	strh	r2, [r3, #24]
 8001730:	183b      	adds	r3, r7, r0
 8001732:	221a      	movs	r2, #26
 8001734:	4965      	ldr	r1, [pc, #404]	; (80018cc <rfm69_init+0x21c>)
 8001736:	5299      	strh	r1, [r3, r2]
 8001738:	183b      	adds	r3, r7, r0
 800173a:	2230      	movs	r2, #48	; 0x30
 800173c:	771a      	strb	r2, [r3, #28]
 800173e:	183b      	adds	r3, r7, r0
 8001740:	1d7a      	adds	r2, r7, #5
 8001742:	7812      	ldrb	r2, [r2, #0]
 8001744:	775a      	strb	r2, [r3, #29]
 8001746:	183b      	adds	r3, r7, r0
 8001748:	221e      	movs	r2, #30
 800174a:	4961      	ldr	r1, [pc, #388]	; (80018d0 <rfm69_init+0x220>)
 800174c:	5299      	strh	r1, [r3, r2]
 800174e:	183b      	adds	r3, r7, r0
 8001750:	4a60      	ldr	r2, [pc, #384]	; (80018d4 <rfm69_init+0x224>)
 8001752:	841a      	strh	r2, [r3, #32]
 8001754:	183b      	adds	r3, r7, r0
 8001756:	2222      	movs	r2, #34	; 0x22
 8001758:	495f      	ldr	r1, [pc, #380]	; (80018d8 <rfm69_init+0x228>)
 800175a:	5299      	strh	r1, [r3, r2]
 800175c:	183b      	adds	r3, r7, r0
 800175e:	4a5f      	ldr	r2, [pc, #380]	; (80018dc <rfm69_init+0x22c>)
 8001760:	849a      	strh	r2, [r3, #36]	; 0x24
 8001762:	183b      	adds	r3, r7, r0
 8001764:	2226      	movs	r2, #38	; 0x26
 8001766:	495e      	ldr	r1, [pc, #376]	; (80018e0 <rfm69_init+0x230>)
 8001768:	5299      	strh	r1, [r3, r2]
 800176a:	183b      	adds	r3, r7, r0
 800176c:	22ff      	movs	r2, #255	; 0xff
 800176e:	851a      	strh	r2, [r3, #40]	; 0x28
							| RF_PACKET2_AUTORXRESTART_ON | RF_PACKET2_AES_OFF }, // RXRESTARTDELAY must match transmitter PA ramp-down time (bitrate dependent)
					//for BR-19200: /* 0x3D */ { REG_PACKETCONFIG2, RF_PACKET2_RXRESTARTDELAY_NONE | RF_PACKET2_AUTORXRESTART_ON | RF_PACKET2_AES_OFF }, // RXRESTARTDELAY must match transmitter PA ramp-down time (bitrate dependent)
					/* 0x6F */{ REG_TESTDAGC, RF_DAGC_IMPROVED_LOWBETA0 }, // run DAGC continuously in RX mode for Fading Margin Improvement, recommended default for AfcLowBetaOn=0
					{ 255, 0 } };

	rfm69_release();
 8001770:	f7ff ff13 	bl	800159a <rfm69_release>
	unsigned long start = HAL_GetTick();
 8001774:	f000 fc58 	bl	8002028 <HAL_GetTick>
 8001778:	0003      	movs	r3, r0
 800177a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t timeout = 50;
 800177c:	2337      	movs	r3, #55	; 0x37
 800177e:	18fb      	adds	r3, r7, r3
 8001780:	2232      	movs	r2, #50	; 0x32
 8001782:	701a      	strb	r2, [r3, #0]
	do
		rfm69_write_register(REG_SYNCVALUE1, 0xAA);
 8001784:	21aa      	movs	r1, #170	; 0xaa
 8001786:	202f      	movs	r0, #47	; 0x2f
 8001788:	f7ff ff44 	bl	8001614 <rfm69_write_register>
	while (rfm69_read_register(REG_SYNCVALUE1) != 0xaa
 800178c:	202f      	movs	r0, #47	; 0x2f
 800178e:	f7ff ff11 	bl	80015b4 <rfm69_read_register>
 8001792:	0003      	movs	r3, r0
			&& HAL_GetTickFreq() - start < timeout);
 8001794:	2baa      	cmp	r3, #170	; 0xaa
 8001796:	d00a      	beq.n	80017ae <rfm69_init+0xfe>
 8001798:	f000 fc50 	bl	800203c <HAL_GetTickFreq>
 800179c:	0003      	movs	r3, r0
 800179e:	001a      	movs	r2, r3
 80017a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017a2:	1ad2      	subs	r2, r2, r3
 80017a4:	2337      	movs	r3, #55	; 0x37
 80017a6:	18fb      	adds	r3, r7, r3
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d3ea      	bcc.n	8001784 <rfm69_init+0xd4>
	start = HAL_GetTick();
 80017ae:	f000 fc3b 	bl	8002028 <HAL_GetTick>
 80017b2:	0003      	movs	r3, r0
 80017b4:	63bb      	str	r3, [r7, #56]	; 0x38
	do
		rfm69_write_register(REG_SYNCVALUE1, 0x55);
 80017b6:	2155      	movs	r1, #85	; 0x55
 80017b8:	202f      	movs	r0, #47	; 0x2f
 80017ba:	f7ff ff2b 	bl	8001614 <rfm69_write_register>
	while (rfm69_read_register(REG_SYNCVALUE1) != 0x55
 80017be:	202f      	movs	r0, #47	; 0x2f
 80017c0:	f7ff fef8 	bl	80015b4 <rfm69_read_register>
 80017c4:	0003      	movs	r3, r0
			&& HAL_GetTickFreq() - start < timeout);
 80017c6:	2b55      	cmp	r3, #85	; 0x55
 80017c8:	d00a      	beq.n	80017e0 <rfm69_init+0x130>
 80017ca:	f000 fc37 	bl	800203c <HAL_GetTickFreq>
 80017ce:	0003      	movs	r3, r0
 80017d0:	001a      	movs	r2, r3
 80017d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017d4:	1ad2      	subs	r2, r2, r3
 80017d6:	2337      	movs	r3, #55	; 0x37
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d3ea      	bcc.n	80017b6 <rfm69_init+0x106>
	for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
 80017e0:	233f      	movs	r3, #63	; 0x3f
 80017e2:	18fb      	adds	r3, r7, r3
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
 80017e8:	e015      	b.n	8001816 <rfm69_init+0x166>
		rfm69_write_register(CONFIG[i][0], CONFIG[i][1]);
 80017ea:	243f      	movs	r4, #63	; 0x3f
 80017ec:	193b      	adds	r3, r7, r4
 80017ee:	781a      	ldrb	r2, [r3, #0]
 80017f0:	210c      	movs	r1, #12
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	0052      	lsls	r2, r2, #1
 80017f6:	5cd0      	ldrb	r0, [r2, r3]
 80017f8:	193b      	adds	r3, r7, r4
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	187a      	adds	r2, r7, r1
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	18d3      	adds	r3, r2, r3
 8001802:	3301      	adds	r3, #1
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	0019      	movs	r1, r3
 8001808:	f7ff ff04 	bl	8001614 <rfm69_write_register>
	for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
 800180c:	193b      	adds	r3, r7, r4
 800180e:	781a      	ldrb	r2, [r3, #0]
 8001810:	193b      	adds	r3, r7, r4
 8001812:	3201      	adds	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	233f      	movs	r3, #63	; 0x3f
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	781a      	ldrb	r2, [r3, #0]
 800181c:	230c      	movs	r3, #12
 800181e:	18fb      	adds	r3, r7, r3
 8001820:	0052      	lsls	r2, r2, #1
 8001822:	5cd3      	ldrb	r3, [r2, r3]
 8001824:	2bff      	cmp	r3, #255	; 0xff
 8001826:	d1e0      	bne.n	80017ea <rfm69_init+0x13a>

	rfm69_encrypt(false);
 8001828:	2000      	movs	r0, #0
 800182a:	f000 f9e5 	bl	8001bf8 <rfm69_encrypt>
	rfm69_set_hi_power(_isRFM69HW);
 800182e:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <rfm69_init+0x234>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	0018      	movs	r0, r3
 8001834:	f000 f916 	bl	8001a64 <rfm69_set_hi_power>
	rfm69_set_mode(RF69_MODE_STANDBY);
 8001838:	2001      	movs	r0, #1
 800183a:	f000 f859 	bl	80018f0 <rfm69_set_mode>
	start = HAL_GetTick();
 800183e:	f000 fbf3 	bl	8002028 <HAL_GetTick>
 8001842:	0003      	movs	r3, r0
 8001844:	63bb      	str	r3, [r7, #56]	; 0x38
	while (((rfm69_read_register(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY)
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	2027      	movs	r0, #39	; 0x27
 800184a:	f7ff feb3 	bl	80015b4 <rfm69_read_register>
 800184e:	0003      	movs	r3, r0
			== 0x00) && HAL_GetTick() - start < timeout)
 8001850:	b25b      	sxtb	r3, r3
	while (((rfm69_read_register(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY)
 8001852:	2b00      	cmp	r3, #0
 8001854:	db09      	blt.n	800186a <rfm69_init+0x1ba>
			== 0x00) && HAL_GetTick() - start < timeout)
 8001856:	f000 fbe7 	bl	8002028 <HAL_GetTick>
 800185a:	0002      	movs	r2, r0
 800185c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800185e:	1ad2      	subs	r2, r2, r3
 8001860:	2337      	movs	r3, #55	; 0x37
 8001862:	18fb      	adds	r3, r7, r3
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	429a      	cmp	r2, r3
 8001868:	d3ee      	bcc.n	8001848 <rfm69_init+0x198>
		; // wait for ModeReady
	if (HAL_GetTick() - start >= timeout) {
 800186a:	f000 fbdd 	bl	8002028 <HAL_GetTick>
 800186e:	0002      	movs	r2, r0
 8001870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001872:	1ad2      	subs	r2, r2, r3
 8001874:	2337      	movs	r3, #55	; 0x37
 8001876:	18fb      	adds	r3, r7, r3
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d301      	bcc.n	8001882 <rfm69_init+0x1d2>
		return false;
 800187e:	2300      	movs	r3, #0
 8001880:	e007      	b.n	8001892 <rfm69_init+0x1e2>
	}
	_inISR = false;
 8001882:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <rfm69_init+0x238>)
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]
	//attachInterrupt(_interruptNum, RFM69::isr0, RISING);
	//selfPointer = this;
	_address = nodeID;
 8001888:	4b18      	ldr	r3, [pc, #96]	; (80018ec <rfm69_init+0x23c>)
 800188a:	1dba      	adds	r2, r7, #6
 800188c:	7812      	ldrb	r2, [r2, #0]
 800188e:	701a      	strb	r2, [r3, #0]
	return true;
 8001890:	2301      	movs	r3, #1

}
 8001892:	0018      	movs	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	b011      	add	sp, #68	; 0x44
 8001898:	bd90      	pop	{r4, r7, pc}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	20000185 	.word	0x20000185
 80018a0:	00000401 	.word	0x00000401
 80018a4:	00000203 	.word	0x00000203
 80018a8:	00004004 	.word	0x00004004
 80018ac:	00000305 	.word	0x00000305
 80018b0:	00003306 	.word	0x00003306
 80018b4:	00004219 	.word	0x00004219
 80018b8:	00004025 	.word	0x00004025
 80018bc:	00000726 	.word	0x00000726
 80018c0:	00001028 	.word	0x00001028
 80018c4:	ffffdc29 	.word	0xffffdc29
 80018c8:	ffff882e 	.word	0xffff882e
 80018cc:	00002d2f 	.word	0x00002d2f
 80018d0:	ffff9037 	.word	0xffff9037
 80018d4:	00004238 	.word	0x00004238
 80018d8:	ffff8f3c 	.word	0xffff8f3c
 80018dc:	0000123d 	.word	0x0000123d
 80018e0:	0000306f 	.word	0x0000306f
 80018e4:	2000008c 	.word	0x2000008c
 80018e8:	20000186 	.word	0x20000186
 80018ec:	20000187 	.word	0x20000187

080018f0 <rfm69_set_mode>:

void rfm69_set_mode(uint8_t newMode) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	0002      	movs	r2, r0
 80018f8:	1dfb      	adds	r3, r7, #7
 80018fa:	701a      	strb	r2, [r3, #0]
	if (newMode == _mode)
 80018fc:	4b46      	ldr	r3, [pc, #280]	; (8001a18 <rfm69_set_mode+0x128>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	1dfa      	adds	r2, r7, #7
 8001904:	7812      	ldrb	r2, [r2, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d100      	bne.n	800190c <rfm69_set_mode+0x1c>
 800190a:	e07e      	b.n	8001a0a <rfm69_set_mode+0x11a>
		return;

	switch (newMode) {
 800190c:	1dfb      	adds	r3, r7, #7
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b04      	cmp	r3, #4
 8001912:	d900      	bls.n	8001916 <rfm69_set_mode+0x26>
 8001914:	e07b      	b.n	8001a0e <rfm69_set_mode+0x11e>
 8001916:	009a      	lsls	r2, r3, #2
 8001918:	4b40      	ldr	r3, [pc, #256]	; (8001a1c <rfm69_set_mode+0x12c>)
 800191a:	18d3      	adds	r3, r2, r3
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	469f      	mov	pc, r3
	case RF69_MODE_TX:
		rfm69_write_register(REG_OPMODE,
				(rfm69_read_register(REG_OPMODE) & 0xE3) | RF_OPMODE_TRANSMITTER);
 8001920:	2001      	movs	r0, #1
 8001922:	f7ff fe47 	bl	80015b4 <rfm69_read_register>
 8001926:	0003      	movs	r3, r0
 8001928:	b25b      	sxtb	r3, r3
 800192a:	221c      	movs	r2, #28
 800192c:	4393      	bics	r3, r2
 800192e:	b25b      	sxtb	r3, r3
 8001930:	220c      	movs	r2, #12
 8001932:	4313      	orrs	r3, r2
 8001934:	b25b      	sxtb	r3, r3
		rfm69_write_register(REG_OPMODE,
 8001936:	b2db      	uxtb	r3, r3
 8001938:	0019      	movs	r1, r3
 800193a:	2001      	movs	r0, #1
 800193c:	f7ff fe6a 	bl	8001614 <rfm69_write_register>
		if (_isRFM69HW)
 8001940:	4b37      	ldr	r3, [pc, #220]	; (8001a20 <rfm69_set_mode+0x130>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d04b      	beq.n	80019e0 <rfm69_set_mode+0xf0>
			rfm69_setHighPowerRegs(true);
 8001948:	2001      	movs	r0, #1
 800194a:	f000 f86b 	bl	8001a24 <rfm69_setHighPowerRegs>
		break;
 800194e:	e047      	b.n	80019e0 <rfm69_set_mode+0xf0>
	case RF69_MODE_RX:
		rfm69_write_register(REG_OPMODE,
				(rfm69_read_register(REG_OPMODE) & 0xE3) | RF_OPMODE_RECEIVER);
 8001950:	2001      	movs	r0, #1
 8001952:	f7ff fe2f 	bl	80015b4 <rfm69_read_register>
 8001956:	0003      	movs	r3, r0
 8001958:	b25b      	sxtb	r3, r3
 800195a:	221c      	movs	r2, #28
 800195c:	4393      	bics	r3, r2
 800195e:	b25b      	sxtb	r3, r3
 8001960:	2210      	movs	r2, #16
 8001962:	4313      	orrs	r3, r2
 8001964:	b25b      	sxtb	r3, r3
		rfm69_write_register(REG_OPMODE,
 8001966:	b2db      	uxtb	r3, r3
 8001968:	0019      	movs	r1, r3
 800196a:	2001      	movs	r0, #1
 800196c:	f7ff fe52 	bl	8001614 <rfm69_write_register>
		if (_isRFM69HW)
 8001970:	4b2b      	ldr	r3, [pc, #172]	; (8001a20 <rfm69_set_mode+0x130>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d035      	beq.n	80019e4 <rfm69_set_mode+0xf4>
			rfm69_setHighPowerRegs(false);
 8001978:	2000      	movs	r0, #0
 800197a:	f000 f853 	bl	8001a24 <rfm69_setHighPowerRegs>
		break;
 800197e:	e031      	b.n	80019e4 <rfm69_set_mode+0xf4>
	case RF69_MODE_SYNTH:
		rfm69_write_register(REG_OPMODE,
				(rfm69_read_register(REG_OPMODE) & 0xE3) | RF_OPMODE_SYNTHESIZER);
 8001980:	2001      	movs	r0, #1
 8001982:	f7ff fe17 	bl	80015b4 <rfm69_read_register>
 8001986:	0003      	movs	r3, r0
 8001988:	b25b      	sxtb	r3, r3
 800198a:	221c      	movs	r2, #28
 800198c:	4393      	bics	r3, r2
 800198e:	b25b      	sxtb	r3, r3
 8001990:	2208      	movs	r2, #8
 8001992:	4313      	orrs	r3, r2
 8001994:	b25b      	sxtb	r3, r3
		rfm69_write_register(REG_OPMODE,
 8001996:	b2db      	uxtb	r3, r3
 8001998:	0019      	movs	r1, r3
 800199a:	2001      	movs	r0, #1
 800199c:	f7ff fe3a 	bl	8001614 <rfm69_write_register>
		break;
 80019a0:	e021      	b.n	80019e6 <rfm69_set_mode+0xf6>
	case RF69_MODE_STANDBY:
		rfm69_write_register(REG_OPMODE,
				(rfm69_read_register(REG_OPMODE) & 0xE3) | RF_OPMODE_STANDBY);
 80019a2:	2001      	movs	r0, #1
 80019a4:	f7ff fe06 	bl	80015b4 <rfm69_read_register>
 80019a8:	0003      	movs	r3, r0
 80019aa:	b25b      	sxtb	r3, r3
 80019ac:	221c      	movs	r2, #28
 80019ae:	4393      	bics	r3, r2
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	2204      	movs	r2, #4
 80019b4:	4313      	orrs	r3, r2
 80019b6:	b25b      	sxtb	r3, r3
		rfm69_write_register(REG_OPMODE,
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	0019      	movs	r1, r3
 80019bc:	2001      	movs	r0, #1
 80019be:	f7ff fe29 	bl	8001614 <rfm69_write_register>
		break;
 80019c2:	e010      	b.n	80019e6 <rfm69_set_mode+0xf6>
	case RF69_MODE_SLEEP:
		rfm69_write_register(REG_OPMODE,
				(rfm69_read_register(REG_OPMODE) & 0xE3) | RF_OPMODE_SLEEP);
 80019c4:	2001      	movs	r0, #1
 80019c6:	f7ff fdf5 	bl	80015b4 <rfm69_read_register>
 80019ca:	0003      	movs	r3, r0
 80019cc:	001a      	movs	r2, r3
		rfm69_write_register(REG_OPMODE,
 80019ce:	231c      	movs	r3, #28
 80019d0:	439a      	bics	r2, r3
 80019d2:	0013      	movs	r3, r2
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	0019      	movs	r1, r3
 80019d8:	2001      	movs	r0, #1
 80019da:	f7ff fe1b 	bl	8001614 <rfm69_write_register>
		break;
 80019de:	e002      	b.n	80019e6 <rfm69_set_mode+0xf6>
		break;
 80019e0:	46c0      	nop			; (mov r8, r8)
 80019e2:	e000      	b.n	80019e6 <rfm69_set_mode+0xf6>
		break;
 80019e4:	46c0      	nop			; (mov r8, r8)
		return;
	}

	// we are using packet mode, so this check is not really needed
	// but waiting for mode ready is necessary when going from sleep because the FIFO may not be immediately available from previous mode
	while (_mode == RF69_MODE_SLEEP
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <rfm69_set_mode+0x128>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d106      	bne.n	8001a00 <rfm69_set_mode+0x110>
			&& (rfm69_read_register(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY)
 80019f2:	2027      	movs	r0, #39	; 0x27
 80019f4:	f7ff fdde 	bl	80015b4 <rfm69_read_register>
 80019f8:	0003      	movs	r3, r0
					== 0x00)
 80019fa:	b25b      	sxtb	r3, r3
			&& (rfm69_read_register(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY)
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	daf3      	bge.n	80019e8 <rfm69_set_mode+0xf8>
		; // wait for ModeReady

	_mode = newMode;
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <rfm69_set_mode+0x128>)
 8001a02:	1dfa      	adds	r2, r7, #7
 8001a04:	7812      	ldrb	r2, [r2, #0]
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	e002      	b.n	8001a10 <rfm69_set_mode+0x120>
		return;
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	e000      	b.n	8001a10 <rfm69_set_mode+0x120>
		return;
 8001a0e:	46c0      	nop			; (mov r8, r8)
}
 8001a10:	46bd      	mov	sp, r7
 8001a12:	b002      	add	sp, #8
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	20000193 	.word	0x20000193
 8001a1c:	08004b14 	.word	0x08004b14
 8001a20:	2000008c 	.word	0x2000008c

08001a24 <rfm69_setHighPowerRegs>:

void rfm69_setHighPowerRegs(bool onOff) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	1dfb      	adds	r3, r7, #7
 8001a2e:	701a      	strb	r2, [r3, #0]
	rfm69_write_register(REG_TESTPA1, onOff ? 0x5D : 0x55);
 8001a30:	1dfb      	adds	r3, r7, #7
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <rfm69_setHighPowerRegs+0x18>
 8001a38:	235d      	movs	r3, #93	; 0x5d
 8001a3a:	e000      	b.n	8001a3e <rfm69_setHighPowerRegs+0x1a>
 8001a3c:	2355      	movs	r3, #85	; 0x55
 8001a3e:	0019      	movs	r1, r3
 8001a40:	205a      	movs	r0, #90	; 0x5a
 8001a42:	f7ff fde7 	bl	8001614 <rfm69_write_register>
	rfm69_write_register(REG_TESTPA2, onOff ? 0x7C : 0x70);
 8001a46:	1dfb      	adds	r3, r7, #7
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <rfm69_setHighPowerRegs+0x2e>
 8001a4e:	237c      	movs	r3, #124	; 0x7c
 8001a50:	e000      	b.n	8001a54 <rfm69_setHighPowerRegs+0x30>
 8001a52:	2370      	movs	r3, #112	; 0x70
 8001a54:	0019      	movs	r1, r3
 8001a56:	205c      	movs	r0, #92	; 0x5c
 8001a58:	f7ff fddc 	bl	8001614 <rfm69_write_register>
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b002      	add	sp, #8
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <rfm69_set_hi_power>:

// for RFM69HW only: you must call rfm69_set_hi_power(true) after initialize() or else transmission won't work
void rfm69_set_hi_power(bool onOff) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	0002      	movs	r2, r0
 8001a6c:	1dfb      	adds	r3, r7, #7
 8001a6e:	701a      	strb	r2, [r3, #0]
	_isRFM69HW = onOff;
 8001a70:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <rfm69_set_hi_power+0x70>)
 8001a72:	1dfa      	adds	r2, r7, #7
 8001a74:	7812      	ldrb	r2, [r2, #0]
 8001a76:	701a      	strb	r2, [r3, #0]
	rfm69_write_register(REG_OCP, _isRFM69HW ? RF_OCP_OFF : RF_OCP_ON);
 8001a78:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <rfm69_set_hi_power+0x70>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <rfm69_set_hi_power+0x20>
 8001a80:	230f      	movs	r3, #15
 8001a82:	e000      	b.n	8001a86 <rfm69_set_hi_power+0x22>
 8001a84:	231a      	movs	r3, #26
 8001a86:	0019      	movs	r1, r3
 8001a88:	2013      	movs	r0, #19
 8001a8a:	f7ff fdc3 	bl	8001614 <rfm69_write_register>
	if (_isRFM69HW) // turning ON
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <rfm69_set_hi_power+0x70>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d010      	beq.n	8001ab8 <rfm69_set_hi_power+0x54>
		rfm69_write_register(REG_PALEVEL,
				(rfm69_read_register(REG_PALEVEL) & 0x1F) | RF_PALEVEL_PA1_ON
 8001a96:	2011      	movs	r0, #17
 8001a98:	f7ff fd8c 	bl	80015b4 <rfm69_read_register>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	b25b      	sxtb	r3, r3
 8001aa0:	221f      	movs	r2, #31
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	b25b      	sxtb	r3, r3
						| RF_PALEVEL_PA2_ON); // enable P1 & P2 amplifier stages
 8001aa6:	2260      	movs	r2, #96	; 0x60
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	b25b      	sxtb	r3, r3
		rfm69_write_register(REG_PALEVEL,
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	0019      	movs	r1, r3
 8001ab0:	2011      	movs	r0, #17
 8001ab2:	f7ff fdaf 	bl	8001614 <rfm69_write_register>
	else
		rfm69_write_register(REG_PALEVEL,
				RF_PALEVEL_PA0_ON | RF_PALEVEL_PA1_OFF | RF_PALEVEL_PA2_OFF
						| _powerLevel); // enable P0 only
}
 8001ab6:	e009      	b.n	8001acc <rfm69_set_hi_power+0x68>
		rfm69_write_register(REG_PALEVEL,
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <rfm69_set_hi_power+0x74>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2280      	movs	r2, #128	; 0x80
 8001abe:	4252      	negs	r2, r2
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	2011      	movs	r0, #17
 8001ac8:	f7ff fda4 	bl	8001614 <rfm69_write_register>
}
 8001acc:	46c0      	nop			; (mov r8, r8)
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b002      	add	sp, #8
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	2000008c 	.word	0x2000008c
 8001ad8:	20000185 	.word	0x20000185

08001adc <rfm69_readTemperature>:

uint8_t rfm69_readTemperature(void) // returns centigrade
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	rfm69_set_mode(RF69_MODE_STANDBY);
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	f7ff ff05 	bl	80018f0 <rfm69_set_mode>
	rfm69_write_register(REG_TEMP1, RF_TEMP1_MEAS_START);
 8001ae6:	2108      	movs	r1, #8
 8001ae8:	204e      	movs	r0, #78	; 0x4e
 8001aea:	f7ff fd93 	bl	8001614 <rfm69_write_register>
	while ((rfm69_read_register(REG_TEMP1) & RF_TEMP1_MEAS_RUNNING))
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	204e      	movs	r0, #78	; 0x4e
 8001af2:	f7ff fd5f 	bl	80015b4 <rfm69_read_register>
 8001af6:	0003      	movs	r3, r0
 8001af8:	001a      	movs	r2, r3
 8001afa:	2304      	movs	r3, #4
 8001afc:	4013      	ands	r3, r2
 8001afe:	d1f7      	bne.n	8001af0 <rfm69_readTemperature+0x14>
		;
	return ~rfm69_read_register(REG_TEMP2) + COURSE_TEMP_COEF;
 8001b00:	204f      	movs	r0, #79	; 0x4f
 8001b02:	f7ff fd57 	bl	80015b4 <rfm69_read_register>
 8001b06:	0003      	movs	r3, r0
 8001b08:	001a      	movs	r2, r3
 8001b0a:	235b      	movs	r3, #91	; 0x5b
 8001b0c:	425b      	negs	r3, r3
 8001b0e:	1a9b      	subs	r3, r3, r2
 8001b10:	b2db      	uxtb	r3, r3
} // COURSE_TEMP_COEF puts reading in the ballpark, user can add additional correction
 8001b12:	0018      	movs	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <rfm69_getPowerLevel>:
		_powerLevel /= 2;
	rfm69_write_register(REG_PALEVEL,
			(rfm69_read_register(REG_PALEVEL) & 0xE0) | _powerLevel);
}

uint8_t rfm69_getPowerLevel() {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	return _powerLevel;
 8001b1c:	4b02      	ldr	r3, [pc, #8]	; (8001b28 <rfm69_getPowerLevel+0x10>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			; (mov r8, r8)
 8001b28:	20000185 	.word	0x20000185

08001b2c <rfm69_receiveDone>:
	}
	return false;
}

// checks if a packet was received and/or puts transceiver in receive (ie RX or listen) mode
bool rfm69_receiveDone() {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	//ATOMIC_BLOCK(ATOMIC_FORCEON)
	//{
	//noInterrupts(); // re-enabled in unselect() via setMode() or via receiveBegin()
	if (_mode == RF69_MODE_RX && PAYLOADLEN > 0) {
 8001b30:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <rfm69_receiveDone+0x3c>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d109      	bne.n	8001b4e <rfm69_receiveDone+0x22>
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <rfm69_receiveDone+0x40>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d004      	beq.n	8001b4e <rfm69_receiveDone+0x22>
		rfm69_set_mode(RF69_MODE_STANDBY); // enables interrupts
 8001b44:	2001      	movs	r0, #1
 8001b46:	f7ff fed3 	bl	80018f0 <rfm69_set_mode>
		return true;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e009      	b.n	8001b62 <rfm69_receiveDone+0x36>
	} else if (_mode == RF69_MODE_RX) // already in RX no payload yet
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <rfm69_receiveDone+0x3c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b03      	cmp	r3, #3
 8001b56:	d101      	bne.n	8001b5c <rfm69_receiveDone+0x30>
	{
		//interrupts(); // explicitly re-enable interrupts
		return false;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	e002      	b.n	8001b62 <rfm69_receiveDone+0x36>
	}
	rfm69_receive_begin();
 8001b5c:	f000 f808 	bl	8001b70 <rfm69_receive_begin>
	return false;
 8001b60:	2300      	movs	r3, #0
	//}
}
 8001b62:	0018      	movs	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000193 	.word	0x20000193
 8001b6c:	20000190 	.word	0x20000190

08001b70 <rfm69_receive_begin>:

void rfm69_receive_begin(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
	DATALEN = 0;
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <rfm69_receive_begin+0x6c>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]
	SENDERID = 0;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <rfm69_receive_begin+0x70>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	701a      	strb	r2, [r3, #0]
	TARGETID = 0;
 8001b80:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <rfm69_receive_begin+0x74>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
	PAYLOADLEN = 0;
 8001b86:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <rfm69_receive_begin+0x78>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
	ACK_REQUESTED = 0;
 8001b8c:	4b17      	ldr	r3, [pc, #92]	; (8001bec <rfm69_receive_begin+0x7c>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]
	ACK_RECEIVED = 0;
 8001b92:	4b17      	ldr	r3, [pc, #92]	; (8001bf0 <rfm69_receive_begin+0x80>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
	RSSI = 0;
 8001b98:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <rfm69_receive_begin+0x84>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	801a      	strh	r2, [r3, #0]
	if (rfm69_read_register(REG_IRQFLAGS2) & RF_IRQFLAGS2_PAYLOADREADY)
 8001b9e:	2028      	movs	r0, #40	; 0x28
 8001ba0:	f7ff fd08 	bl	80015b4 <rfm69_read_register>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	001a      	movs	r2, r3
 8001ba8:	2304      	movs	r3, #4
 8001baa:	4013      	ands	r3, r2
 8001bac:	d00b      	beq.n	8001bc6 <rfm69_receive_begin+0x56>
		rfm69_write_register(REG_PACKETCONFIG2,
				(rfm69_read_register(REG_PACKETCONFIG2) & 0xFB) | RF_PACKET2_RXRESTART); // avoid RX deadlocks
 8001bae:	203d      	movs	r0, #61	; 0x3d
 8001bb0:	f7ff fd00 	bl	80015b4 <rfm69_read_register>
 8001bb4:	0003      	movs	r3, r0
 8001bb6:	001a      	movs	r2, r3
		rfm69_write_register(REG_PACKETCONFIG2,
 8001bb8:	2304      	movs	r3, #4
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	0019      	movs	r1, r3
 8001bc0:	203d      	movs	r0, #61	; 0x3d
 8001bc2:	f7ff fd27 	bl	8001614 <rfm69_write_register>
	rfm69_write_register(REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_01); // set DIO0 to "PAYLOADREADY" in receive mode
 8001bc6:	2140      	movs	r1, #64	; 0x40
 8001bc8:	2025      	movs	r0, #37	; 0x25
 8001bca:	f7ff fd23 	bl	8001614 <rfm69_write_register>
	rfm69_set_mode(RF69_MODE_RX);
 8001bce:	2003      	movs	r0, #3
 8001bd0:	f7ff fe8e 	bl	80018f0 <rfm69_set_mode>
}
 8001bd4:	46c0      	nop			; (mov r8, r8)
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	2000018f 	.word	0x2000018f
 8001be0:	2000018d 	.word	0x2000018d
 8001be4:	20000192 	.word	0x20000192
 8001be8:	20000190 	.word	0x20000190
 8001bec:	20000191 	.word	0x20000191
 8001bf0:	20000188 	.word	0x20000188
 8001bf4:	2000018a 	.word	0x2000018a

08001bf8 <rfm69_encrypt>:
}

// To enable encryption: radio.encrypt("ABCDEFGHIJKLMNOP");
// To disable encryption: radio.encrypt(null) or radio.encrypt(0)
// KEY HAS TO BE 16 bytes !!!
void rfm69_encrypt(const char *key) {
 8001bf8:	b590      	push	{r4, r7, lr}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	rfm69_set_mode(RF69_MODE_STANDBY);
 8001c00:	2001      	movs	r0, #1
 8001c02:	f7ff fe75 	bl	80018f0 <rfm69_set_mode>
	if (key != 0) {
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d027      	beq.n	8001c5c <rfm69_encrypt+0x64>
		rfm69_select();
 8001c0c:	f7ff fcb7 	bl	800157e <rfm69_select>
		uint8_t send_data[1] = { REG_AESKEY1 | 0x80 };
 8001c10:	210c      	movs	r1, #12
 8001c12:	187b      	adds	r3, r7, r1
 8001c14:	4a1d      	ldr	r2, [pc, #116]	; (8001c8c <rfm69_encrypt+0x94>)
 8001c16:	7812      	ldrb	r2, [r2, #0]
 8001c18:	701a      	strb	r2, [r3, #0]

		HAL_SPI_Transmit(&RFM69_SPI_PORT, (uint8_t*) &send_data, 1, 100);
 8001c1a:	1879      	adds	r1, r7, r1
 8001c1c:	481c      	ldr	r0, [pc, #112]	; (8001c90 <rfm69_encrypt+0x98>)
 8001c1e:	2364      	movs	r3, #100	; 0x64
 8001c20:	2201      	movs	r2, #1
 8001c22:	f001 fa59 	bl	80030d8 <HAL_SPI_Transmit>

		for (uint8_t i = 0; i < 16; i++) {
 8001c26:	230f      	movs	r3, #15
 8001c28:	18fb      	adds	r3, r7, r3
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
 8001c2e:	e00e      	b.n	8001c4e <rfm69_encrypt+0x56>
			HAL_SPI_Transmit(&RFM69_SPI_PORT, (uint8_t*) &key[i], 1, 100);
 8001c30:	240f      	movs	r4, #15
 8001c32:	193b      	adds	r3, r7, r4
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	18d1      	adds	r1, r2, r3
 8001c3a:	4815      	ldr	r0, [pc, #84]	; (8001c90 <rfm69_encrypt+0x98>)
 8001c3c:	2364      	movs	r3, #100	; 0x64
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f001 fa4a 	bl	80030d8 <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 16; i++) {
 8001c44:	193b      	adds	r3, r7, r4
 8001c46:	781a      	ldrb	r2, [r3, #0]
 8001c48:	193b      	adds	r3, r7, r4
 8001c4a:	3201      	adds	r2, #1
 8001c4c:	701a      	strb	r2, [r3, #0]
 8001c4e:	230f      	movs	r3, #15
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	2b0f      	cmp	r3, #15
 8001c56:	d9eb      	bls.n	8001c30 <rfm69_encrypt+0x38>
		}
		rfm69_release();
 8001c58:	f7ff fc9f 	bl	800159a <rfm69_release>
	}
	rfm69_write_register(REG_PACKETCONFIG2,
			(rfm69_read_register(REG_PACKETCONFIG2) & 0xFE) | (key ? 1 : 0));
 8001c5c:	203d      	movs	r0, #61	; 0x3d
 8001c5e:	f7ff fca9 	bl	80015b4 <rfm69_read_register>
 8001c62:	0003      	movs	r3, r0
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	2201      	movs	r2, #1
 8001c68:	4393      	bics	r3, r2
 8001c6a:	b25a      	sxtb	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	1e59      	subs	r1, r3, #1
 8001c70:	418b      	sbcs	r3, r1
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	b25b      	sxtb	r3, r3
	rfm69_write_register(REG_PACKETCONFIG2,
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	0019      	movs	r1, r3
 8001c7e:	203d      	movs	r0, #61	; 0x3d
 8001c80:	f7ff fcc8 	bl	8001614 <rfm69_write_register>
}
 8001c84:	46c0      	nop			; (mov r8, r8)
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b005      	add	sp, #20
 8001c8a:	bd90      	pop	{r4, r7, pc}
 8001c8c:	08004ab0 	.word	0x08004ab0
 8001c90:	20000120 	.word	0x20000120

08001c94 <rfm69_promiscuous>:
void rfm69_promiscuous(bool onOff) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	1dfb      	adds	r3, r7, #7
 8001c9e:	701a      	strb	r2, [r3, #0]
  _promiscuousMode = onOff;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <rfm69_promiscuous+0x1c>)
 8001ca2:	1dfa      	adds	r2, r7, #7
 8001ca4:	7812      	ldrb	r2, [r2, #0]
 8001ca6:	701a      	strb	r2, [r3, #0]
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}
 8001ca8:	46c0      	nop			; (mov r8, r8)
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b002      	add	sp, #8
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	2000018c 	.word	0x2000018c

08001cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <HAL_MspInit+0x44>)
 8001cbc:	699a      	ldr	r2, [r3, #24]
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <HAL_MspInit+0x44>)
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	619a      	str	r2, [r3, #24]
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <HAL_MspInit+0x44>)
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <HAL_MspInit+0x44>)
 8001cd4:	69da      	ldr	r2, [r3, #28]
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <HAL_MspInit+0x44>)
 8001cd8:	2180      	movs	r1, #128	; 0x80
 8001cda:	0549      	lsls	r1, r1, #21
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	61da      	str	r2, [r3, #28]
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_MspInit+0x44>)
 8001ce2:	69da      	ldr	r2, [r3, #28]
 8001ce4:	2380      	movs	r3, #128	; 0x80
 8001ce6:	055b      	lsls	r3, r3, #21
 8001ce8:	4013      	ands	r3, r2
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cee:	46c0      	nop			; (mov r8, r8)
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	b002      	add	sp, #8
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cfc:	b590      	push	{r4, r7, lr}
 8001cfe:	b08b      	sub	sp, #44	; 0x2c
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	2414      	movs	r4, #20
 8001d06:	193b      	adds	r3, r7, r4
 8001d08:	0018      	movs	r0, r3
 8001d0a:	2314      	movs	r3, #20
 8001d0c:	001a      	movs	r2, r3
 8001d0e:	2100      	movs	r1, #0
 8001d10:	f002 fa58 	bl	80041c4 <memset>
  if(hspi->Instance==SPI1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1c      	ldr	r2, [pc, #112]	; (8001d8c <HAL_SPI_MspInit+0x90>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d132      	bne.n	8001d84 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	; (8001d90 <HAL_SPI_MspInit+0x94>)
 8001d20:	699a      	ldr	r2, [r3, #24]
 8001d22:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <HAL_SPI_MspInit+0x94>)
 8001d24:	2180      	movs	r1, #128	; 0x80
 8001d26:	0149      	lsls	r1, r1, #5
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	619a      	str	r2, [r3, #24]
 8001d2c:	4b18      	ldr	r3, [pc, #96]	; (8001d90 <HAL_SPI_MspInit+0x94>)
 8001d2e:	699a      	ldr	r2, [r3, #24]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	015b      	lsls	r3, r3, #5
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <HAL_SPI_MspInit+0x94>)
 8001d3c:	695a      	ldr	r2, [r3, #20]
 8001d3e:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <HAL_SPI_MspInit+0x94>)
 8001d40:	2180      	movs	r1, #128	; 0x80
 8001d42:	0289      	lsls	r1, r1, #10
 8001d44:	430a      	orrs	r2, r1
 8001d46:	615a      	str	r2, [r3, #20]
 8001d48:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <HAL_SPI_MspInit+0x94>)
 8001d4a:	695a      	ldr	r2, [r3, #20]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	029b      	lsls	r3, r3, #10
 8001d50:	4013      	ands	r3, r2
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = RFM_SCK_Pin|RFM_MISO_Pin|RFM_MOSI_Pin;
 8001d56:	0021      	movs	r1, r4
 8001d58:	187b      	adds	r3, r7, r1
 8001d5a:	22e0      	movs	r2, #224	; 0xe0
 8001d5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	187b      	adds	r3, r7, r1
 8001d60:	2202      	movs	r2, #2
 8001d62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	187b      	adds	r3, r7, r1
 8001d66:	2200      	movs	r2, #0
 8001d68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d6a:	187b      	adds	r3, r7, r1
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001d70:	187b      	adds	r3, r7, r1
 8001d72:	2200      	movs	r2, #0
 8001d74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	187a      	adds	r2, r7, r1
 8001d78:	2390      	movs	r3, #144	; 0x90
 8001d7a:	05db      	lsls	r3, r3, #23
 8001d7c:	0011      	movs	r1, r2
 8001d7e:	0018      	movs	r0, r3
 8001d80:	f000 fa1a 	bl	80021b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d84:	46c0      	nop			; (mov r8, r8)
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b00b      	add	sp, #44	; 0x2c
 8001d8a:	bd90      	pop	{r4, r7, pc}
 8001d8c:	40013000 	.word	0x40013000
 8001d90:	40021000 	.word	0x40021000

08001d94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d94:	b590      	push	{r4, r7, lr}
 8001d96:	b08b      	sub	sp, #44	; 0x2c
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	2414      	movs	r4, #20
 8001d9e:	193b      	adds	r3, r7, r4
 8001da0:	0018      	movs	r0, r3
 8001da2:	2314      	movs	r3, #20
 8001da4:	001a      	movs	r2, r3
 8001da6:	2100      	movs	r1, #0
 8001da8:	f002 fa0c 	bl	80041c4 <memset>
  if(huart->Instance==USART1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a2e      	ldr	r2, [pc, #184]	; (8001e6c <HAL_UART_MspInit+0xd8>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d156      	bne.n	8001e64 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001db6:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001db8:	699a      	ldr	r2, [r3, #24]
 8001dba:	4b2d      	ldr	r3, [pc, #180]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001dbc:	2180      	movs	r1, #128	; 0x80
 8001dbe:	01c9      	lsls	r1, r1, #7
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	619a      	str	r2, [r3, #24]
 8001dc4:	4b2a      	ldr	r3, [pc, #168]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001dc6:	699a      	ldr	r2, [r3, #24]
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	01db      	lsls	r3, r3, #7
 8001dcc:	4013      	ands	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	4b27      	ldr	r3, [pc, #156]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001dd4:	695a      	ldr	r2, [r3, #20]
 8001dd6:	4b26      	ldr	r3, [pc, #152]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001dd8:	2180      	movs	r1, #128	; 0x80
 8001dda:	0289      	lsls	r1, r1, #10
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	615a      	str	r2, [r3, #20]
 8001de0:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001de2:	695a      	ldr	r2, [r3, #20]
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	029b      	lsls	r3, r3, #10
 8001de8:	4013      	ands	r3, r2
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001df0:	695a      	ldr	r2, [r3, #20]
 8001df2:	4b1f      	ldr	r3, [pc, #124]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	02c9      	lsls	r1, r1, #11
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	615a      	str	r2, [r3, #20]
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	; (8001e70 <HAL_UART_MspInit+0xdc>)
 8001dfe:	695a      	ldr	r2, [r3, #20]
 8001e00:	2380      	movs	r3, #128	; 0x80
 8001e02:	02db      	lsls	r3, r3, #11
 8001e04:	4013      	ands	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e0a:	193b      	adds	r3, r7, r4
 8001e0c:	2280      	movs	r2, #128	; 0x80
 8001e0e:	00d2      	lsls	r2, r2, #3
 8001e10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	193b      	adds	r3, r7, r4
 8001e14:	2202      	movs	r2, #2
 8001e16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	193b      	adds	r3, r7, r4
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e1e:	193b      	adds	r3, r7, r4
 8001e20:	2203      	movs	r2, #3
 8001e22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001e24:	193b      	adds	r3, r7, r4
 8001e26:	2201      	movs	r2, #1
 8001e28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	193a      	adds	r2, r7, r4
 8001e2c:	2390      	movs	r3, #144	; 0x90
 8001e2e:	05db      	lsls	r3, r3, #23
 8001e30:	0011      	movs	r1, r2
 8001e32:	0018      	movs	r0, r3
 8001e34:	f000 f9c0 	bl	80021b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e38:	0021      	movs	r1, r4
 8001e3a:	187b      	adds	r3, r7, r1
 8001e3c:	2240      	movs	r2, #64	; 0x40
 8001e3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	187b      	adds	r3, r7, r1
 8001e42:	2202      	movs	r2, #2
 8001e44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	187b      	adds	r3, r7, r1
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e4c:	187b      	adds	r3, r7, r1
 8001e4e:	2203      	movs	r2, #3
 8001e50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001e52:	187b      	adds	r3, r7, r1
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e58:	187b      	adds	r3, r7, r1
 8001e5a:	4a06      	ldr	r2, [pc, #24]	; (8001e74 <HAL_UART_MspInit+0xe0>)
 8001e5c:	0019      	movs	r1, r3
 8001e5e:	0010      	movs	r0, r2
 8001e60:	f000 f9aa 	bl	80021b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e64:	46c0      	nop			; (mov r8, r8)
 8001e66:	46bd      	mov	sp, r7
 8001e68:	b00b      	add	sp, #44	; 0x2c
 8001e6a:	bd90      	pop	{r4, r7, pc}
 8001e6c:	40013800 	.word	0x40013800
 8001e70:	40021000 	.word	0x40021000
 8001e74:	48000400 	.word	0x48000400

08001e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <NMI_Handler+0x4>

08001e7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e82:	e7fe      	b.n	8001e82 <HardFault_Handler+0x4>

08001e84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e88:	46c0      	nop			; (mov r8, r8)
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e9c:	f000 f8b2 	bl	8002004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea0:	46c0      	nop			; (mov r8, r8)
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb0:	4a14      	ldr	r2, [pc, #80]	; (8001f04 <_sbrk+0x5c>)
 8001eb2:	4b15      	ldr	r3, [pc, #84]	; (8001f08 <_sbrk+0x60>)
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ebc:	4b13      	ldr	r3, [pc, #76]	; (8001f0c <_sbrk+0x64>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d102      	bne.n	8001eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec4:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <_sbrk+0x64>)
 8001ec6:	4a12      	ldr	r2, [pc, #72]	; (8001f10 <_sbrk+0x68>)
 8001ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eca:	4b10      	ldr	r3, [pc, #64]	; (8001f0c <_sbrk+0x64>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	18d3      	adds	r3, r2, r3
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d207      	bcs.n	8001ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ed8:	f002 f94a 	bl	8004170 <__errno>
 8001edc:	0003      	movs	r3, r0
 8001ede:	220c      	movs	r2, #12
 8001ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	425b      	negs	r3, r3
 8001ee6:	e009      	b.n	8001efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eee:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <_sbrk+0x64>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	18d2      	adds	r2, r2, r3
 8001ef6:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <_sbrk+0x64>)
 8001ef8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001efa:	68fb      	ldr	r3, [r7, #12]
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b006      	add	sp, #24
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20002000 	.word	0x20002000
 8001f08:	00000400 	.word	0x00000400
 8001f0c:	20000090 	.word	0x20000090
 8001f10:	200001a8 	.word	0x200001a8

08001f14 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001f18:	46c0      	nop			; (mov r8, r8)
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f20:	480d      	ldr	r0, [pc, #52]	; (8001f58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f22:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f24:	480d      	ldr	r0, [pc, #52]	; (8001f5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001f26:	490e      	ldr	r1, [pc, #56]	; (8001f60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f28:	4a0e      	ldr	r2, [pc, #56]	; (8001f64 <LoopForever+0xe>)
  movs r3, #0
 8001f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f2c:	e002      	b.n	8001f34 <LoopCopyDataInit>

08001f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f32:	3304      	adds	r3, #4

08001f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f38:	d3f9      	bcc.n	8001f2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3a:	4a0b      	ldr	r2, [pc, #44]	; (8001f68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f3c:	4c0b      	ldr	r4, [pc, #44]	; (8001f6c <LoopForever+0x16>)
  movs r3, #0
 8001f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f40:	e001      	b.n	8001f46 <LoopFillZerobss>

08001f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f44:	3204      	adds	r2, #4

08001f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f48:	d3fb      	bcc.n	8001f42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001f4a:	f7ff ffe3 	bl	8001f14 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001f4e:	f002 f915 	bl	800417c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f52:	f7ff f969 	bl	8001228 <main>

08001f56 <LoopForever>:

LoopForever:
    b LoopForever
 8001f56:	e7fe      	b.n	8001f56 <LoopForever>
  ldr   r0, =_estack
 8001f58:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f60:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001f64:	08004b7c 	.word	0x08004b7c
  ldr r2, =_sbss
 8001f68:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001f6c:	200001a8 	.word	0x200001a8

08001f70 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f70:	e7fe      	b.n	8001f70 <ADC1_COMP_IRQHandler>
	...

08001f74 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f78:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <HAL_Init+0x24>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <HAL_Init+0x24>)
 8001f7e:	2110      	movs	r1, #16
 8001f80:	430a      	orrs	r2, r1
 8001f82:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001f84:	2000      	movs	r0, #0
 8001f86:	f000 f809 	bl	8001f9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f8a:	f7ff fe93 	bl	8001cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	0018      	movs	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	46c0      	nop			; (mov r8, r8)
 8001f98:	40022000 	.word	0x40022000

08001f9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f9c:	b590      	push	{r4, r7, lr}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fa4:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <HAL_InitTick+0x5c>)
 8001fa6:	681c      	ldr	r4, [r3, #0]
 8001fa8:	4b14      	ldr	r3, [pc, #80]	; (8001ffc <HAL_InitTick+0x60>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	0019      	movs	r1, r3
 8001fae:	23fa      	movs	r3, #250	; 0xfa
 8001fb0:	0098      	lsls	r0, r3, #2
 8001fb2:	f7fe f8bb 	bl	800012c <__udivsi3>
 8001fb6:	0003      	movs	r3, r0
 8001fb8:	0019      	movs	r1, r3
 8001fba:	0020      	movs	r0, r4
 8001fbc:	f7fe f8b6 	bl	800012c <__udivsi3>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f000 f8eb 	bl	800219e <HAL_SYSTICK_Config>
 8001fc8:	1e03      	subs	r3, r0, #0
 8001fca:	d001      	beq.n	8001fd0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e00f      	b.n	8001ff0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	d80b      	bhi.n	8001fee <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	2301      	movs	r3, #1
 8001fda:	425b      	negs	r3, r3
 8001fdc:	2200      	movs	r2, #0
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f000 f8c8 	bl	8002174 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	; (8002000 <HAL_InitTick+0x64>)
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
 8001fec:	e000      	b.n	8001ff0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
}
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	b003      	add	sp, #12
 8001ff6:	bd90      	pop	{r4, r7, pc}
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	20000008 	.word	0x20000008
 8002000:	20000004 	.word	0x20000004

08002004 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002008:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_IncTick+0x1c>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	001a      	movs	r2, r3
 800200e:	4b05      	ldr	r3, [pc, #20]	; (8002024 <HAL_IncTick+0x20>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	18d2      	adds	r2, r2, r3
 8002014:	4b03      	ldr	r3, [pc, #12]	; (8002024 <HAL_IncTick+0x20>)
 8002016:	601a      	str	r2, [r3, #0]
}
 8002018:	46c0      	nop			; (mov r8, r8)
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	20000008 	.word	0x20000008
 8002024:	20000194 	.word	0x20000194

08002028 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  return uwTick;
 800202c:	4b02      	ldr	r3, [pc, #8]	; (8002038 <HAL_GetTick+0x10>)
 800202e:	681b      	ldr	r3, [r3, #0]
}
 8002030:	0018      	movs	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	20000194 	.word	0x20000194

0800203c <HAL_GetTickFreq>:
/**
  * @brief return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8002040:	4b02      	ldr	r3, [pc, #8]	; (800204c <HAL_GetTickFreq+0x10>)
 8002042:	781b      	ldrb	r3, [r3, #0]
}
 8002044:	0018      	movs	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	20000008 	.word	0x20000008

08002050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002050:	b590      	push	{r4, r7, lr}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	0002      	movs	r2, r0
 8002058:	6039      	str	r1, [r7, #0]
 800205a:	1dfb      	adds	r3, r7, #7
 800205c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800205e:	1dfb      	adds	r3, r7, #7
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b7f      	cmp	r3, #127	; 0x7f
 8002064:	d828      	bhi.n	80020b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002066:	4a2f      	ldr	r2, [pc, #188]	; (8002124 <__NVIC_SetPriority+0xd4>)
 8002068:	1dfb      	adds	r3, r7, #7
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	b25b      	sxtb	r3, r3
 800206e:	089b      	lsrs	r3, r3, #2
 8002070:	33c0      	adds	r3, #192	; 0xc0
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	589b      	ldr	r3, [r3, r2]
 8002076:	1dfa      	adds	r2, r7, #7
 8002078:	7812      	ldrb	r2, [r2, #0]
 800207a:	0011      	movs	r1, r2
 800207c:	2203      	movs	r2, #3
 800207e:	400a      	ands	r2, r1
 8002080:	00d2      	lsls	r2, r2, #3
 8002082:	21ff      	movs	r1, #255	; 0xff
 8002084:	4091      	lsls	r1, r2
 8002086:	000a      	movs	r2, r1
 8002088:	43d2      	mvns	r2, r2
 800208a:	401a      	ands	r2, r3
 800208c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	019b      	lsls	r3, r3, #6
 8002092:	22ff      	movs	r2, #255	; 0xff
 8002094:	401a      	ands	r2, r3
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	0018      	movs	r0, r3
 800209c:	2303      	movs	r3, #3
 800209e:	4003      	ands	r3, r0
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020a4:	481f      	ldr	r0, [pc, #124]	; (8002124 <__NVIC_SetPriority+0xd4>)
 80020a6:	1dfb      	adds	r3, r7, #7
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	430a      	orrs	r2, r1
 80020b0:	33c0      	adds	r3, #192	; 0xc0
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80020b6:	e031      	b.n	800211c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020b8:	4a1b      	ldr	r2, [pc, #108]	; (8002128 <__NVIC_SetPriority+0xd8>)
 80020ba:	1dfb      	adds	r3, r7, #7
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	0019      	movs	r1, r3
 80020c0:	230f      	movs	r3, #15
 80020c2:	400b      	ands	r3, r1
 80020c4:	3b08      	subs	r3, #8
 80020c6:	089b      	lsrs	r3, r3, #2
 80020c8:	3306      	adds	r3, #6
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	18d3      	adds	r3, r2, r3
 80020ce:	3304      	adds	r3, #4
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	1dfa      	adds	r2, r7, #7
 80020d4:	7812      	ldrb	r2, [r2, #0]
 80020d6:	0011      	movs	r1, r2
 80020d8:	2203      	movs	r2, #3
 80020da:	400a      	ands	r2, r1
 80020dc:	00d2      	lsls	r2, r2, #3
 80020de:	21ff      	movs	r1, #255	; 0xff
 80020e0:	4091      	lsls	r1, r2
 80020e2:	000a      	movs	r2, r1
 80020e4:	43d2      	mvns	r2, r2
 80020e6:	401a      	ands	r2, r3
 80020e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	019b      	lsls	r3, r3, #6
 80020ee:	22ff      	movs	r2, #255	; 0xff
 80020f0:	401a      	ands	r2, r3
 80020f2:	1dfb      	adds	r3, r7, #7
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	0018      	movs	r0, r3
 80020f8:	2303      	movs	r3, #3
 80020fa:	4003      	ands	r3, r0
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002100:	4809      	ldr	r0, [pc, #36]	; (8002128 <__NVIC_SetPriority+0xd8>)
 8002102:	1dfb      	adds	r3, r7, #7
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	001c      	movs	r4, r3
 8002108:	230f      	movs	r3, #15
 800210a:	4023      	ands	r3, r4
 800210c:	3b08      	subs	r3, #8
 800210e:	089b      	lsrs	r3, r3, #2
 8002110:	430a      	orrs	r2, r1
 8002112:	3306      	adds	r3, #6
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	18c3      	adds	r3, r0, r3
 8002118:	3304      	adds	r3, #4
 800211a:	601a      	str	r2, [r3, #0]
}
 800211c:	46c0      	nop			; (mov r8, r8)
 800211e:	46bd      	mov	sp, r7
 8002120:	b003      	add	sp, #12
 8002122:	bd90      	pop	{r4, r7, pc}
 8002124:	e000e100 	.word	0xe000e100
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	1e5a      	subs	r2, r3, #1
 8002138:	2380      	movs	r3, #128	; 0x80
 800213a:	045b      	lsls	r3, r3, #17
 800213c:	429a      	cmp	r2, r3
 800213e:	d301      	bcc.n	8002144 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002140:	2301      	movs	r3, #1
 8002142:	e010      	b.n	8002166 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002144:	4b0a      	ldr	r3, [pc, #40]	; (8002170 <SysTick_Config+0x44>)
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	3a01      	subs	r2, #1
 800214a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214c:	2301      	movs	r3, #1
 800214e:	425b      	negs	r3, r3
 8002150:	2103      	movs	r1, #3
 8002152:	0018      	movs	r0, r3
 8002154:	f7ff ff7c 	bl	8002050 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SysTick_Config+0x44>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	; (8002170 <SysTick_Config+0x44>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	0018      	movs	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	b002      	add	sp, #8
 800216c:	bd80      	pop	{r7, pc}
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	60b9      	str	r1, [r7, #8]
 800217c:	607a      	str	r2, [r7, #4]
 800217e:	210f      	movs	r1, #15
 8002180:	187b      	adds	r3, r7, r1
 8002182:	1c02      	adds	r2, r0, #0
 8002184:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	187b      	adds	r3, r7, r1
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	b25b      	sxtb	r3, r3
 800218e:	0011      	movs	r1, r2
 8002190:	0018      	movs	r0, r3
 8002192:	f7ff ff5d 	bl	8002050 <__NVIC_SetPriority>
}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	46bd      	mov	sp, r7
 800219a:	b004      	add	sp, #16
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	0018      	movs	r0, r3
 80021aa:	f7ff ffbf 	bl	800212c <SysTick_Config>
 80021ae:	0003      	movs	r3, r0
}
 80021b0:	0018      	movs	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	b002      	add	sp, #8
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c6:	e14f      	b.n	8002468 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2101      	movs	r1, #1
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	4091      	lsls	r1, r2
 80021d2:	000a      	movs	r2, r1
 80021d4:	4013      	ands	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d100      	bne.n	80021e0 <HAL_GPIO_Init+0x28>
 80021de:	e140      	b.n	8002462 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d00b      	beq.n	8002200 <HAL_GPIO_Init+0x48>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d007      	beq.n	8002200 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021f4:	2b11      	cmp	r3, #17
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b12      	cmp	r3, #18
 80021fe:	d130      	bne.n	8002262 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	2203      	movs	r2, #3
 800220c:	409a      	lsls	r2, r3
 800220e:	0013      	movs	r3, r2
 8002210:	43da      	mvns	r2, r3
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	68da      	ldr	r2, [r3, #12]
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	409a      	lsls	r2, r3
 8002222:	0013      	movs	r3, r2
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	4313      	orrs	r3, r2
 8002228:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002236:	2201      	movs	r2, #1
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	409a      	lsls	r2, r3
 800223c:	0013      	movs	r3, r2
 800223e:	43da      	mvns	r2, r3
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	4013      	ands	r3, r2
 8002244:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	091b      	lsrs	r3, r3, #4
 800224c:	2201      	movs	r2, #1
 800224e:	401a      	ands	r2, r3
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	409a      	lsls	r2, r3
 8002254:	0013      	movs	r3, r2
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	4313      	orrs	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	2203      	movs	r2, #3
 800226e:	409a      	lsls	r2, r3
 8002270:	0013      	movs	r3, r2
 8002272:	43da      	mvns	r2, r3
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	4013      	ands	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	409a      	lsls	r2, r3
 8002284:	0013      	movs	r3, r2
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d003      	beq.n	80022a2 <HAL_GPIO_Init+0xea>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b12      	cmp	r3, #18
 80022a0:	d123      	bne.n	80022ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	08da      	lsrs	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	3208      	adds	r2, #8
 80022aa:	0092      	lsls	r2, r2, #2
 80022ac:	58d3      	ldr	r3, [r2, r3]
 80022ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	2207      	movs	r2, #7
 80022b4:	4013      	ands	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	220f      	movs	r2, #15
 80022ba:	409a      	lsls	r2, r3
 80022bc:	0013      	movs	r3, r2
 80022be:	43da      	mvns	r2, r3
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4013      	ands	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	691a      	ldr	r2, [r3, #16]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2107      	movs	r1, #7
 80022ce:	400b      	ands	r3, r1
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	409a      	lsls	r2, r3
 80022d4:	0013      	movs	r3, r2
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	08da      	lsrs	r2, r3, #3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3208      	adds	r2, #8
 80022e4:	0092      	lsls	r2, r2, #2
 80022e6:	6939      	ldr	r1, [r7, #16]
 80022e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	2203      	movs	r2, #3
 80022f6:	409a      	lsls	r2, r3
 80022f8:	0013      	movs	r3, r2
 80022fa:	43da      	mvns	r2, r3
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	4013      	ands	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2203      	movs	r2, #3
 8002308:	401a      	ands	r2, r3
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	409a      	lsls	r2, r3
 8002310:	0013      	movs	r3, r2
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4313      	orrs	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	2380      	movs	r3, #128	; 0x80
 8002324:	055b      	lsls	r3, r3, #21
 8002326:	4013      	ands	r3, r2
 8002328:	d100      	bne.n	800232c <HAL_GPIO_Init+0x174>
 800232a:	e09a      	b.n	8002462 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800232c:	4b54      	ldr	r3, [pc, #336]	; (8002480 <HAL_GPIO_Init+0x2c8>)
 800232e:	699a      	ldr	r2, [r3, #24]
 8002330:	4b53      	ldr	r3, [pc, #332]	; (8002480 <HAL_GPIO_Init+0x2c8>)
 8002332:	2101      	movs	r1, #1
 8002334:	430a      	orrs	r2, r1
 8002336:	619a      	str	r2, [r3, #24]
 8002338:	4b51      	ldr	r3, [pc, #324]	; (8002480 <HAL_GPIO_Init+0x2c8>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	2201      	movs	r2, #1
 800233e:	4013      	ands	r3, r2
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002344:	4a4f      	ldr	r2, [pc, #316]	; (8002484 <HAL_GPIO_Init+0x2cc>)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	3302      	adds	r3, #2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	589b      	ldr	r3, [r3, r2]
 8002350:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	2203      	movs	r2, #3
 8002356:	4013      	ands	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	220f      	movs	r2, #15
 800235c:	409a      	lsls	r2, r3
 800235e:	0013      	movs	r3, r2
 8002360:	43da      	mvns	r2, r3
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	2390      	movs	r3, #144	; 0x90
 800236c:	05db      	lsls	r3, r3, #23
 800236e:	429a      	cmp	r2, r3
 8002370:	d013      	beq.n	800239a <HAL_GPIO_Init+0x1e2>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a44      	ldr	r2, [pc, #272]	; (8002488 <HAL_GPIO_Init+0x2d0>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d00d      	beq.n	8002396 <HAL_GPIO_Init+0x1de>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a43      	ldr	r2, [pc, #268]	; (800248c <HAL_GPIO_Init+0x2d4>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d007      	beq.n	8002392 <HAL_GPIO_Init+0x1da>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a42      	ldr	r2, [pc, #264]	; (8002490 <HAL_GPIO_Init+0x2d8>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d101      	bne.n	800238e <HAL_GPIO_Init+0x1d6>
 800238a:	2303      	movs	r3, #3
 800238c:	e006      	b.n	800239c <HAL_GPIO_Init+0x1e4>
 800238e:	2305      	movs	r3, #5
 8002390:	e004      	b.n	800239c <HAL_GPIO_Init+0x1e4>
 8002392:	2302      	movs	r3, #2
 8002394:	e002      	b.n	800239c <HAL_GPIO_Init+0x1e4>
 8002396:	2301      	movs	r3, #1
 8002398:	e000      	b.n	800239c <HAL_GPIO_Init+0x1e4>
 800239a:	2300      	movs	r3, #0
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	2103      	movs	r1, #3
 80023a0:	400a      	ands	r2, r1
 80023a2:	0092      	lsls	r2, r2, #2
 80023a4:	4093      	lsls	r3, r2
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023ac:	4935      	ldr	r1, [pc, #212]	; (8002484 <HAL_GPIO_Init+0x2cc>)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	089b      	lsrs	r3, r3, #2
 80023b2:	3302      	adds	r3, #2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023ba:	4b36      	ldr	r3, [pc, #216]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	43da      	mvns	r2, r3
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	2380      	movs	r3, #128	; 0x80
 80023d0:	025b      	lsls	r3, r3, #9
 80023d2:	4013      	ands	r3, r2
 80023d4:	d003      	beq.n	80023de <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023de:	4b2d      	ldr	r3, [pc, #180]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80023e4:	4b2b      	ldr	r3, [pc, #172]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	43da      	mvns	r2, r3
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	2380      	movs	r3, #128	; 0x80
 80023fa:	029b      	lsls	r3, r3, #10
 80023fc:	4013      	ands	r3, r2
 80023fe:	d003      	beq.n	8002408 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002408:	4b22      	ldr	r3, [pc, #136]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240e:	4b21      	ldr	r3, [pc, #132]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	43da      	mvns	r2, r3
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	035b      	lsls	r3, r3, #13
 8002426:	4013      	ands	r3, r2
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002432:	4b18      	ldr	r3, [pc, #96]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002438:	4b16      	ldr	r3, [pc, #88]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	43da      	mvns	r2, r3
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	039b      	lsls	r3, r3, #14
 8002450:	4013      	ands	r3, r2
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800245c:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <HAL_GPIO_Init+0x2dc>)
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	3301      	adds	r3, #1
 8002466:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	40da      	lsrs	r2, r3
 8002470:	1e13      	subs	r3, r2, #0
 8002472:	d000      	beq.n	8002476 <HAL_GPIO_Init+0x2be>
 8002474:	e6a8      	b.n	80021c8 <HAL_GPIO_Init+0x10>
  } 
}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	46c0      	nop			; (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	b006      	add	sp, #24
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000
 8002484:	40010000 	.word	0x40010000
 8002488:	48000400 	.word	0x48000400
 800248c:	48000800 	.word	0x48000800
 8002490:	48000c00 	.word	0x48000c00
 8002494:	40010400 	.word	0x40010400

08002498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	0008      	movs	r0, r1
 80024a2:	0011      	movs	r1, r2
 80024a4:	1cbb      	adds	r3, r7, #2
 80024a6:	1c02      	adds	r2, r0, #0
 80024a8:	801a      	strh	r2, [r3, #0]
 80024aa:	1c7b      	adds	r3, r7, #1
 80024ac:	1c0a      	adds	r2, r1, #0
 80024ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024b0:	1c7b      	adds	r3, r7, #1
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d004      	beq.n	80024c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024b8:	1cbb      	adds	r3, r7, #2
 80024ba:	881a      	ldrh	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024c0:	e003      	b.n	80024ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024c2:	1cbb      	adds	r3, r7, #2
 80024c4:	881a      	ldrh	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	46bd      	mov	sp, r7
 80024ce:	b002      	add	sp, #8
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e301      	b.n	8002aea <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2201      	movs	r2, #1
 80024ec:	4013      	ands	r3, r2
 80024ee:	d100      	bne.n	80024f2 <HAL_RCC_OscConfig+0x1e>
 80024f0:	e08d      	b.n	800260e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024f2:	4bc3      	ldr	r3, [pc, #780]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	220c      	movs	r2, #12
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d00e      	beq.n	800251c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024fe:	4bc0      	ldr	r3, [pc, #768]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	220c      	movs	r2, #12
 8002504:	4013      	ands	r3, r2
 8002506:	2b08      	cmp	r3, #8
 8002508:	d116      	bne.n	8002538 <HAL_RCC_OscConfig+0x64>
 800250a:	4bbd      	ldr	r3, [pc, #756]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	2380      	movs	r3, #128	; 0x80
 8002510:	025b      	lsls	r3, r3, #9
 8002512:	401a      	ands	r2, r3
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	025b      	lsls	r3, r3, #9
 8002518:	429a      	cmp	r2, r3
 800251a:	d10d      	bne.n	8002538 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800251c:	4bb8      	ldr	r3, [pc, #736]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	029b      	lsls	r3, r3, #10
 8002524:	4013      	ands	r3, r2
 8002526:	d100      	bne.n	800252a <HAL_RCC_OscConfig+0x56>
 8002528:	e070      	b.n	800260c <HAL_RCC_OscConfig+0x138>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d000      	beq.n	8002534 <HAL_RCC_OscConfig+0x60>
 8002532:	e06b      	b.n	800260c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e2d8      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d107      	bne.n	8002550 <HAL_RCC_OscConfig+0x7c>
 8002540:	4baf      	ldr	r3, [pc, #700]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	4bae      	ldr	r3, [pc, #696]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002546:	2180      	movs	r1, #128	; 0x80
 8002548:	0249      	lsls	r1, r1, #9
 800254a:	430a      	orrs	r2, r1
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	e02f      	b.n	80025b0 <HAL_RCC_OscConfig+0xdc>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10c      	bne.n	8002572 <HAL_RCC_OscConfig+0x9e>
 8002558:	4ba9      	ldr	r3, [pc, #676]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4ba8      	ldr	r3, [pc, #672]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800255e:	49a9      	ldr	r1, [pc, #676]	; (8002804 <HAL_RCC_OscConfig+0x330>)
 8002560:	400a      	ands	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	4ba6      	ldr	r3, [pc, #664]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4ba5      	ldr	r3, [pc, #660]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800256a:	49a7      	ldr	r1, [pc, #668]	; (8002808 <HAL_RCC_OscConfig+0x334>)
 800256c:	400a      	ands	r2, r1
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	e01e      	b.n	80025b0 <HAL_RCC_OscConfig+0xdc>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b05      	cmp	r3, #5
 8002578:	d10e      	bne.n	8002598 <HAL_RCC_OscConfig+0xc4>
 800257a:	4ba1      	ldr	r3, [pc, #644]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	4ba0      	ldr	r3, [pc, #640]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002580:	2180      	movs	r1, #128	; 0x80
 8002582:	02c9      	lsls	r1, r1, #11
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	4b9d      	ldr	r3, [pc, #628]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b9c      	ldr	r3, [pc, #624]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800258e:	2180      	movs	r1, #128	; 0x80
 8002590:	0249      	lsls	r1, r1, #9
 8002592:	430a      	orrs	r2, r1
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	e00b      	b.n	80025b0 <HAL_RCC_OscConfig+0xdc>
 8002598:	4b99      	ldr	r3, [pc, #612]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b98      	ldr	r3, [pc, #608]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800259e:	4999      	ldr	r1, [pc, #612]	; (8002804 <HAL_RCC_OscConfig+0x330>)
 80025a0:	400a      	ands	r2, r1
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	4b96      	ldr	r3, [pc, #600]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b95      	ldr	r3, [pc, #596]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80025aa:	4997      	ldr	r1, [pc, #604]	; (8002808 <HAL_RCC_OscConfig+0x334>)
 80025ac:	400a      	ands	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d014      	beq.n	80025e2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7ff fd36 	bl	8002028 <HAL_GetTick>
 80025bc:	0003      	movs	r3, r0
 80025be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025c2:	f7ff fd31 	bl	8002028 <HAL_GetTick>
 80025c6:	0002      	movs	r2, r0
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b64      	cmp	r3, #100	; 0x64
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e28a      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d4:	4b8a      	ldr	r3, [pc, #552]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	2380      	movs	r3, #128	; 0x80
 80025da:	029b      	lsls	r3, r3, #10
 80025dc:	4013      	ands	r3, r2
 80025de:	d0f0      	beq.n	80025c2 <HAL_RCC_OscConfig+0xee>
 80025e0:	e015      	b.n	800260e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e2:	f7ff fd21 	bl	8002028 <HAL_GetTick>
 80025e6:	0003      	movs	r3, r0
 80025e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025ec:	f7ff fd1c 	bl	8002028 <HAL_GetTick>
 80025f0:	0002      	movs	r2, r0
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b64      	cmp	r3, #100	; 0x64
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e275      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025fe:	4b80      	ldr	r3, [pc, #512]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	2380      	movs	r3, #128	; 0x80
 8002604:	029b      	lsls	r3, r3, #10
 8002606:	4013      	ands	r3, r2
 8002608:	d1f0      	bne.n	80025ec <HAL_RCC_OscConfig+0x118>
 800260a:	e000      	b.n	800260e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800260c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2202      	movs	r2, #2
 8002614:	4013      	ands	r3, r2
 8002616:	d100      	bne.n	800261a <HAL_RCC_OscConfig+0x146>
 8002618:	e069      	b.n	80026ee <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800261a:	4b79      	ldr	r3, [pc, #484]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	220c      	movs	r2, #12
 8002620:	4013      	ands	r3, r2
 8002622:	d00b      	beq.n	800263c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002624:	4b76      	ldr	r3, [pc, #472]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	220c      	movs	r2, #12
 800262a:	4013      	ands	r3, r2
 800262c:	2b08      	cmp	r3, #8
 800262e:	d11c      	bne.n	800266a <HAL_RCC_OscConfig+0x196>
 8002630:	4b73      	ldr	r3, [pc, #460]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	025b      	lsls	r3, r3, #9
 8002638:	4013      	ands	r3, r2
 800263a:	d116      	bne.n	800266a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800263c:	4b70      	ldr	r3, [pc, #448]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2202      	movs	r2, #2
 8002642:	4013      	ands	r3, r2
 8002644:	d005      	beq.n	8002652 <HAL_RCC_OscConfig+0x17e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d001      	beq.n	8002652 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e24b      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002652:	4b6b      	ldr	r3, [pc, #428]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	22f8      	movs	r2, #248	; 0xf8
 8002658:	4393      	bics	r3, r2
 800265a:	0019      	movs	r1, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	00da      	lsls	r2, r3, #3
 8002662:	4b67      	ldr	r3, [pc, #412]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002664:	430a      	orrs	r2, r1
 8002666:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002668:	e041      	b.n	80026ee <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d024      	beq.n	80026bc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002672:	4b63      	ldr	r3, [pc, #396]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	4b62      	ldr	r3, [pc, #392]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002678:	2101      	movs	r1, #1
 800267a:	430a      	orrs	r2, r1
 800267c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267e:	f7ff fcd3 	bl	8002028 <HAL_GetTick>
 8002682:	0003      	movs	r3, r0
 8002684:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002688:	f7ff fcce 	bl	8002028 <HAL_GetTick>
 800268c:	0002      	movs	r2, r0
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e227      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269a:	4b59      	ldr	r3, [pc, #356]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2202      	movs	r2, #2
 80026a0:	4013      	ands	r3, r2
 80026a2:	d0f1      	beq.n	8002688 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a4:	4b56      	ldr	r3, [pc, #344]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	22f8      	movs	r2, #248	; 0xf8
 80026aa:	4393      	bics	r3, r2
 80026ac:	0019      	movs	r1, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	00da      	lsls	r2, r3, #3
 80026b4:	4b52      	ldr	r3, [pc, #328]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80026b6:	430a      	orrs	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	e018      	b.n	80026ee <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026bc:	4b50      	ldr	r3, [pc, #320]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b4f      	ldr	r3, [pc, #316]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80026c2:	2101      	movs	r1, #1
 80026c4:	438a      	bics	r2, r1
 80026c6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7ff fcae 	bl	8002028 <HAL_GetTick>
 80026cc:	0003      	movs	r3, r0
 80026ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026d2:	f7ff fca9 	bl	8002028 <HAL_GetTick>
 80026d6:	0002      	movs	r2, r0
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e202      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026e4:	4b46      	ldr	r3, [pc, #280]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2202      	movs	r2, #2
 80026ea:	4013      	ands	r3, r2
 80026ec:	d1f1      	bne.n	80026d2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2208      	movs	r2, #8
 80026f4:	4013      	ands	r3, r2
 80026f6:	d036      	beq.n	8002766 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d019      	beq.n	8002734 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002700:	4b3f      	ldr	r3, [pc, #252]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002702:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002704:	4b3e      	ldr	r3, [pc, #248]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002706:	2101      	movs	r1, #1
 8002708:	430a      	orrs	r2, r1
 800270a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800270c:	f7ff fc8c 	bl	8002028 <HAL_GetTick>
 8002710:	0003      	movs	r3, r0
 8002712:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002714:	e008      	b.n	8002728 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002716:	f7ff fc87 	bl	8002028 <HAL_GetTick>
 800271a:	0002      	movs	r2, r0
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e1e0      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002728:	4b35      	ldr	r3, [pc, #212]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800272a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272c:	2202      	movs	r2, #2
 800272e:	4013      	ands	r3, r2
 8002730:	d0f1      	beq.n	8002716 <HAL_RCC_OscConfig+0x242>
 8002732:	e018      	b.n	8002766 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002734:	4b32      	ldr	r3, [pc, #200]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002738:	4b31      	ldr	r3, [pc, #196]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800273a:	2101      	movs	r1, #1
 800273c:	438a      	bics	r2, r1
 800273e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002740:	f7ff fc72 	bl	8002028 <HAL_GetTick>
 8002744:	0003      	movs	r3, r0
 8002746:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800274a:	f7ff fc6d 	bl	8002028 <HAL_GetTick>
 800274e:	0002      	movs	r2, r0
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e1c6      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800275c:	4b28      	ldr	r3, [pc, #160]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	2202      	movs	r2, #2
 8002762:	4013      	ands	r3, r2
 8002764:	d1f1      	bne.n	800274a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2204      	movs	r2, #4
 800276c:	4013      	ands	r3, r2
 800276e:	d100      	bne.n	8002772 <HAL_RCC_OscConfig+0x29e>
 8002770:	e0b4      	b.n	80028dc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002772:	201f      	movs	r0, #31
 8002774:	183b      	adds	r3, r7, r0
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800277a:	4b21      	ldr	r3, [pc, #132]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	055b      	lsls	r3, r3, #21
 8002782:	4013      	ands	r3, r2
 8002784:	d110      	bne.n	80027a8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002786:	4b1e      	ldr	r3, [pc, #120]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002788:	69da      	ldr	r2, [r3, #28]
 800278a:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 800278c:	2180      	movs	r1, #128	; 0x80
 800278e:	0549      	lsls	r1, r1, #21
 8002790:	430a      	orrs	r2, r1
 8002792:	61da      	str	r2, [r3, #28]
 8002794:	4b1a      	ldr	r3, [pc, #104]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 8002796:	69da      	ldr	r2, [r3, #28]
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	055b      	lsls	r3, r3, #21
 800279c:	4013      	ands	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027a2:	183b      	adds	r3, r7, r0
 80027a4:	2201      	movs	r2, #1
 80027a6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a8:	4b18      	ldr	r3, [pc, #96]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	4013      	ands	r3, r2
 80027b2:	d11a      	bne.n	80027ea <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027b4:	4b15      	ldr	r3, [pc, #84]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80027ba:	2180      	movs	r1, #128	; 0x80
 80027bc:	0049      	lsls	r1, r1, #1
 80027be:	430a      	orrs	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027c2:	f7ff fc31 	bl	8002028 <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027cc:	f7ff fc2c 	bl	8002028 <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	; 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e185      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027de:	4b0b      	ldr	r3, [pc, #44]	; (800280c <HAL_RCC_OscConfig+0x338>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2380      	movs	r3, #128	; 0x80
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	4013      	ands	r3, r2
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d10e      	bne.n	8002810 <HAL_RCC_OscConfig+0x33c>
 80027f2:	4b03      	ldr	r3, [pc, #12]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80027f4:	6a1a      	ldr	r2, [r3, #32]
 80027f6:	4b02      	ldr	r3, [pc, #8]	; (8002800 <HAL_RCC_OscConfig+0x32c>)
 80027f8:	2101      	movs	r1, #1
 80027fa:	430a      	orrs	r2, r1
 80027fc:	621a      	str	r2, [r3, #32]
 80027fe:	e035      	b.n	800286c <HAL_RCC_OscConfig+0x398>
 8002800:	40021000 	.word	0x40021000
 8002804:	fffeffff 	.word	0xfffeffff
 8002808:	fffbffff 	.word	0xfffbffff
 800280c:	40007000 	.word	0x40007000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10c      	bne.n	8002832 <HAL_RCC_OscConfig+0x35e>
 8002818:	4bb6      	ldr	r3, [pc, #728]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800281a:	6a1a      	ldr	r2, [r3, #32]
 800281c:	4bb5      	ldr	r3, [pc, #724]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800281e:	2101      	movs	r1, #1
 8002820:	438a      	bics	r2, r1
 8002822:	621a      	str	r2, [r3, #32]
 8002824:	4bb3      	ldr	r3, [pc, #716]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002826:	6a1a      	ldr	r2, [r3, #32]
 8002828:	4bb2      	ldr	r3, [pc, #712]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800282a:	2104      	movs	r1, #4
 800282c:	438a      	bics	r2, r1
 800282e:	621a      	str	r2, [r3, #32]
 8002830:	e01c      	b.n	800286c <HAL_RCC_OscConfig+0x398>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b05      	cmp	r3, #5
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0x380>
 800283a:	4bae      	ldr	r3, [pc, #696]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800283c:	6a1a      	ldr	r2, [r3, #32]
 800283e:	4bad      	ldr	r3, [pc, #692]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002840:	2104      	movs	r1, #4
 8002842:	430a      	orrs	r2, r1
 8002844:	621a      	str	r2, [r3, #32]
 8002846:	4bab      	ldr	r3, [pc, #684]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002848:	6a1a      	ldr	r2, [r3, #32]
 800284a:	4baa      	ldr	r3, [pc, #680]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800284c:	2101      	movs	r1, #1
 800284e:	430a      	orrs	r2, r1
 8002850:	621a      	str	r2, [r3, #32]
 8002852:	e00b      	b.n	800286c <HAL_RCC_OscConfig+0x398>
 8002854:	4ba7      	ldr	r3, [pc, #668]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002856:	6a1a      	ldr	r2, [r3, #32]
 8002858:	4ba6      	ldr	r3, [pc, #664]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800285a:	2101      	movs	r1, #1
 800285c:	438a      	bics	r2, r1
 800285e:	621a      	str	r2, [r3, #32]
 8002860:	4ba4      	ldr	r3, [pc, #656]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002862:	6a1a      	ldr	r2, [r3, #32]
 8002864:	4ba3      	ldr	r3, [pc, #652]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002866:	2104      	movs	r1, #4
 8002868:	438a      	bics	r2, r1
 800286a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d014      	beq.n	800289e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002874:	f7ff fbd8 	bl	8002028 <HAL_GetTick>
 8002878:	0003      	movs	r3, r0
 800287a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287c:	e009      	b.n	8002892 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800287e:	f7ff fbd3 	bl	8002028 <HAL_GetTick>
 8002882:	0002      	movs	r2, r0
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	4a9b      	ldr	r2, [pc, #620]	; (8002af8 <HAL_RCC_OscConfig+0x624>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e12b      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002892:	4b98      	ldr	r3, [pc, #608]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	2202      	movs	r2, #2
 8002898:	4013      	ands	r3, r2
 800289a:	d0f0      	beq.n	800287e <HAL_RCC_OscConfig+0x3aa>
 800289c:	e013      	b.n	80028c6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289e:	f7ff fbc3 	bl	8002028 <HAL_GetTick>
 80028a2:	0003      	movs	r3, r0
 80028a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a6:	e009      	b.n	80028bc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a8:	f7ff fbbe 	bl	8002028 <HAL_GetTick>
 80028ac:	0002      	movs	r2, r0
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	4a91      	ldr	r2, [pc, #580]	; (8002af8 <HAL_RCC_OscConfig+0x624>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e116      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028bc:	4b8d      	ldr	r3, [pc, #564]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	2202      	movs	r2, #2
 80028c2:	4013      	ands	r3, r2
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028c6:	231f      	movs	r3, #31
 80028c8:	18fb      	adds	r3, r7, r3
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d0:	4b88      	ldr	r3, [pc, #544]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80028d2:	69da      	ldr	r2, [r3, #28]
 80028d4:	4b87      	ldr	r3, [pc, #540]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80028d6:	4989      	ldr	r1, [pc, #548]	; (8002afc <HAL_RCC_OscConfig+0x628>)
 80028d8:	400a      	ands	r2, r1
 80028da:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2210      	movs	r2, #16
 80028e2:	4013      	ands	r3, r2
 80028e4:	d063      	beq.n	80029ae <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d12a      	bne.n	8002944 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028ee:	4b81      	ldr	r3, [pc, #516]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80028f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028f2:	4b80      	ldr	r3, [pc, #512]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80028f4:	2104      	movs	r1, #4
 80028f6:	430a      	orrs	r2, r1
 80028f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80028fa:	4b7e      	ldr	r3, [pc, #504]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80028fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028fe:	4b7d      	ldr	r3, [pc, #500]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002900:	2101      	movs	r1, #1
 8002902:	430a      	orrs	r2, r1
 8002904:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002906:	f7ff fb8f 	bl	8002028 <HAL_GetTick>
 800290a:	0003      	movs	r3, r0
 800290c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002910:	f7ff fb8a 	bl	8002028 <HAL_GetTick>
 8002914:	0002      	movs	r2, r0
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e0e3      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002922:	4b74      	ldr	r3, [pc, #464]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002926:	2202      	movs	r2, #2
 8002928:	4013      	ands	r3, r2
 800292a:	d0f1      	beq.n	8002910 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800292c:	4b71      	ldr	r3, [pc, #452]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800292e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002930:	22f8      	movs	r2, #248	; 0xf8
 8002932:	4393      	bics	r3, r2
 8002934:	0019      	movs	r1, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	00da      	lsls	r2, r3, #3
 800293c:	4b6d      	ldr	r3, [pc, #436]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800293e:	430a      	orrs	r2, r1
 8002940:	635a      	str	r2, [r3, #52]	; 0x34
 8002942:	e034      	b.n	80029ae <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	695b      	ldr	r3, [r3, #20]
 8002948:	3305      	adds	r3, #5
 800294a:	d111      	bne.n	8002970 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800294c:	4b69      	ldr	r3, [pc, #420]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800294e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002950:	4b68      	ldr	r3, [pc, #416]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002952:	2104      	movs	r1, #4
 8002954:	438a      	bics	r2, r1
 8002956:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002958:	4b66      	ldr	r3, [pc, #408]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800295a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800295c:	22f8      	movs	r2, #248	; 0xf8
 800295e:	4393      	bics	r3, r2
 8002960:	0019      	movs	r1, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	00da      	lsls	r2, r3, #3
 8002968:	4b62      	ldr	r3, [pc, #392]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800296a:	430a      	orrs	r2, r1
 800296c:	635a      	str	r2, [r3, #52]	; 0x34
 800296e:	e01e      	b.n	80029ae <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002970:	4b60      	ldr	r3, [pc, #384]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002972:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002974:	4b5f      	ldr	r3, [pc, #380]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002976:	2104      	movs	r1, #4
 8002978:	430a      	orrs	r2, r1
 800297a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800297c:	4b5d      	ldr	r3, [pc, #372]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 800297e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002980:	4b5c      	ldr	r3, [pc, #368]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002982:	2101      	movs	r1, #1
 8002984:	438a      	bics	r2, r1
 8002986:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002988:	f7ff fb4e 	bl	8002028 <HAL_GetTick>
 800298c:	0003      	movs	r3, r0
 800298e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002992:	f7ff fb49 	bl	8002028 <HAL_GetTick>
 8002996:	0002      	movs	r2, r0
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e0a2      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80029a4:	4b53      	ldr	r3, [pc, #332]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80029a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a8:	2202      	movs	r2, #2
 80029aa:	4013      	ands	r3, r2
 80029ac:	d1f1      	bne.n	8002992 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d100      	bne.n	80029b8 <HAL_RCC_OscConfig+0x4e4>
 80029b6:	e097      	b.n	8002ae8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b8:	4b4e      	ldr	r3, [pc, #312]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	220c      	movs	r2, #12
 80029be:	4013      	ands	r3, r2
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d100      	bne.n	80029c6 <HAL_RCC_OscConfig+0x4f2>
 80029c4:	e06b      	b.n	8002a9e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d14c      	bne.n	8002a68 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ce:	4b49      	ldr	r3, [pc, #292]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	4b48      	ldr	r3, [pc, #288]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80029d4:	494a      	ldr	r1, [pc, #296]	; (8002b00 <HAL_RCC_OscConfig+0x62c>)
 80029d6:	400a      	ands	r2, r1
 80029d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029da:	f7ff fb25 	bl	8002028 <HAL_GetTick>
 80029de:	0003      	movs	r3, r0
 80029e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029e2:	e008      	b.n	80029f6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e4:	f7ff fb20 	bl	8002028 <HAL_GetTick>
 80029e8:	0002      	movs	r2, r0
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e079      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f6:	4b3f      	ldr	r3, [pc, #252]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	2380      	movs	r3, #128	; 0x80
 80029fc:	049b      	lsls	r3, r3, #18
 80029fe:	4013      	ands	r3, r2
 8002a00:	d1f0      	bne.n	80029e4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a02:	4b3c      	ldr	r3, [pc, #240]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a06:	220f      	movs	r2, #15
 8002a08:	4393      	bics	r3, r2
 8002a0a:	0019      	movs	r1, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a10:	4b38      	ldr	r3, [pc, #224]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a12:	430a      	orrs	r2, r1
 8002a14:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a16:	4b37      	ldr	r3, [pc, #220]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	4a3a      	ldr	r2, [pc, #232]	; (8002b04 <HAL_RCC_OscConfig+0x630>)
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	0019      	movs	r1, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	4b32      	ldr	r3, [pc, #200]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a30:	4b30      	ldr	r3, [pc, #192]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4b2f      	ldr	r3, [pc, #188]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a36:	2180      	movs	r1, #128	; 0x80
 8002a38:	0449      	lsls	r1, r1, #17
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3e:	f7ff faf3 	bl	8002028 <HAL_GetTick>
 8002a42:	0003      	movs	r3, r0
 8002a44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a48:	f7ff faee 	bl	8002028 <HAL_GetTick>
 8002a4c:	0002      	movs	r2, r0
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e047      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a5a:	4b26      	ldr	r3, [pc, #152]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	2380      	movs	r3, #128	; 0x80
 8002a60:	049b      	lsls	r3, r3, #18
 8002a62:	4013      	ands	r3, r2
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x574>
 8002a66:	e03f      	b.n	8002ae8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a68:	4b22      	ldr	r3, [pc, #136]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	4b21      	ldr	r3, [pc, #132]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a6e:	4924      	ldr	r1, [pc, #144]	; (8002b00 <HAL_RCC_OscConfig+0x62c>)
 8002a70:	400a      	ands	r2, r1
 8002a72:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7ff fad8 	bl	8002028 <HAL_GetTick>
 8002a78:	0003      	movs	r3, r0
 8002a7a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a7e:	f7ff fad3 	bl	8002028 <HAL_GetTick>
 8002a82:	0002      	movs	r2, r0
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e02c      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a90:	4b18      	ldr	r3, [pc, #96]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	2380      	movs	r3, #128	; 0x80
 8002a96:	049b      	lsls	r3, r3, #18
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d1f0      	bne.n	8002a7e <HAL_RCC_OscConfig+0x5aa>
 8002a9c:	e024      	b.n	8002ae8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e01f      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002aaa:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002ab0:	4b10      	ldr	r3, [pc, #64]	; (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	025b      	lsls	r3, r3, #9
 8002abc:	401a      	ands	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d10e      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	220f      	movs	r2, #15
 8002aca:	401a      	ands	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d107      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	23f0      	movs	r3, #240	; 0xf0
 8002ad8:	039b      	lsls	r3, r3, #14
 8002ada:	401a      	ands	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d001      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	0018      	movs	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b008      	add	sp, #32
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	40021000 	.word	0x40021000
 8002af8:	00001388 	.word	0x00001388
 8002afc:	efffffff 	.word	0xefffffff
 8002b00:	feffffff 	.word	0xfeffffff
 8002b04:	ffc2ffff 	.word	0xffc2ffff

08002b08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0b3      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b1c:	4b5b      	ldr	r3, [pc, #364]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2201      	movs	r2, #1
 8002b22:	4013      	ands	r3, r2
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d911      	bls.n	8002b4e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2a:	4b58      	ldr	r3, [pc, #352]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	4393      	bics	r3, r2
 8002b32:	0019      	movs	r1, r3
 8002b34:	4b55      	ldr	r3, [pc, #340]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3c:	4b53      	ldr	r3, [pc, #332]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2201      	movs	r2, #1
 8002b42:	4013      	ands	r3, r2
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d001      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e09a      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2202      	movs	r2, #2
 8002b54:	4013      	ands	r3, r2
 8002b56:	d015      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2204      	movs	r2, #4
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d006      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b62:	4b4b      	ldr	r3, [pc, #300]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	4b4a      	ldr	r3, [pc, #296]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002b68:	21e0      	movs	r1, #224	; 0xe0
 8002b6a:	00c9      	lsls	r1, r1, #3
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b70:	4b47      	ldr	r3, [pc, #284]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	22f0      	movs	r2, #240	; 0xf0
 8002b76:	4393      	bics	r3, r2
 8002b78:	0019      	movs	r1, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	4b44      	ldr	r3, [pc, #272]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002b80:	430a      	orrs	r2, r1
 8002b82:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d040      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d107      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b96:	4b3e      	ldr	r3, [pc, #248]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	2380      	movs	r3, #128	; 0x80
 8002b9c:	029b      	lsls	r3, r3, #10
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d114      	bne.n	8002bcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e06e      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d107      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bae:	4b38      	ldr	r3, [pc, #224]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	049b      	lsls	r3, r3, #18
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d108      	bne.n	8002bcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e062      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbe:	4b34      	ldr	r3, [pc, #208]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d101      	bne.n	8002bcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e05b      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bcc:	4b30      	ldr	r3, [pc, #192]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2203      	movs	r2, #3
 8002bd2:	4393      	bics	r3, r2
 8002bd4:	0019      	movs	r1, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002be0:	f7ff fa22 	bl	8002028 <HAL_GetTick>
 8002be4:	0003      	movs	r3, r0
 8002be6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be8:	e009      	b.n	8002bfe <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bea:	f7ff fa1d 	bl	8002028 <HAL_GetTick>
 8002bee:	0002      	movs	r2, r0
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	4a27      	ldr	r2, [pc, #156]	; (8002c94 <HAL_RCC_ClockConfig+0x18c>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e042      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfe:	4b24      	ldr	r3, [pc, #144]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	220c      	movs	r2, #12
 8002c04:	401a      	ands	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d1ec      	bne.n	8002bea <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c10:	4b1e      	ldr	r3, [pc, #120]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2201      	movs	r2, #1
 8002c16:	4013      	ands	r3, r2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d211      	bcs.n	8002c42 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1e:	4b1b      	ldr	r3, [pc, #108]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2201      	movs	r2, #1
 8002c24:	4393      	bics	r3, r2
 8002c26:	0019      	movs	r1, r3
 8002c28:	4b18      	ldr	r3, [pc, #96]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c30:	4b16      	ldr	r3, [pc, #88]	; (8002c8c <HAL_RCC_ClockConfig+0x184>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2201      	movs	r2, #1
 8002c36:	4013      	ands	r3, r2
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d001      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e020      	b.n	8002c84 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2204      	movs	r2, #4
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d009      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c4c:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	4a11      	ldr	r2, [pc, #68]	; (8002c98 <HAL_RCC_ClockConfig+0x190>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	0019      	movs	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c60:	f000 f820 	bl	8002ca4 <HAL_RCC_GetSysClockFreq>
 8002c64:	0001      	movs	r1, r0
 8002c66:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <HAL_RCC_ClockConfig+0x188>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	091b      	lsrs	r3, r3, #4
 8002c6c:	220f      	movs	r2, #15
 8002c6e:	4013      	ands	r3, r2
 8002c70:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <HAL_RCC_ClockConfig+0x194>)
 8002c72:	5cd3      	ldrb	r3, [r2, r3]
 8002c74:	000a      	movs	r2, r1
 8002c76:	40da      	lsrs	r2, r3
 8002c78:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <HAL_RCC_ClockConfig+0x198>)
 8002c7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f7ff f98d 	bl	8001f9c <HAL_InitTick>
  
  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	0018      	movs	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	b004      	add	sp, #16
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40022000 	.word	0x40022000
 8002c90:	40021000 	.word	0x40021000
 8002c94:	00001388 	.word	0x00001388
 8002c98:	fffff8ff 	.word	0xfffff8ff
 8002c9c:	08004b28 	.word	0x08004b28
 8002ca0:	20000000 	.word	0x20000000

08002ca4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca4:	b590      	push	{r4, r7, lr}
 8002ca6:	b08f      	sub	sp, #60	; 0x3c
 8002ca8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002caa:	2314      	movs	r3, #20
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	4a2b      	ldr	r2, [pc, #172]	; (8002d5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cb0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cb2:	c313      	stmia	r3!, {r0, r1, r4}
 8002cb4:	6812      	ldr	r2, [r2, #0]
 8002cb6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002cb8:	1d3b      	adds	r3, r7, #4
 8002cba:	4a29      	ldr	r2, [pc, #164]	; (8002d60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cbc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cbe:	c313      	stmia	r3!, {r0, r1, r4}
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cc8:	2300      	movs	r3, #0
 8002cca:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ccc:	2300      	movs	r3, #0
 8002cce:	637b      	str	r3, [r7, #52]	; 0x34
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002cd8:	4b22      	ldr	r3, [pc, #136]	; (8002d64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce0:	220c      	movs	r2, #12
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b04      	cmp	r3, #4
 8002ce6:	d002      	beq.n	8002cee <HAL_RCC_GetSysClockFreq+0x4a>
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d003      	beq.n	8002cf4 <HAL_RCC_GetSysClockFreq+0x50>
 8002cec:	e02d      	b.n	8002d4a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cee:	4b1e      	ldr	r3, [pc, #120]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002cf0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002cf2:	e02d      	b.n	8002d50 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cf6:	0c9b      	lsrs	r3, r3, #18
 8002cf8:	220f      	movs	r2, #15
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2214      	movs	r2, #20
 8002cfe:	18ba      	adds	r2, r7, r2
 8002d00:	5cd3      	ldrb	r3, [r2, r3]
 8002d02:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d04:	4b17      	ldr	r3, [pc, #92]	; (8002d64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d08:	220f      	movs	r2, #15
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	1d3a      	adds	r2, r7, #4
 8002d0e:	5cd3      	ldrb	r3, [r2, r3]
 8002d10:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d14:	2380      	movs	r3, #128	; 0x80
 8002d16:	025b      	lsls	r3, r3, #9
 8002d18:	4013      	ands	r3, r2
 8002d1a:	d009      	beq.n	8002d30 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d1e:	4812      	ldr	r0, [pc, #72]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d20:	f7fd fa04 	bl	800012c <__udivsi3>
 8002d24:	0003      	movs	r3, r0
 8002d26:	001a      	movs	r2, r3
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	4353      	muls	r3, r2
 8002d2c:	637b      	str	r3, [r7, #52]	; 0x34
 8002d2e:	e009      	b.n	8002d44 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002d30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d32:	000a      	movs	r2, r1
 8002d34:	0152      	lsls	r2, r2, #5
 8002d36:	1a52      	subs	r2, r2, r1
 8002d38:	0193      	lsls	r3, r2, #6
 8002d3a:	1a9b      	subs	r3, r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	185b      	adds	r3, r3, r1
 8002d40:	021b      	lsls	r3, r3, #8
 8002d42:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d46:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d48:	e002      	b.n	8002d50 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d4a:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d4c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d4e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002d52:	0018      	movs	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b00f      	add	sp, #60	; 0x3c
 8002d58:	bd90      	pop	{r4, r7, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	08004ab4 	.word	0x08004ab4
 8002d60:	08004ac4 	.word	0x08004ac4
 8002d64:	40021000 	.word	0x40021000
 8002d68:	007a1200 	.word	0x007a1200

08002d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d70:	4b02      	ldr	r3, [pc, #8]	; (8002d7c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d72:	681b      	ldr	r3, [r3, #0]
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	46c0      	nop			; (mov r8, r8)
 8002d7c:	20000000 	.word	0x20000000

08002d80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002d84:	f7ff fff2 	bl	8002d6c <HAL_RCC_GetHCLKFreq>
 8002d88:	0001      	movs	r1, r0
 8002d8a:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	0a1b      	lsrs	r3, r3, #8
 8002d90:	2207      	movs	r2, #7
 8002d92:	4013      	ands	r3, r2
 8002d94:	4a04      	ldr	r2, [pc, #16]	; (8002da8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d96:	5cd3      	ldrb	r3, [r2, r3]
 8002d98:	40d9      	lsrs	r1, r3
 8002d9a:	000b      	movs	r3, r1
}    
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	40021000 	.word	0x40021000
 8002da8:	08004b38 	.word	0x08004b38

08002dac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	2380      	movs	r3, #128	; 0x80
 8002dc2:	025b      	lsls	r3, r3, #9
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d100      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002dc8:	e08e      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002dca:	2017      	movs	r0, #23
 8002dcc:	183b      	adds	r3, r7, r0
 8002dce:	2200      	movs	r2, #0
 8002dd0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dd2:	4b5f      	ldr	r3, [pc, #380]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002dd4:	69da      	ldr	r2, [r3, #28]
 8002dd6:	2380      	movs	r3, #128	; 0x80
 8002dd8:	055b      	lsls	r3, r3, #21
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d110      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dde:	4b5c      	ldr	r3, [pc, #368]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	4b5b      	ldr	r3, [pc, #364]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002de4:	2180      	movs	r1, #128	; 0x80
 8002de6:	0549      	lsls	r1, r1, #21
 8002de8:	430a      	orrs	r2, r1
 8002dea:	61da      	str	r2, [r3, #28]
 8002dec:	4b58      	ldr	r3, [pc, #352]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002dee:	69da      	ldr	r2, [r3, #28]
 8002df0:	2380      	movs	r3, #128	; 0x80
 8002df2:	055b      	lsls	r3, r3, #21
 8002df4:	4013      	ands	r3, r2
 8002df6:	60bb      	str	r3, [r7, #8]
 8002df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dfa:	183b      	adds	r3, r7, r0
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e00:	4b54      	ldr	r3, [pc, #336]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	2380      	movs	r3, #128	; 0x80
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	4013      	ands	r3, r2
 8002e0a:	d11a      	bne.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e0c:	4b51      	ldr	r3, [pc, #324]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	4b50      	ldr	r3, [pc, #320]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e12:	2180      	movs	r1, #128	; 0x80
 8002e14:	0049      	lsls	r1, r1, #1
 8002e16:	430a      	orrs	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e1a:	f7ff f905 	bl	8002028 <HAL_GetTick>
 8002e1e:	0003      	movs	r3, r0
 8002e20:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e22:	e008      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e24:	f7ff f900 	bl	8002028 <HAL_GetTick>
 8002e28:	0002      	movs	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b64      	cmp	r3, #100	; 0x64
 8002e30:	d901      	bls.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e087      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e36:	4b47      	ldr	r3, [pc, #284]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4013      	ands	r3, r2
 8002e40:	d0f0      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e42:	4b43      	ldr	r3, [pc, #268]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e44:	6a1a      	ldr	r2, [r3, #32]
 8002e46:	23c0      	movs	r3, #192	; 0xc0
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d034      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	23c0      	movs	r3, #192	; 0xc0
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d02c      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e64:	4b3a      	ldr	r3, [pc, #232]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	4a3b      	ldr	r2, [pc, #236]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e6e:	4b38      	ldr	r3, [pc, #224]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e70:	6a1a      	ldr	r2, [r3, #32]
 8002e72:	4b37      	ldr	r3, [pc, #220]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e74:	2180      	movs	r1, #128	; 0x80
 8002e76:	0249      	lsls	r1, r1, #9
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e7c:	4b34      	ldr	r3, [pc, #208]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e7e:	6a1a      	ldr	r2, [r3, #32]
 8002e80:	4b33      	ldr	r3, [pc, #204]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e82:	4936      	ldr	r1, [pc, #216]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e84:	400a      	ands	r2, r1
 8002e86:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e88:	4b31      	ldr	r3, [pc, #196]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	4013      	ands	r3, r2
 8002e94:	d013      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e96:	f7ff f8c7 	bl	8002028 <HAL_GetTick>
 8002e9a:	0003      	movs	r3, r0
 8002e9c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e9e:	e009      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea0:	f7ff f8c2 	bl	8002028 <HAL_GetTick>
 8002ea4:	0002      	movs	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	4a2d      	ldr	r2, [pc, #180]	; (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e048      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb4:	4b26      	ldr	r3, [pc, #152]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	2202      	movs	r2, #2
 8002eba:	4013      	ands	r3, r2
 8002ebc:	d0f0      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ebe:	4b24      	ldr	r3, [pc, #144]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	4a25      	ldr	r2, [pc, #148]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	4b20      	ldr	r3, [pc, #128]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ed2:	2317      	movs	r3, #23
 8002ed4:	18fb      	adds	r3, r7, r3
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d105      	bne.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002edc:	4b1c      	ldr	r3, [pc, #112]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ede:	69da      	ldr	r2, [r3, #28]
 8002ee0:	4b1b      	ldr	r3, [pc, #108]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ee2:	4920      	ldr	r1, [pc, #128]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2201      	movs	r2, #1
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d009      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ef2:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	4393      	bics	r3, r2
 8002efa:	0019      	movs	r1, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f02:	430a      	orrs	r2, r1
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d009      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f10:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f14:	2210      	movs	r2, #16
 8002f16:	4393      	bics	r3, r2
 8002f18:	0019      	movs	r1, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68da      	ldr	r2, [r3, #12]
 8002f1e:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f20:	430a      	orrs	r2, r1
 8002f22:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	2380      	movs	r3, #128	; 0x80
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d009      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f30:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	2240      	movs	r2, #64	; 0x40
 8002f36:	4393      	bics	r3, r2
 8002f38:	0019      	movs	r1, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691a      	ldr	r2, [r3, #16]
 8002f3e:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f40:	430a      	orrs	r2, r1
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b006      	add	sp, #24
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	40021000 	.word	0x40021000
 8002f54:	40007000 	.word	0x40007000
 8002f58:	fffffcff 	.word	0xfffffcff
 8002f5c:	fffeffff 	.word	0xfffeffff
 8002f60:	00001388 	.word	0x00001388
 8002f64:	efffffff 	.word	0xefffffff

08002f68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e0a8      	b.n	80030cc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d109      	bne.n	8002f96 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	2382      	movs	r3, #130	; 0x82
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d009      	beq.n	8002fa2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	61da      	str	r2, [r3, #28]
 8002f94:	e005      	b.n	8002fa2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	225d      	movs	r2, #93	; 0x5d
 8002fac:	5c9b      	ldrb	r3, [r3, r2]
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d107      	bne.n	8002fc4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	225c      	movs	r2, #92	; 0x5c
 8002fb8:	2100      	movs	r1, #0
 8002fba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f7fe fe9c 	bl	8001cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	225d      	movs	r2, #93	; 0x5d
 8002fc8:	2102      	movs	r1, #2
 8002fca:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2140      	movs	r1, #64	; 0x40
 8002fd8:	438a      	bics	r2, r1
 8002fda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	23e0      	movs	r3, #224	; 0xe0
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d902      	bls.n	8002fee <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	e002      	b.n	8002ff4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002fee:	2380      	movs	r3, #128	; 0x80
 8002ff0:	015b      	lsls	r3, r3, #5
 8002ff2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68da      	ldr	r2, [r3, #12]
 8002ff8:	23f0      	movs	r3, #240	; 0xf0
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d008      	beq.n	8003012 <HAL_SPI_Init+0xaa>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	23e0      	movs	r3, #224	; 0xe0
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	429a      	cmp	r2, r3
 800300a:	d002      	beq.n	8003012 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	2382      	movs	r3, #130	; 0x82
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	401a      	ands	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6899      	ldr	r1, [r3, #8]
 8003020:	2384      	movs	r3, #132	; 0x84
 8003022:	021b      	lsls	r3, r3, #8
 8003024:	400b      	ands	r3, r1
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	2102      	movs	r1, #2
 800302e:	400b      	ands	r3, r1
 8003030:	431a      	orrs	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	2101      	movs	r1, #1
 8003038:	400b      	ands	r3, r1
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6999      	ldr	r1, [r3, #24]
 8003040:	2380      	movs	r3, #128	; 0x80
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	400b      	ands	r3, r1
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	2138      	movs	r1, #56	; 0x38
 800304e:	400b      	ands	r3, r1
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	2180      	movs	r1, #128	; 0x80
 8003058:	400b      	ands	r3, r1
 800305a:	431a      	orrs	r2, r3
 800305c:	0011      	movs	r1, r2
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003062:	2380      	movs	r3, #128	; 0x80
 8003064:	019b      	lsls	r3, r3, #6
 8003066:	401a      	ands	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	0c1b      	lsrs	r3, r3, #16
 8003076:	2204      	movs	r2, #4
 8003078:	401a      	ands	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307e:	2110      	movs	r1, #16
 8003080:	400b      	ands	r3, r1
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003088:	2108      	movs	r1, #8
 800308a:	400b      	ands	r3, r1
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68d9      	ldr	r1, [r3, #12]
 8003092:	23f0      	movs	r3, #240	; 0xf0
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	400b      	ands	r3, r1
 8003098:	431a      	orrs	r2, r3
 800309a:	0011      	movs	r1, r2
 800309c:	68fa      	ldr	r2, [r7, #12]
 800309e:	2380      	movs	r3, #128	; 0x80
 80030a0:	015b      	lsls	r3, r3, #5
 80030a2:	401a      	ands	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69da      	ldr	r2, [r3, #28]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4907      	ldr	r1, [pc, #28]	; (80030d4 <HAL_SPI_Init+0x16c>)
 80030b8:	400a      	ands	r2, r1
 80030ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	225d      	movs	r2, #93	; 0x5d
 80030c6:	2101      	movs	r1, #1
 80030c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	0018      	movs	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	b004      	add	sp, #16
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	fffff7ff 	.word	0xfffff7ff

080030d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	1dbb      	adds	r3, r7, #6
 80030e6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80030e8:	231f      	movs	r3, #31
 80030ea:	18fb      	adds	r3, r7, r3
 80030ec:	2200      	movs	r2, #0
 80030ee:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	225c      	movs	r2, #92	; 0x5c
 80030f4:	5c9b      	ldrb	r3, [r3, r2]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d101      	bne.n	80030fe <HAL_SPI_Transmit+0x26>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e140      	b.n	8003380 <HAL_SPI_Transmit+0x2a8>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	225c      	movs	r2, #92	; 0x5c
 8003102:	2101      	movs	r1, #1
 8003104:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003106:	f7fe ff8f 	bl	8002028 <HAL_GetTick>
 800310a:	0003      	movs	r3, r0
 800310c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800310e:	2316      	movs	r3, #22
 8003110:	18fb      	adds	r3, r7, r3
 8003112:	1dba      	adds	r2, r7, #6
 8003114:	8812      	ldrh	r2, [r2, #0]
 8003116:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	225d      	movs	r2, #93	; 0x5d
 800311c:	5c9b      	ldrb	r3, [r3, r2]
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b01      	cmp	r3, #1
 8003122:	d004      	beq.n	800312e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003124:	231f      	movs	r3, #31
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	2202      	movs	r2, #2
 800312a:	701a      	strb	r2, [r3, #0]
    goto error;
 800312c:	e11d      	b.n	800336a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <HAL_SPI_Transmit+0x64>
 8003134:	1dbb      	adds	r3, r7, #6
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d104      	bne.n	8003146 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800313c:	231f      	movs	r3, #31
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2201      	movs	r2, #1
 8003142:	701a      	strb	r2, [r3, #0]
    goto error;
 8003144:	e111      	b.n	800336a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	225d      	movs	r2, #93	; 0x5d
 800314a:	2103      	movs	r1, #3
 800314c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	1dba      	adds	r2, r7, #6
 800315e:	8812      	ldrh	r2, [r2, #0]
 8003160:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1dba      	adds	r2, r7, #6
 8003166:	8812      	ldrh	r2, [r2, #0]
 8003168:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2244      	movs	r2, #68	; 0x44
 8003174:	2100      	movs	r1, #0
 8003176:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2246      	movs	r2, #70	; 0x46
 800317c:	2100      	movs	r1, #0
 800317e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	2380      	movs	r3, #128	; 0x80
 8003192:	021b      	lsls	r3, r3, #8
 8003194:	429a      	cmp	r2, r3
 8003196:	d110      	bne.n	80031ba <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2140      	movs	r1, #64	; 0x40
 80031a4:	438a      	bics	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2180      	movs	r1, #128	; 0x80
 80031b4:	01c9      	lsls	r1, r1, #7
 80031b6:	430a      	orrs	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2240      	movs	r2, #64	; 0x40
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b40      	cmp	r3, #64	; 0x40
 80031c6:	d007      	beq.n	80031d8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2140      	movs	r1, #64	; 0x40
 80031d4:	430a      	orrs	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68da      	ldr	r2, [r3, #12]
 80031dc:	23e0      	movs	r3, #224	; 0xe0
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d94e      	bls.n	8003282 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d004      	beq.n	80031f6 <HAL_SPI_Transmit+0x11e>
 80031ec:	2316      	movs	r3, #22
 80031ee:	18fb      	adds	r3, r7, r3
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d13f      	bne.n	8003276 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fa:	881a      	ldrh	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003206:	1c9a      	adds	r2, r3, #2
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003210:	b29b      	uxth	r3, r3
 8003212:	3b01      	subs	r3, #1
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800321a:	e02c      	b.n	8003276 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	2202      	movs	r2, #2
 8003224:	4013      	ands	r3, r2
 8003226:	2b02      	cmp	r3, #2
 8003228:	d112      	bne.n	8003250 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800322e:	881a      	ldrh	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800323a:	1c9a      	adds	r2, r3, #2
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003244:	b29b      	uxth	r3, r3
 8003246:	3b01      	subs	r3, #1
 8003248:	b29a      	uxth	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800324e:	e012      	b.n	8003276 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003250:	f7fe feea 	bl	8002028 <HAL_GetTick>
 8003254:	0002      	movs	r2, r0
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d802      	bhi.n	8003266 <HAL_SPI_Transmit+0x18e>
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	3301      	adds	r3, #1
 8003264:	d102      	bne.n	800326c <HAL_SPI_Transmit+0x194>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d104      	bne.n	8003276 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800326c:	231f      	movs	r3, #31
 800326e:	18fb      	adds	r3, r7, r3
 8003270:	2203      	movs	r2, #3
 8003272:	701a      	strb	r2, [r3, #0]
          goto error;
 8003274:	e079      	b.n	800336a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800327a:	b29b      	uxth	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1cd      	bne.n	800321c <HAL_SPI_Transmit+0x144>
 8003280:	e04f      	b.n	8003322 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d004      	beq.n	8003294 <HAL_SPI_Transmit+0x1bc>
 800328a:	2316      	movs	r3, #22
 800328c:	18fb      	adds	r3, r7, r3
 800328e:	881b      	ldrh	r3, [r3, #0]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d141      	bne.n	8003318 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	330c      	adds	r3, #12
 800329e:	7812      	ldrb	r2, [r2, #0]
 80032a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	3b01      	subs	r3, #1
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80032ba:	e02d      	b.n	8003318 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2202      	movs	r2, #2
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d113      	bne.n	80032f2 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	330c      	adds	r3, #12
 80032d4:	7812      	ldrb	r2, [r2, #0]
 80032d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80032f0:	e012      	b.n	8003318 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032f2:	f7fe fe99 	bl	8002028 <HAL_GetTick>
 80032f6:	0002      	movs	r2, r0
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d802      	bhi.n	8003308 <HAL_SPI_Transmit+0x230>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	3301      	adds	r3, #1
 8003306:	d102      	bne.n	800330e <HAL_SPI_Transmit+0x236>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d104      	bne.n	8003318 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800330e:	231f      	movs	r3, #31
 8003310:	18fb      	adds	r3, r7, r3
 8003312:	2203      	movs	r2, #3
 8003314:	701a      	strb	r2, [r3, #0]
          goto error;
 8003316:	e028      	b.n	800336a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1cc      	bne.n	80032bc <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	6839      	ldr	r1, [r7, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	0018      	movs	r0, r3
 800332a:	f000 fb23 	bl	8003974 <SPI_EndRxTxTransaction>
 800332e:	1e03      	subs	r3, r0, #0
 8003330:	d002      	beq.n	8003338 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2220      	movs	r2, #32
 8003336:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10a      	bne.n	8003356 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003340:	2300      	movs	r3, #0
 8003342:	613b      	str	r3, [r7, #16]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	613b      	str	r3, [r7, #16]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	613b      	str	r3, [r7, #16]
 8003354:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800335a:	2b00      	cmp	r3, #0
 800335c:	d004      	beq.n	8003368 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800335e:	231f      	movs	r3, #31
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	2201      	movs	r2, #1
 8003364:	701a      	strb	r2, [r3, #0]
 8003366:	e000      	b.n	800336a <HAL_SPI_Transmit+0x292>
  }

error:
 8003368:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	225d      	movs	r2, #93	; 0x5d
 800336e:	2101      	movs	r1, #1
 8003370:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	225c      	movs	r2, #92	; 0x5c
 8003376:	2100      	movs	r1, #0
 8003378:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800337a:	231f      	movs	r3, #31
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	781b      	ldrb	r3, [r3, #0]
}
 8003380:	0018      	movs	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	b008      	add	sp, #32
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b08a      	sub	sp, #40	; 0x28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	001a      	movs	r2, r3
 8003396:	1cbb      	adds	r3, r7, #2
 8003398:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800339a:	2301      	movs	r3, #1
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800339e:	2323      	movs	r3, #35	; 0x23
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	225c      	movs	r2, #92	; 0x5c
 80033aa:	5c9b      	ldrb	r3, [r3, r2]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_SPI_TransmitReceive+0x2c>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e1b5      	b.n	8003720 <HAL_SPI_TransmitReceive+0x398>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	225c      	movs	r2, #92	; 0x5c
 80033b8:	2101      	movs	r1, #1
 80033ba:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033bc:	f7fe fe34 	bl	8002028 <HAL_GetTick>
 80033c0:	0003      	movs	r3, r0
 80033c2:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80033c4:	201b      	movs	r0, #27
 80033c6:	183b      	adds	r3, r7, r0
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	215d      	movs	r1, #93	; 0x5d
 80033cc:	5c52      	ldrb	r2, [r2, r1]
 80033ce:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80033d6:	2312      	movs	r3, #18
 80033d8:	18fb      	adds	r3, r7, r3
 80033da:	1cba      	adds	r2, r7, #2
 80033dc:	8812      	ldrh	r2, [r2, #0]
 80033de:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80033e0:	183b      	adds	r3, r7, r0
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d011      	beq.n	800340c <HAL_SPI_TransmitReceive+0x84>
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	2382      	movs	r3, #130	; 0x82
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d107      	bne.n	8003402 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d103      	bne.n	8003402 <HAL_SPI_TransmitReceive+0x7a>
 80033fa:	183b      	adds	r3, r7, r0
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d004      	beq.n	800340c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003402:	2323      	movs	r3, #35	; 0x23
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	2202      	movs	r2, #2
 8003408:	701a      	strb	r2, [r3, #0]
    goto error;
 800340a:	e17e      	b.n	800370a <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d006      	beq.n	8003420 <HAL_SPI_TransmitReceive+0x98>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_SPI_TransmitReceive+0x98>
 8003418:	1cbb      	adds	r3, r7, #2
 800341a:	881b      	ldrh	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d104      	bne.n	800342a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003420:	2323      	movs	r3, #35	; 0x23
 8003422:	18fb      	adds	r3, r7, r3
 8003424:	2201      	movs	r2, #1
 8003426:	701a      	strb	r2, [r3, #0]
    goto error;
 8003428:	e16f      	b.n	800370a <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	225d      	movs	r2, #93	; 0x5d
 800342e:	5c9b      	ldrb	r3, [r3, r2]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b04      	cmp	r3, #4
 8003434:	d003      	beq.n	800343e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	225d      	movs	r2, #93	; 0x5d
 800343a:	2105      	movs	r1, #5
 800343c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	1cba      	adds	r2, r7, #2
 800344e:	2146      	movs	r1, #70	; 0x46
 8003450:	8812      	ldrh	r2, [r2, #0]
 8003452:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1cba      	adds	r2, r7, #2
 8003458:	2144      	movs	r1, #68	; 0x44
 800345a:	8812      	ldrh	r2, [r2, #0]
 800345c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	1cba      	adds	r2, r7, #2
 8003468:	8812      	ldrh	r2, [r2, #0]
 800346a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1cba      	adds	r2, r7, #2
 8003470:	8812      	ldrh	r2, [r2, #0]
 8003472:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	23e0      	movs	r3, #224	; 0xe0
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	429a      	cmp	r2, r3
 800348a:	d908      	bls.n	800349e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	49a4      	ldr	r1, [pc, #656]	; (8003728 <HAL_SPI_TransmitReceive+0x3a0>)
 8003498:	400a      	ands	r2, r1
 800349a:	605a      	str	r2, [r3, #4]
 800349c:	e008      	b.n	80034b0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2180      	movs	r1, #128	; 0x80
 80034aa:	0149      	lsls	r1, r1, #5
 80034ac:	430a      	orrs	r2, r1
 80034ae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2240      	movs	r2, #64	; 0x40
 80034b8:	4013      	ands	r3, r2
 80034ba:	2b40      	cmp	r3, #64	; 0x40
 80034bc:	d007      	beq.n	80034ce <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2140      	movs	r1, #64	; 0x40
 80034ca:	430a      	orrs	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	68da      	ldr	r2, [r3, #12]
 80034d2:	23e0      	movs	r3, #224	; 0xe0
 80034d4:	00db      	lsls	r3, r3, #3
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d800      	bhi.n	80034dc <HAL_SPI_TransmitReceive+0x154>
 80034da:	e07f      	b.n	80035dc <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_SPI_TransmitReceive+0x168>
 80034e4:	2312      	movs	r3, #18
 80034e6:	18fb      	adds	r3, r7, r3
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d000      	beq.n	80034f0 <HAL_SPI_TransmitReceive+0x168>
 80034ee:	e069      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f4:	881a      	ldrh	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003500:	1c9a      	adds	r2, r3, #2
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003514:	e056      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	2202      	movs	r2, #2
 800351e:	4013      	ands	r3, r2
 8003520:	2b02      	cmp	r3, #2
 8003522:	d11b      	bne.n	800355c <HAL_SPI_TransmitReceive+0x1d4>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003528:	b29b      	uxth	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d016      	beq.n	800355c <HAL_SPI_TransmitReceive+0x1d4>
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	2b01      	cmp	r3, #1
 8003532:	d113      	bne.n	800355c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003538:	881a      	ldrh	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003544:	1c9a      	adds	r2, r3, #2
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	2201      	movs	r2, #1
 8003564:	4013      	ands	r3, r2
 8003566:	2b01      	cmp	r3, #1
 8003568:	d11c      	bne.n	80035a4 <HAL_SPI_TransmitReceive+0x21c>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2246      	movs	r2, #70	; 0x46
 800356e:	5a9b      	ldrh	r3, [r3, r2]
 8003570:	b29b      	uxth	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d016      	beq.n	80035a4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	b292      	uxth	r2, r2
 8003582:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	1c9a      	adds	r2, r3, #2
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2246      	movs	r2, #70	; 0x46
 8003592:	5a9b      	ldrh	r3, [r3, r2]
 8003594:	b29b      	uxth	r3, r3
 8003596:	3b01      	subs	r3, #1
 8003598:	b299      	uxth	r1, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2246      	movs	r2, #70	; 0x46
 800359e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035a0:	2301      	movs	r3, #1
 80035a2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80035a4:	f7fe fd40 	bl	8002028 <HAL_GetTick>
 80035a8:	0002      	movs	r2, r0
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d807      	bhi.n	80035c4 <HAL_SPI_TransmitReceive+0x23c>
 80035b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b6:	3301      	adds	r3, #1
 80035b8:	d004      	beq.n	80035c4 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80035ba:	2323      	movs	r3, #35	; 0x23
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	2203      	movs	r2, #3
 80035c0:	701a      	strb	r2, [r3, #0]
        goto error;
 80035c2:	e0a2      	b.n	800370a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1a3      	bne.n	8003516 <HAL_SPI_TransmitReceive+0x18e>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2246      	movs	r2, #70	; 0x46
 80035d2:	5a9b      	ldrh	r3, [r3, r2]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d19d      	bne.n	8003516 <HAL_SPI_TransmitReceive+0x18e>
 80035da:	e085      	b.n	80036e8 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d005      	beq.n	80035f0 <HAL_SPI_TransmitReceive+0x268>
 80035e4:	2312      	movs	r3, #18
 80035e6:	18fb      	adds	r3, r7, r3
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d000      	beq.n	80035f0 <HAL_SPI_TransmitReceive+0x268>
 80035ee:	e070      	b.n	80036d2 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	330c      	adds	r3, #12
 80035fa:	7812      	ldrb	r2, [r2, #0]
 80035fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003616:	e05c      	b.n	80036d2 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	2202      	movs	r2, #2
 8003620:	4013      	ands	r3, r2
 8003622:	2b02      	cmp	r3, #2
 8003624:	d11c      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x2d8>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800362a:	b29b      	uxth	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d017      	beq.n	8003660 <HAL_SPI_TransmitReceive+0x2d8>
 8003630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003632:	2b01      	cmp	r3, #1
 8003634:	d114      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	330c      	adds	r3, #12
 8003640:	7812      	ldrb	r2, [r2, #0]
 8003642:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003652:	b29b      	uxth	r3, r3
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2201      	movs	r2, #1
 8003668:	4013      	ands	r3, r2
 800366a:	2b01      	cmp	r3, #1
 800366c:	d11e      	bne.n	80036ac <HAL_SPI_TransmitReceive+0x324>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2246      	movs	r2, #70	; 0x46
 8003672:	5a9b      	ldrh	r3, [r3, r2]
 8003674:	b29b      	uxth	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d018      	beq.n	80036ac <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	330c      	adds	r3, #12
 8003680:	001a      	movs	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	7812      	ldrb	r2, [r2, #0]
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2246      	movs	r2, #70	; 0x46
 800369a:	5a9b      	ldrh	r3, [r3, r2]
 800369c:	b29b      	uxth	r3, r3
 800369e:	3b01      	subs	r3, #1
 80036a0:	b299      	uxth	r1, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2246      	movs	r2, #70	; 0x46
 80036a6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036a8:	2301      	movs	r3, #1
 80036aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036ac:	f7fe fcbc 	bl	8002028 <HAL_GetTick>
 80036b0:	0002      	movs	r2, r0
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d802      	bhi.n	80036c2 <HAL_SPI_TransmitReceive+0x33a>
 80036bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036be:	3301      	adds	r3, #1
 80036c0:	d102      	bne.n	80036c8 <HAL_SPI_TransmitReceive+0x340>
 80036c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d104      	bne.n	80036d2 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80036c8:	2323      	movs	r3, #35	; 0x23
 80036ca:	18fb      	adds	r3, r7, r3
 80036cc:	2203      	movs	r2, #3
 80036ce:	701a      	strb	r2, [r3, #0]
        goto error;
 80036d0:	e01b      	b.n	800370a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d19d      	bne.n	8003618 <HAL_SPI_TransmitReceive+0x290>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2246      	movs	r2, #70	; 0x46
 80036e0:	5a9b      	ldrh	r3, [r3, r2]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d197      	bne.n	8003618 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036e8:	69fa      	ldr	r2, [r7, #28]
 80036ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	0018      	movs	r0, r3
 80036f0:	f000 f940 	bl	8003974 <SPI_EndRxTxTransaction>
 80036f4:	1e03      	subs	r3, r0, #0
 80036f6:	d007      	beq.n	8003708 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80036f8:	2323      	movs	r3, #35	; 0x23
 80036fa:	18fb      	adds	r3, r7, r3
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2220      	movs	r2, #32
 8003704:	661a      	str	r2, [r3, #96]	; 0x60
 8003706:	e000      	b.n	800370a <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8003708:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	225d      	movs	r2, #93	; 0x5d
 800370e:	2101      	movs	r1, #1
 8003710:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	225c      	movs	r2, #92	; 0x5c
 8003716:	2100      	movs	r1, #0
 8003718:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800371a:	2323      	movs	r3, #35	; 0x23
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	781b      	ldrb	r3, [r3, #0]
}
 8003720:	0018      	movs	r0, r3
 8003722:	46bd      	mov	sp, r7
 8003724:	b00a      	add	sp, #40	; 0x28
 8003726:	bd80      	pop	{r7, pc}
 8003728:	ffffefff 	.word	0xffffefff

0800372c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b088      	sub	sp, #32
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	1dfb      	adds	r3, r7, #7
 800373a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800373c:	f7fe fc74 	bl	8002028 <HAL_GetTick>
 8003740:	0002      	movs	r2, r0
 8003742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003744:	1a9b      	subs	r3, r3, r2
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	18d3      	adds	r3, r2, r3
 800374a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800374c:	f7fe fc6c 	bl	8002028 <HAL_GetTick>
 8003750:	0003      	movs	r3, r0
 8003752:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003754:	4b3a      	ldr	r3, [pc, #232]	; (8003840 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	015b      	lsls	r3, r3, #5
 800375a:	0d1b      	lsrs	r3, r3, #20
 800375c:	69fa      	ldr	r2, [r7, #28]
 800375e:	4353      	muls	r3, r2
 8003760:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003762:	e058      	b.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	3301      	adds	r3, #1
 8003768:	d055      	beq.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800376a:	f7fe fc5d 	bl	8002028 <HAL_GetTick>
 800376e:	0002      	movs	r2, r0
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	69fa      	ldr	r2, [r7, #28]
 8003776:	429a      	cmp	r2, r3
 8003778:	d902      	bls.n	8003780 <SPI_WaitFlagStateUntilTimeout+0x54>
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d142      	bne.n	8003806 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	21e0      	movs	r1, #224	; 0xe0
 800378c:	438a      	bics	r2, r1
 800378e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	2382      	movs	r3, #130	; 0x82
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	429a      	cmp	r2, r3
 800379a:	d113      	bne.n	80037c4 <SPI_WaitFlagStateUntilTimeout+0x98>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	021b      	lsls	r3, r3, #8
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d005      	beq.n	80037b4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	2380      	movs	r3, #128	; 0x80
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d107      	bne.n	80037c4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2140      	movs	r1, #64	; 0x40
 80037c0:	438a      	bics	r2, r1
 80037c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	019b      	lsls	r3, r3, #6
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d110      	bne.n	80037f2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	491a      	ldr	r1, [pc, #104]	; (8003844 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80037dc:	400a      	ands	r2, r1
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2180      	movs	r1, #128	; 0x80
 80037ec:	0189      	lsls	r1, r1, #6
 80037ee:	430a      	orrs	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	225d      	movs	r2, #93	; 0x5d
 80037f6:	2101      	movs	r1, #1
 80037f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	225c      	movs	r2, #92	; 0x5c
 80037fe:	2100      	movs	r1, #0
 8003800:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e017      	b.n	8003836 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	3b01      	subs	r3, #1
 8003814:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	4013      	ands	r3, r2
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	425a      	negs	r2, r3
 8003826:	4153      	adcs	r3, r2
 8003828:	b2db      	uxtb	r3, r3
 800382a:	001a      	movs	r2, r3
 800382c:	1dfb      	adds	r3, r7, #7
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d197      	bne.n	8003764 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	0018      	movs	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	b008      	add	sp, #32
 800383c:	bd80      	pop	{r7, pc}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	20000000 	.word	0x20000000
 8003844:	ffffdfff 	.word	0xffffdfff

08003848 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b088      	sub	sp, #32
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003856:	f7fe fbe7 	bl	8002028 <HAL_GetTick>
 800385a:	0002      	movs	r2, r0
 800385c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	18d3      	adds	r3, r2, r3
 8003864:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003866:	f7fe fbdf 	bl	8002028 <HAL_GetTick>
 800386a:	0003      	movs	r3, r0
 800386c:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800386e:	4b3f      	ldr	r3, [pc, #252]	; (800396c <SPI_WaitFifoStateUntilTimeout+0x124>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	0013      	movs	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	189b      	adds	r3, r3, r2
 8003878:	00da      	lsls	r2, r3, #3
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	0d1b      	lsrs	r3, r3, #20
 800387e:	69fa      	ldr	r2, [r7, #28]
 8003880:	4353      	muls	r3, r2
 8003882:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8003884:	e064      	b.n	8003950 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	23c0      	movs	r3, #192	; 0xc0
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	429a      	cmp	r2, r3
 800388e:	d106      	bne.n	800389e <SPI_WaitFifoStateUntilTimeout+0x56>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d103      	bne.n	800389e <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	330c      	adds	r3, #12
 800389c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	3301      	adds	r3, #1
 80038a2:	d055      	beq.n	8003950 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038a4:	f7fe fbc0 	bl	8002028 <HAL_GetTick>
 80038a8:	0002      	movs	r2, r0
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d902      	bls.n	80038ba <SPI_WaitFifoStateUntilTimeout+0x72>
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d142      	bne.n	8003940 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	21e0      	movs	r1, #224	; 0xe0
 80038c6:	438a      	bics	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	2382      	movs	r3, #130	; 0x82
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d113      	bne.n	80038fe <SPI_WaitFifoStateUntilTimeout+0xb6>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	2380      	movs	r3, #128	; 0x80
 80038dc:	021b      	lsls	r3, r3, #8
 80038de:	429a      	cmp	r2, r3
 80038e0:	d005      	beq.n	80038ee <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	2380      	movs	r3, #128	; 0x80
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d107      	bne.n	80038fe <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2140      	movs	r1, #64	; 0x40
 80038fa:	438a      	bics	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	019b      	lsls	r3, r3, #6
 8003906:	429a      	cmp	r2, r3
 8003908:	d110      	bne.n	800392c <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4916      	ldr	r1, [pc, #88]	; (8003970 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003916:	400a      	ands	r2, r1
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2180      	movs	r1, #128	; 0x80
 8003926:	0189      	lsls	r1, r1, #6
 8003928:	430a      	orrs	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	225d      	movs	r2, #93	; 0x5d
 8003930:	2101      	movs	r1, #1
 8003932:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	225c      	movs	r2, #92	; 0x5c
 8003938:	2100      	movs	r1, #0
 800393a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e010      	b.n	8003962 <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	3b01      	subs	r3, #1
 800394e:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	4013      	ands	r3, r2
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	429a      	cmp	r2, r3
 800395e:	d192      	bne.n	8003886 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	0018      	movs	r0, r3
 8003964:	46bd      	mov	sp, r7
 8003966:	b008      	add	sp, #32
 8003968:	bd80      	pop	{r7, pc}
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	20000000 	.word	0x20000000
 8003970:	ffffdfff 	.word	0xffffdfff

08003974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af02      	add	r7, sp, #8
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	23c0      	movs	r3, #192	; 0xc0
 8003984:	0159      	lsls	r1, r3, #5
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	0013      	movs	r3, r2
 800398e:	2200      	movs	r2, #0
 8003990:	f7ff ff5a 	bl	8003848 <SPI_WaitFifoStateUntilTimeout>
 8003994:	1e03      	subs	r3, r0, #0
 8003996:	d007      	beq.n	80039a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800399c:	2220      	movs	r2, #32
 800399e:	431a      	orrs	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e027      	b.n	80039f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	0013      	movs	r3, r2
 80039b2:	2200      	movs	r2, #0
 80039b4:	2180      	movs	r1, #128	; 0x80
 80039b6:	f7ff feb9 	bl	800372c <SPI_WaitFlagStateUntilTimeout>
 80039ba:	1e03      	subs	r3, r0, #0
 80039bc:	d007      	beq.n	80039ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c2:	2220      	movs	r2, #32
 80039c4:	431a      	orrs	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e014      	b.n	80039f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	23c0      	movs	r3, #192	; 0xc0
 80039d2:	00d9      	lsls	r1, r3, #3
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	0013      	movs	r3, r2
 80039dc:	2200      	movs	r2, #0
 80039de:	f7ff ff33 	bl	8003848 <SPI_WaitFifoStateUntilTimeout>
 80039e2:	1e03      	subs	r3, r0, #0
 80039e4:	d007      	beq.n	80039f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ea:	2220      	movs	r2, #32
 80039ec:	431a      	orrs	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e000      	b.n	80039f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	0018      	movs	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	b004      	add	sp, #16
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e044      	b.n	8003a9c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d107      	bne.n	8003a2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2274      	movs	r2, #116	; 0x74
 8003a1e:	2100      	movs	r1, #0
 8003a20:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7fe f9b5 	bl	8001d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2224      	movs	r2, #36	; 0x24
 8003a2e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	438a      	bics	r2, r1
 8003a3e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	0018      	movs	r0, r3
 8003a44:	f000 f8da 	bl	8003bfc <UART_SetConfig>
 8003a48:	0003      	movs	r3, r0
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d101      	bne.n	8003a52 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e024      	b.n	8003a9c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f000 fa0d 	bl	8003e7c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	490d      	ldr	r1, [pc, #52]	; (8003aa4 <HAL_UART_Init+0xa4>)
 8003a6e:	400a      	ands	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	212a      	movs	r1, #42	; 0x2a
 8003a7e:	438a      	bics	r2, r1
 8003a80:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f000 faa5 	bl	8003fe4 <UART_CheckIdleState>
 8003a9a:	0003      	movs	r3, r0
}
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b002      	add	sp, #8
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	ffffb7ff 	.word	0xffffb7ff

08003aa8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b08a      	sub	sp, #40	; 0x28
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	603b      	str	r3, [r7, #0]
 8003ab4:	1dbb      	adds	r3, r7, #6
 8003ab6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003abc:	2b20      	cmp	r3, #32
 8003abe:	d000      	beq.n	8003ac2 <HAL_UART_Transmit+0x1a>
 8003ac0:	e096      	b.n	8003bf0 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d003      	beq.n	8003ad0 <HAL_UART_Transmit+0x28>
 8003ac8:	1dbb      	adds	r3, r7, #6
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e08e      	b.n	8003bf2 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	2380      	movs	r3, #128	; 0x80
 8003ada:	015b      	lsls	r3, r3, #5
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d109      	bne.n	8003af4 <HAL_UART_Transmit+0x4c>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d105      	bne.n	8003af4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2201      	movs	r2, #1
 8003aec:	4013      	ands	r3, r2
 8003aee:	d001      	beq.n	8003af4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e07e      	b.n	8003bf2 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2274      	movs	r2, #116	; 0x74
 8003af8:	5c9b      	ldrb	r3, [r3, r2]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_UART_Transmit+0x5a>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e077      	b.n	8003bf2 <HAL_UART_Transmit+0x14a>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2274      	movs	r2, #116	; 0x74
 8003b06:	2101      	movs	r1, #1
 8003b08:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2280      	movs	r2, #128	; 0x80
 8003b0e:	2100      	movs	r1, #0
 8003b10:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2221      	movs	r2, #33	; 0x21
 8003b16:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b18:	f7fe fa86 	bl	8002028 <HAL_GetTick>
 8003b1c:	0003      	movs	r3, r0
 8003b1e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	1dba      	adds	r2, r7, #6
 8003b24:	2150      	movs	r1, #80	; 0x50
 8003b26:	8812      	ldrh	r2, [r2, #0]
 8003b28:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	1dba      	adds	r2, r7, #6
 8003b2e:	2152      	movs	r1, #82	; 0x52
 8003b30:	8812      	ldrh	r2, [r2, #0]
 8003b32:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	2380      	movs	r3, #128	; 0x80
 8003b3a:	015b      	lsls	r3, r3, #5
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d108      	bne.n	8003b52 <HAL_UART_Transmit+0xaa>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d104      	bne.n	8003b52 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	61bb      	str	r3, [r7, #24]
 8003b50:	e003      	b.n	8003b5a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2274      	movs	r2, #116	; 0x74
 8003b5e:	2100      	movs	r1, #0
 8003b60:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003b62:	e02d      	b.n	8003bc0 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	0013      	movs	r3, r2
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2180      	movs	r1, #128	; 0x80
 8003b72:	f000 fa7f 	bl	8004074 <UART_WaitOnFlagUntilTimeout>
 8003b76:	1e03      	subs	r3, r0, #0
 8003b78:	d001      	beq.n	8003b7e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e039      	b.n	8003bf2 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10b      	bne.n	8003b9c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	881a      	ldrh	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	05d2      	lsls	r2, r2, #23
 8003b8e:	0dd2      	lsrs	r2, r2, #23
 8003b90:	b292      	uxth	r2, r2
 8003b92:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	3302      	adds	r3, #2
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	e008      	b.n	8003bae <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	781a      	ldrb	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	b292      	uxth	r2, r2
 8003ba6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	3301      	adds	r3, #1
 8003bac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2252      	movs	r2, #82	; 0x52
 8003bb2:	5a9b      	ldrh	r3, [r3, r2]
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b299      	uxth	r1, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2252      	movs	r2, #82	; 0x52
 8003bbe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2252      	movs	r2, #82	; 0x52
 8003bc4:	5a9b      	ldrh	r3, [r3, r2]
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1cb      	bne.n	8003b64 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	0013      	movs	r3, r2
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	2140      	movs	r1, #64	; 0x40
 8003bda:	f000 fa4b 	bl	8004074 <UART_WaitOnFlagUntilTimeout>
 8003bde:	1e03      	subs	r3, r0, #0
 8003be0:	d001      	beq.n	8003be6 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e005      	b.n	8003bf2 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2220      	movs	r2, #32
 8003bea:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	e000      	b.n	8003bf2 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003bf0:	2302      	movs	r3, #2
  }
}
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b008      	add	sp, #32
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c04:	231e      	movs	r3, #30
 8003c06:	18fb      	adds	r3, r7, r3
 8003c08:	2200      	movs	r2, #0
 8003c0a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	431a      	orrs	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a8d      	ldr	r2, [pc, #564]	; (8003e60 <UART_SetConfig+0x264>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	0019      	movs	r1, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	4a88      	ldr	r2, [pc, #544]	; (8003e64 <UART_SetConfig+0x268>)
 8003c42:	4013      	ands	r3, r2
 8003c44:	0019      	movs	r1, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4a7f      	ldr	r2, [pc, #508]	; (8003e68 <UART_SetConfig+0x26c>)
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	0019      	movs	r1, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a7b      	ldr	r2, [pc, #492]	; (8003e6c <UART_SetConfig+0x270>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d127      	bne.n	8003cd2 <UART_SetConfig+0xd6>
 8003c82:	4b7b      	ldr	r3, [pc, #492]	; (8003e70 <UART_SetConfig+0x274>)
 8003c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c86:	2203      	movs	r2, #3
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	d00d      	beq.n	8003caa <UART_SetConfig+0xae>
 8003c8e:	d81b      	bhi.n	8003cc8 <UART_SetConfig+0xcc>
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d014      	beq.n	8003cbe <UART_SetConfig+0xc2>
 8003c94:	d818      	bhi.n	8003cc8 <UART_SetConfig+0xcc>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d002      	beq.n	8003ca0 <UART_SetConfig+0xa4>
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d00a      	beq.n	8003cb4 <UART_SetConfig+0xb8>
 8003c9e:	e013      	b.n	8003cc8 <UART_SetConfig+0xcc>
 8003ca0:	231f      	movs	r3, #31
 8003ca2:	18fb      	adds	r3, r7, r3
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
 8003ca8:	e021      	b.n	8003cee <UART_SetConfig+0xf2>
 8003caa:	231f      	movs	r3, #31
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2202      	movs	r2, #2
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e01c      	b.n	8003cee <UART_SetConfig+0xf2>
 8003cb4:	231f      	movs	r3, #31
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	2204      	movs	r2, #4
 8003cba:	701a      	strb	r2, [r3, #0]
 8003cbc:	e017      	b.n	8003cee <UART_SetConfig+0xf2>
 8003cbe:	231f      	movs	r3, #31
 8003cc0:	18fb      	adds	r3, r7, r3
 8003cc2:	2208      	movs	r2, #8
 8003cc4:	701a      	strb	r2, [r3, #0]
 8003cc6:	e012      	b.n	8003cee <UART_SetConfig+0xf2>
 8003cc8:	231f      	movs	r3, #31
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2210      	movs	r2, #16
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e00d      	b.n	8003cee <UART_SetConfig+0xf2>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a67      	ldr	r2, [pc, #412]	; (8003e74 <UART_SetConfig+0x278>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d104      	bne.n	8003ce6 <UART_SetConfig+0xea>
 8003cdc:	231f      	movs	r3, #31
 8003cde:	18fb      	adds	r3, r7, r3
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
 8003ce4:	e003      	b.n	8003cee <UART_SetConfig+0xf2>
 8003ce6:	231f      	movs	r3, #31
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	2210      	movs	r2, #16
 8003cec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d15d      	bne.n	8003db6 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003cfa:	231f      	movs	r3, #31
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d015      	beq.n	8003d30 <UART_SetConfig+0x134>
 8003d04:	dc18      	bgt.n	8003d38 <UART_SetConfig+0x13c>
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d00d      	beq.n	8003d26 <UART_SetConfig+0x12a>
 8003d0a:	dc15      	bgt.n	8003d38 <UART_SetConfig+0x13c>
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <UART_SetConfig+0x11a>
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d005      	beq.n	8003d20 <UART_SetConfig+0x124>
 8003d14:	e010      	b.n	8003d38 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d16:	f7ff f833 	bl	8002d80 <HAL_RCC_GetPCLK1Freq>
 8003d1a:	0003      	movs	r3, r0
 8003d1c:	61bb      	str	r3, [r7, #24]
        break;
 8003d1e:	e012      	b.n	8003d46 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d20:	4b55      	ldr	r3, [pc, #340]	; (8003e78 <UART_SetConfig+0x27c>)
 8003d22:	61bb      	str	r3, [r7, #24]
        break;
 8003d24:	e00f      	b.n	8003d46 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d26:	f7fe ffbd 	bl	8002ca4 <HAL_RCC_GetSysClockFreq>
 8003d2a:	0003      	movs	r3, r0
 8003d2c:	61bb      	str	r3, [r7, #24]
        break;
 8003d2e:	e00a      	b.n	8003d46 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d30:	2380      	movs	r3, #128	; 0x80
 8003d32:	021b      	lsls	r3, r3, #8
 8003d34:	61bb      	str	r3, [r7, #24]
        break;
 8003d36:	e006      	b.n	8003d46 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d3c:	231e      	movs	r3, #30
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	2201      	movs	r2, #1
 8003d42:	701a      	strb	r2, [r3, #0]
        break;
 8003d44:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d100      	bne.n	8003d4e <UART_SetConfig+0x152>
 8003d4c:	e07b      	b.n	8003e46 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	005a      	lsls	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	085b      	lsrs	r3, r3, #1
 8003d58:	18d2      	adds	r2, r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	0019      	movs	r1, r3
 8003d60:	0010      	movs	r0, r2
 8003d62:	f7fc f9e3 	bl	800012c <__udivsi3>
 8003d66:	0003      	movs	r3, r0
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	2b0f      	cmp	r3, #15
 8003d70:	d91c      	bls.n	8003dac <UART_SetConfig+0x1b0>
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	2380      	movs	r3, #128	; 0x80
 8003d76:	025b      	lsls	r3, r3, #9
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d217      	bcs.n	8003dac <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	200e      	movs	r0, #14
 8003d82:	183b      	adds	r3, r7, r0
 8003d84:	210f      	movs	r1, #15
 8003d86:	438a      	bics	r2, r1
 8003d88:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	085b      	lsrs	r3, r3, #1
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	2207      	movs	r2, #7
 8003d92:	4013      	ands	r3, r2
 8003d94:	b299      	uxth	r1, r3
 8003d96:	183b      	adds	r3, r7, r0
 8003d98:	183a      	adds	r2, r7, r0
 8003d9a:	8812      	ldrh	r2, [r2, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	183a      	adds	r2, r7, r0
 8003da6:	8812      	ldrh	r2, [r2, #0]
 8003da8:	60da      	str	r2, [r3, #12]
 8003daa:	e04c      	b.n	8003e46 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003dac:	231e      	movs	r3, #30
 8003dae:	18fb      	adds	r3, r7, r3
 8003db0:	2201      	movs	r2, #1
 8003db2:	701a      	strb	r2, [r3, #0]
 8003db4:	e047      	b.n	8003e46 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003db6:	231f      	movs	r3, #31
 8003db8:	18fb      	adds	r3, r7, r3
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	d015      	beq.n	8003dec <UART_SetConfig+0x1f0>
 8003dc0:	dc18      	bgt.n	8003df4 <UART_SetConfig+0x1f8>
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d00d      	beq.n	8003de2 <UART_SetConfig+0x1e6>
 8003dc6:	dc15      	bgt.n	8003df4 <UART_SetConfig+0x1f8>
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d002      	beq.n	8003dd2 <UART_SetConfig+0x1d6>
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d005      	beq.n	8003ddc <UART_SetConfig+0x1e0>
 8003dd0:	e010      	b.n	8003df4 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dd2:	f7fe ffd5 	bl	8002d80 <HAL_RCC_GetPCLK1Freq>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	61bb      	str	r3, [r7, #24]
        break;
 8003dda:	e012      	b.n	8003e02 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ddc:	4b26      	ldr	r3, [pc, #152]	; (8003e78 <UART_SetConfig+0x27c>)
 8003dde:	61bb      	str	r3, [r7, #24]
        break;
 8003de0:	e00f      	b.n	8003e02 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003de2:	f7fe ff5f 	bl	8002ca4 <HAL_RCC_GetSysClockFreq>
 8003de6:	0003      	movs	r3, r0
 8003de8:	61bb      	str	r3, [r7, #24]
        break;
 8003dea:	e00a      	b.n	8003e02 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dec:	2380      	movs	r3, #128	; 0x80
 8003dee:	021b      	lsls	r3, r3, #8
 8003df0:	61bb      	str	r3, [r7, #24]
        break;
 8003df2:	e006      	b.n	8003e02 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003df8:	231e      	movs	r3, #30
 8003dfa:	18fb      	adds	r3, r7, r3
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	701a      	strb	r2, [r3, #0]
        break;
 8003e00:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d01e      	beq.n	8003e46 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	085a      	lsrs	r2, r3, #1
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	18d2      	adds	r2, r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	0019      	movs	r1, r3
 8003e18:	0010      	movs	r0, r2
 8003e1a:	f7fc f987 	bl	800012c <__udivsi3>
 8003e1e:	0003      	movs	r3, r0
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	2b0f      	cmp	r3, #15
 8003e28:	d909      	bls.n	8003e3e <UART_SetConfig+0x242>
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	2380      	movs	r3, #128	; 0x80
 8003e2e:	025b      	lsls	r3, r3, #9
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d204      	bcs.n	8003e3e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	60da      	str	r2, [r3, #12]
 8003e3c:	e003      	b.n	8003e46 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003e3e:	231e      	movs	r3, #30
 8003e40:	18fb      	adds	r3, r7, r3
 8003e42:	2201      	movs	r2, #1
 8003e44:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003e52:	231e      	movs	r3, #30
 8003e54:	18fb      	adds	r3, r7, r3
 8003e56:	781b      	ldrb	r3, [r3, #0]
}
 8003e58:	0018      	movs	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	b008      	add	sp, #32
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	ffff69f3 	.word	0xffff69f3
 8003e64:	ffffcfff 	.word	0xffffcfff
 8003e68:	fffff4ff 	.word	0xfffff4ff
 8003e6c:	40013800 	.word	0x40013800
 8003e70:	40021000 	.word	0x40021000
 8003e74:	40004400 	.word	0x40004400
 8003e78:	007a1200 	.word	0x007a1200

08003e7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	2201      	movs	r2, #1
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d00b      	beq.n	8003ea6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	4a4a      	ldr	r2, [pc, #296]	; (8003fc0 <UART_AdvFeatureConfig+0x144>)
 8003e96:	4013      	ands	r3, r2
 8003e98:	0019      	movs	r1, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eaa:	2202      	movs	r2, #2
 8003eac:	4013      	ands	r3, r2
 8003eae:	d00b      	beq.n	8003ec8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	4a43      	ldr	r2, [pc, #268]	; (8003fc4 <UART_AdvFeatureConfig+0x148>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	0019      	movs	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	2204      	movs	r2, #4
 8003ece:	4013      	ands	r3, r2
 8003ed0:	d00b      	beq.n	8003eea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	4a3b      	ldr	r2, [pc, #236]	; (8003fc8 <UART_AdvFeatureConfig+0x14c>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	0019      	movs	r1, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	2208      	movs	r2, #8
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d00b      	beq.n	8003f0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	4a34      	ldr	r2, [pc, #208]	; (8003fcc <UART_AdvFeatureConfig+0x150>)
 8003efc:	4013      	ands	r3, r2
 8003efe:	0019      	movs	r1, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	2210      	movs	r2, #16
 8003f12:	4013      	ands	r3, r2
 8003f14:	d00b      	beq.n	8003f2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	4a2c      	ldr	r2, [pc, #176]	; (8003fd0 <UART_AdvFeatureConfig+0x154>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	0019      	movs	r1, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	2220      	movs	r2, #32
 8003f34:	4013      	ands	r3, r2
 8003f36:	d00b      	beq.n	8003f50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	4a25      	ldr	r2, [pc, #148]	; (8003fd4 <UART_AdvFeatureConfig+0x158>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	0019      	movs	r1, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	2240      	movs	r2, #64	; 0x40
 8003f56:	4013      	ands	r3, r2
 8003f58:	d01d      	beq.n	8003f96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	4a1d      	ldr	r2, [pc, #116]	; (8003fd8 <UART_AdvFeatureConfig+0x15c>)
 8003f62:	4013      	ands	r3, r2
 8003f64:	0019      	movs	r1, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f76:	2380      	movs	r3, #128	; 0x80
 8003f78:	035b      	lsls	r3, r3, #13
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d10b      	bne.n	8003f96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <UART_AdvFeatureConfig+0x160>)
 8003f86:	4013      	ands	r3, r2
 8003f88:	0019      	movs	r1, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9a:	2280      	movs	r2, #128	; 0x80
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	d00b      	beq.n	8003fb8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	4a0e      	ldr	r2, [pc, #56]	; (8003fe0 <UART_AdvFeatureConfig+0x164>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	0019      	movs	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	605a      	str	r2, [r3, #4]
  }
}
 8003fb8:	46c0      	nop			; (mov r8, r8)
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	b002      	add	sp, #8
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	fffdffff 	.word	0xfffdffff
 8003fc4:	fffeffff 	.word	0xfffeffff
 8003fc8:	fffbffff 	.word	0xfffbffff
 8003fcc:	ffff7fff 	.word	0xffff7fff
 8003fd0:	ffffefff 	.word	0xffffefff
 8003fd4:	ffffdfff 	.word	0xffffdfff
 8003fd8:	ffefffff 	.word	0xffefffff
 8003fdc:	ff9fffff 	.word	0xff9fffff
 8003fe0:	fff7ffff 	.word	0xfff7ffff

08003fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af02      	add	r7, sp, #8
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2280      	movs	r2, #128	; 0x80
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ff4:	f7fe f818 	bl	8002028 <HAL_GetTick>
 8003ff8:	0003      	movs	r3, r0
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2208      	movs	r2, #8
 8004004:	4013      	ands	r3, r2
 8004006:	2b08      	cmp	r3, #8
 8004008:	d10c      	bne.n	8004024 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2280      	movs	r2, #128	; 0x80
 800400e:	0391      	lsls	r1, r2, #14
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	4a17      	ldr	r2, [pc, #92]	; (8004070 <UART_CheckIdleState+0x8c>)
 8004014:	9200      	str	r2, [sp, #0]
 8004016:	2200      	movs	r2, #0
 8004018:	f000 f82c 	bl	8004074 <UART_WaitOnFlagUntilTimeout>
 800401c:	1e03      	subs	r3, r0, #0
 800401e:	d001      	beq.n	8004024 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e021      	b.n	8004068 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2204      	movs	r2, #4
 800402c:	4013      	ands	r3, r2
 800402e:	2b04      	cmp	r3, #4
 8004030:	d10c      	bne.n	800404c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2280      	movs	r2, #128	; 0x80
 8004036:	03d1      	lsls	r1, r2, #15
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4a0d      	ldr	r2, [pc, #52]	; (8004070 <UART_CheckIdleState+0x8c>)
 800403c:	9200      	str	r2, [sp, #0]
 800403e:	2200      	movs	r2, #0
 8004040:	f000 f818 	bl	8004074 <UART_WaitOnFlagUntilTimeout>
 8004044:	1e03      	subs	r3, r0, #0
 8004046:	d001      	beq.n	800404c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e00d      	b.n	8004068 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2220      	movs	r2, #32
 8004050:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2220      	movs	r2, #32
 8004056:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2274      	movs	r2, #116	; 0x74
 8004062:	2100      	movs	r1, #0
 8004064:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	0018      	movs	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	b004      	add	sp, #16
 800406e:	bd80      	pop	{r7, pc}
 8004070:	01ffffff 	.word	0x01ffffff

08004074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	1dfb      	adds	r3, r7, #7
 8004082:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004084:	e05e      	b.n	8004144 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	3301      	adds	r3, #1
 800408a:	d05b      	beq.n	8004144 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800408c:	f7fd ffcc 	bl	8002028 <HAL_GetTick>
 8004090:	0002      	movs	r2, r0
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	429a      	cmp	r2, r3
 800409a:	d302      	bcc.n	80040a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d11b      	bne.n	80040da <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	492f      	ldr	r1, [pc, #188]	; (800416c <UART_WaitOnFlagUntilTimeout+0xf8>)
 80040ae:	400a      	ands	r2, r1
 80040b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2101      	movs	r1, #1
 80040be:	438a      	bics	r2, r1
 80040c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2220      	movs	r2, #32
 80040c6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2220      	movs	r2, #32
 80040cc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2274      	movs	r2, #116	; 0x74
 80040d2:	2100      	movs	r1, #0
 80040d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e044      	b.n	8004164 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2204      	movs	r2, #4
 80040e2:	4013      	ands	r3, r2
 80040e4:	d02e      	beq.n	8004144 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69da      	ldr	r2, [r3, #28]
 80040ec:	2380      	movs	r3, #128	; 0x80
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	401a      	ands	r2, r3
 80040f2:	2380      	movs	r3, #128	; 0x80
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d124      	bne.n	8004144 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2280      	movs	r2, #128	; 0x80
 8004100:	0112      	lsls	r2, r2, #4
 8004102:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4917      	ldr	r1, [pc, #92]	; (800416c <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004110:	400a      	ands	r2, r1
 8004112:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2101      	movs	r1, #1
 8004120:	438a      	bics	r2, r1
 8004122:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2220      	movs	r2, #32
 8004128:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2220      	movs	r2, #32
 800412e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2280      	movs	r2, #128	; 0x80
 8004134:	2120      	movs	r1, #32
 8004136:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2274      	movs	r2, #116	; 0x74
 800413c:	2100      	movs	r1, #0
 800413e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e00f      	b.n	8004164 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	68ba      	ldr	r2, [r7, #8]
 800414c:	4013      	ands	r3, r2
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	425a      	negs	r2, r3
 8004154:	4153      	adcs	r3, r2
 8004156:	b2db      	uxtb	r3, r3
 8004158:	001a      	movs	r2, r3
 800415a:	1dfb      	adds	r3, r7, #7
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d091      	beq.n	8004086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004162:	2300      	movs	r3, #0
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b004      	add	sp, #16
 800416a:	bd80      	pop	{r7, pc}
 800416c:	fffffe5f 	.word	0xfffffe5f

08004170 <__errno>:
 8004170:	4b01      	ldr	r3, [pc, #4]	; (8004178 <__errno+0x8>)
 8004172:	6818      	ldr	r0, [r3, #0]
 8004174:	4770      	bx	lr
 8004176:	46c0      	nop			; (mov r8, r8)
 8004178:	2000000c 	.word	0x2000000c

0800417c <__libc_init_array>:
 800417c:	b570      	push	{r4, r5, r6, lr}
 800417e:	2600      	movs	r6, #0
 8004180:	4d0c      	ldr	r5, [pc, #48]	; (80041b4 <__libc_init_array+0x38>)
 8004182:	4c0d      	ldr	r4, [pc, #52]	; (80041b8 <__libc_init_array+0x3c>)
 8004184:	1b64      	subs	r4, r4, r5
 8004186:	10a4      	asrs	r4, r4, #2
 8004188:	42a6      	cmp	r6, r4
 800418a:	d109      	bne.n	80041a0 <__libc_init_array+0x24>
 800418c:	2600      	movs	r6, #0
 800418e:	f000 fc47 	bl	8004a20 <_init>
 8004192:	4d0a      	ldr	r5, [pc, #40]	; (80041bc <__libc_init_array+0x40>)
 8004194:	4c0a      	ldr	r4, [pc, #40]	; (80041c0 <__libc_init_array+0x44>)
 8004196:	1b64      	subs	r4, r4, r5
 8004198:	10a4      	asrs	r4, r4, #2
 800419a:	42a6      	cmp	r6, r4
 800419c:	d105      	bne.n	80041aa <__libc_init_array+0x2e>
 800419e:	bd70      	pop	{r4, r5, r6, pc}
 80041a0:	00b3      	lsls	r3, r6, #2
 80041a2:	58eb      	ldr	r3, [r5, r3]
 80041a4:	4798      	blx	r3
 80041a6:	3601      	adds	r6, #1
 80041a8:	e7ee      	b.n	8004188 <__libc_init_array+0xc>
 80041aa:	00b3      	lsls	r3, r6, #2
 80041ac:	58eb      	ldr	r3, [r5, r3]
 80041ae:	4798      	blx	r3
 80041b0:	3601      	adds	r6, #1
 80041b2:	e7f2      	b.n	800419a <__libc_init_array+0x1e>
 80041b4:	08004b74 	.word	0x08004b74
 80041b8:	08004b74 	.word	0x08004b74
 80041bc:	08004b74 	.word	0x08004b74
 80041c0:	08004b78 	.word	0x08004b78

080041c4 <memset>:
 80041c4:	0003      	movs	r3, r0
 80041c6:	1882      	adds	r2, r0, r2
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d100      	bne.n	80041ce <memset+0xa>
 80041cc:	4770      	bx	lr
 80041ce:	7019      	strb	r1, [r3, #0]
 80041d0:	3301      	adds	r3, #1
 80041d2:	e7f9      	b.n	80041c8 <memset+0x4>

080041d4 <siprintf>:
 80041d4:	b40e      	push	{r1, r2, r3}
 80041d6:	b500      	push	{lr}
 80041d8:	490b      	ldr	r1, [pc, #44]	; (8004208 <siprintf+0x34>)
 80041da:	b09c      	sub	sp, #112	; 0x70
 80041dc:	ab1d      	add	r3, sp, #116	; 0x74
 80041de:	9002      	str	r0, [sp, #8]
 80041e0:	9006      	str	r0, [sp, #24]
 80041e2:	9107      	str	r1, [sp, #28]
 80041e4:	9104      	str	r1, [sp, #16]
 80041e6:	4809      	ldr	r0, [pc, #36]	; (800420c <siprintf+0x38>)
 80041e8:	4909      	ldr	r1, [pc, #36]	; (8004210 <siprintf+0x3c>)
 80041ea:	cb04      	ldmia	r3!, {r2}
 80041ec:	9105      	str	r1, [sp, #20]
 80041ee:	6800      	ldr	r0, [r0, #0]
 80041f0:	a902      	add	r1, sp, #8
 80041f2:	9301      	str	r3, [sp, #4]
 80041f4:	f000 f870 	bl	80042d8 <_svfiprintf_r>
 80041f8:	2300      	movs	r3, #0
 80041fa:	9a02      	ldr	r2, [sp, #8]
 80041fc:	7013      	strb	r3, [r2, #0]
 80041fe:	b01c      	add	sp, #112	; 0x70
 8004200:	bc08      	pop	{r3}
 8004202:	b003      	add	sp, #12
 8004204:	4718      	bx	r3
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	7fffffff 	.word	0x7fffffff
 800420c:	2000000c 	.word	0x2000000c
 8004210:	ffff0208 	.word	0xffff0208

08004214 <__ssputs_r>:
 8004214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004216:	688e      	ldr	r6, [r1, #8]
 8004218:	b085      	sub	sp, #20
 800421a:	0007      	movs	r7, r0
 800421c:	000c      	movs	r4, r1
 800421e:	9203      	str	r2, [sp, #12]
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	429e      	cmp	r6, r3
 8004224:	d83c      	bhi.n	80042a0 <__ssputs_r+0x8c>
 8004226:	2390      	movs	r3, #144	; 0x90
 8004228:	898a      	ldrh	r2, [r1, #12]
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	421a      	tst	r2, r3
 800422e:	d034      	beq.n	800429a <__ssputs_r+0x86>
 8004230:	2503      	movs	r5, #3
 8004232:	6909      	ldr	r1, [r1, #16]
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	1a5b      	subs	r3, r3, r1
 8004238:	9302      	str	r3, [sp, #8]
 800423a:	6963      	ldr	r3, [r4, #20]
 800423c:	9802      	ldr	r0, [sp, #8]
 800423e:	435d      	muls	r5, r3
 8004240:	0feb      	lsrs	r3, r5, #31
 8004242:	195d      	adds	r5, r3, r5
 8004244:	9b01      	ldr	r3, [sp, #4]
 8004246:	106d      	asrs	r5, r5, #1
 8004248:	3301      	adds	r3, #1
 800424a:	181b      	adds	r3, r3, r0
 800424c:	42ab      	cmp	r3, r5
 800424e:	d900      	bls.n	8004252 <__ssputs_r+0x3e>
 8004250:	001d      	movs	r5, r3
 8004252:	0553      	lsls	r3, r2, #21
 8004254:	d532      	bpl.n	80042bc <__ssputs_r+0xa8>
 8004256:	0029      	movs	r1, r5
 8004258:	0038      	movs	r0, r7
 800425a:	f000 fb31 	bl	80048c0 <_malloc_r>
 800425e:	1e06      	subs	r6, r0, #0
 8004260:	d109      	bne.n	8004276 <__ssputs_r+0x62>
 8004262:	230c      	movs	r3, #12
 8004264:	603b      	str	r3, [r7, #0]
 8004266:	2340      	movs	r3, #64	; 0x40
 8004268:	2001      	movs	r0, #1
 800426a:	89a2      	ldrh	r2, [r4, #12]
 800426c:	4240      	negs	r0, r0
 800426e:	4313      	orrs	r3, r2
 8004270:	81a3      	strh	r3, [r4, #12]
 8004272:	b005      	add	sp, #20
 8004274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004276:	9a02      	ldr	r2, [sp, #8]
 8004278:	6921      	ldr	r1, [r4, #16]
 800427a:	f000 faba 	bl	80047f2 <memcpy>
 800427e:	89a3      	ldrh	r3, [r4, #12]
 8004280:	4a14      	ldr	r2, [pc, #80]	; (80042d4 <__ssputs_r+0xc0>)
 8004282:	401a      	ands	r2, r3
 8004284:	2380      	movs	r3, #128	; 0x80
 8004286:	4313      	orrs	r3, r2
 8004288:	81a3      	strh	r3, [r4, #12]
 800428a:	9b02      	ldr	r3, [sp, #8]
 800428c:	6126      	str	r6, [r4, #16]
 800428e:	18f6      	adds	r6, r6, r3
 8004290:	6026      	str	r6, [r4, #0]
 8004292:	6165      	str	r5, [r4, #20]
 8004294:	9e01      	ldr	r6, [sp, #4]
 8004296:	1aed      	subs	r5, r5, r3
 8004298:	60a5      	str	r5, [r4, #8]
 800429a:	9b01      	ldr	r3, [sp, #4]
 800429c:	429e      	cmp	r6, r3
 800429e:	d900      	bls.n	80042a2 <__ssputs_r+0x8e>
 80042a0:	9e01      	ldr	r6, [sp, #4]
 80042a2:	0032      	movs	r2, r6
 80042a4:	9903      	ldr	r1, [sp, #12]
 80042a6:	6820      	ldr	r0, [r4, #0]
 80042a8:	f000 faac 	bl	8004804 <memmove>
 80042ac:	68a3      	ldr	r3, [r4, #8]
 80042ae:	2000      	movs	r0, #0
 80042b0:	1b9b      	subs	r3, r3, r6
 80042b2:	60a3      	str	r3, [r4, #8]
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	199e      	adds	r6, r3, r6
 80042b8:	6026      	str	r6, [r4, #0]
 80042ba:	e7da      	b.n	8004272 <__ssputs_r+0x5e>
 80042bc:	002a      	movs	r2, r5
 80042be:	0038      	movs	r0, r7
 80042c0:	f000 fb5c 	bl	800497c <_realloc_r>
 80042c4:	1e06      	subs	r6, r0, #0
 80042c6:	d1e0      	bne.n	800428a <__ssputs_r+0x76>
 80042c8:	0038      	movs	r0, r7
 80042ca:	6921      	ldr	r1, [r4, #16]
 80042cc:	f000 faae 	bl	800482c <_free_r>
 80042d0:	e7c7      	b.n	8004262 <__ssputs_r+0x4e>
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	fffffb7f 	.word	0xfffffb7f

080042d8 <_svfiprintf_r>:
 80042d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042da:	b0a1      	sub	sp, #132	; 0x84
 80042dc:	9003      	str	r0, [sp, #12]
 80042de:	001d      	movs	r5, r3
 80042e0:	898b      	ldrh	r3, [r1, #12]
 80042e2:	000f      	movs	r7, r1
 80042e4:	0016      	movs	r6, r2
 80042e6:	061b      	lsls	r3, r3, #24
 80042e8:	d511      	bpl.n	800430e <_svfiprintf_r+0x36>
 80042ea:	690b      	ldr	r3, [r1, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10e      	bne.n	800430e <_svfiprintf_r+0x36>
 80042f0:	2140      	movs	r1, #64	; 0x40
 80042f2:	f000 fae5 	bl	80048c0 <_malloc_r>
 80042f6:	6038      	str	r0, [r7, #0]
 80042f8:	6138      	str	r0, [r7, #16]
 80042fa:	2800      	cmp	r0, #0
 80042fc:	d105      	bne.n	800430a <_svfiprintf_r+0x32>
 80042fe:	230c      	movs	r3, #12
 8004300:	9a03      	ldr	r2, [sp, #12]
 8004302:	3801      	subs	r0, #1
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	b021      	add	sp, #132	; 0x84
 8004308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800430a:	2340      	movs	r3, #64	; 0x40
 800430c:	617b      	str	r3, [r7, #20]
 800430e:	2300      	movs	r3, #0
 8004310:	ac08      	add	r4, sp, #32
 8004312:	6163      	str	r3, [r4, #20]
 8004314:	3320      	adds	r3, #32
 8004316:	7663      	strb	r3, [r4, #25]
 8004318:	3310      	adds	r3, #16
 800431a:	76a3      	strb	r3, [r4, #26]
 800431c:	9507      	str	r5, [sp, #28]
 800431e:	0035      	movs	r5, r6
 8004320:	782b      	ldrb	r3, [r5, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <_svfiprintf_r+0x52>
 8004326:	2b25      	cmp	r3, #37	; 0x25
 8004328:	d147      	bne.n	80043ba <_svfiprintf_r+0xe2>
 800432a:	1bab      	subs	r3, r5, r6
 800432c:	9305      	str	r3, [sp, #20]
 800432e:	42b5      	cmp	r5, r6
 8004330:	d00c      	beq.n	800434c <_svfiprintf_r+0x74>
 8004332:	0032      	movs	r2, r6
 8004334:	0039      	movs	r1, r7
 8004336:	9803      	ldr	r0, [sp, #12]
 8004338:	f7ff ff6c 	bl	8004214 <__ssputs_r>
 800433c:	1c43      	adds	r3, r0, #1
 800433e:	d100      	bne.n	8004342 <_svfiprintf_r+0x6a>
 8004340:	e0ae      	b.n	80044a0 <_svfiprintf_r+0x1c8>
 8004342:	6962      	ldr	r2, [r4, #20]
 8004344:	9b05      	ldr	r3, [sp, #20]
 8004346:	4694      	mov	ip, r2
 8004348:	4463      	add	r3, ip
 800434a:	6163      	str	r3, [r4, #20]
 800434c:	782b      	ldrb	r3, [r5, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d100      	bne.n	8004354 <_svfiprintf_r+0x7c>
 8004352:	e0a5      	b.n	80044a0 <_svfiprintf_r+0x1c8>
 8004354:	2201      	movs	r2, #1
 8004356:	2300      	movs	r3, #0
 8004358:	4252      	negs	r2, r2
 800435a:	6062      	str	r2, [r4, #4]
 800435c:	a904      	add	r1, sp, #16
 800435e:	3254      	adds	r2, #84	; 0x54
 8004360:	1852      	adds	r2, r2, r1
 8004362:	1c6e      	adds	r6, r5, #1
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	60e3      	str	r3, [r4, #12]
 8004368:	60a3      	str	r3, [r4, #8]
 800436a:	7013      	strb	r3, [r2, #0]
 800436c:	65a3      	str	r3, [r4, #88]	; 0x58
 800436e:	2205      	movs	r2, #5
 8004370:	7831      	ldrb	r1, [r6, #0]
 8004372:	4854      	ldr	r0, [pc, #336]	; (80044c4 <_svfiprintf_r+0x1ec>)
 8004374:	f000 fa32 	bl	80047dc <memchr>
 8004378:	1c75      	adds	r5, r6, #1
 800437a:	2800      	cmp	r0, #0
 800437c:	d11f      	bne.n	80043be <_svfiprintf_r+0xe6>
 800437e:	6822      	ldr	r2, [r4, #0]
 8004380:	06d3      	lsls	r3, r2, #27
 8004382:	d504      	bpl.n	800438e <_svfiprintf_r+0xb6>
 8004384:	2353      	movs	r3, #83	; 0x53
 8004386:	a904      	add	r1, sp, #16
 8004388:	185b      	adds	r3, r3, r1
 800438a:	2120      	movs	r1, #32
 800438c:	7019      	strb	r1, [r3, #0]
 800438e:	0713      	lsls	r3, r2, #28
 8004390:	d504      	bpl.n	800439c <_svfiprintf_r+0xc4>
 8004392:	2353      	movs	r3, #83	; 0x53
 8004394:	a904      	add	r1, sp, #16
 8004396:	185b      	adds	r3, r3, r1
 8004398:	212b      	movs	r1, #43	; 0x2b
 800439a:	7019      	strb	r1, [r3, #0]
 800439c:	7833      	ldrb	r3, [r6, #0]
 800439e:	2b2a      	cmp	r3, #42	; 0x2a
 80043a0:	d016      	beq.n	80043d0 <_svfiprintf_r+0xf8>
 80043a2:	0035      	movs	r5, r6
 80043a4:	2100      	movs	r1, #0
 80043a6:	200a      	movs	r0, #10
 80043a8:	68e3      	ldr	r3, [r4, #12]
 80043aa:	782a      	ldrb	r2, [r5, #0]
 80043ac:	1c6e      	adds	r6, r5, #1
 80043ae:	3a30      	subs	r2, #48	; 0x30
 80043b0:	2a09      	cmp	r2, #9
 80043b2:	d94e      	bls.n	8004452 <_svfiprintf_r+0x17a>
 80043b4:	2900      	cmp	r1, #0
 80043b6:	d111      	bne.n	80043dc <_svfiprintf_r+0x104>
 80043b8:	e017      	b.n	80043ea <_svfiprintf_r+0x112>
 80043ba:	3501      	adds	r5, #1
 80043bc:	e7b0      	b.n	8004320 <_svfiprintf_r+0x48>
 80043be:	4b41      	ldr	r3, [pc, #260]	; (80044c4 <_svfiprintf_r+0x1ec>)
 80043c0:	6822      	ldr	r2, [r4, #0]
 80043c2:	1ac0      	subs	r0, r0, r3
 80043c4:	2301      	movs	r3, #1
 80043c6:	4083      	lsls	r3, r0
 80043c8:	4313      	orrs	r3, r2
 80043ca:	002e      	movs	r6, r5
 80043cc:	6023      	str	r3, [r4, #0]
 80043ce:	e7ce      	b.n	800436e <_svfiprintf_r+0x96>
 80043d0:	9b07      	ldr	r3, [sp, #28]
 80043d2:	1d19      	adds	r1, r3, #4
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	9107      	str	r1, [sp, #28]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	db01      	blt.n	80043e0 <_svfiprintf_r+0x108>
 80043dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80043de:	e004      	b.n	80043ea <_svfiprintf_r+0x112>
 80043e0:	425b      	negs	r3, r3
 80043e2:	60e3      	str	r3, [r4, #12]
 80043e4:	2302      	movs	r3, #2
 80043e6:	4313      	orrs	r3, r2
 80043e8:	6023      	str	r3, [r4, #0]
 80043ea:	782b      	ldrb	r3, [r5, #0]
 80043ec:	2b2e      	cmp	r3, #46	; 0x2e
 80043ee:	d10a      	bne.n	8004406 <_svfiprintf_r+0x12e>
 80043f0:	786b      	ldrb	r3, [r5, #1]
 80043f2:	2b2a      	cmp	r3, #42	; 0x2a
 80043f4:	d135      	bne.n	8004462 <_svfiprintf_r+0x18a>
 80043f6:	9b07      	ldr	r3, [sp, #28]
 80043f8:	3502      	adds	r5, #2
 80043fa:	1d1a      	adds	r2, r3, #4
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	9207      	str	r2, [sp, #28]
 8004400:	2b00      	cmp	r3, #0
 8004402:	db2b      	blt.n	800445c <_svfiprintf_r+0x184>
 8004404:	9309      	str	r3, [sp, #36]	; 0x24
 8004406:	4e30      	ldr	r6, [pc, #192]	; (80044c8 <_svfiprintf_r+0x1f0>)
 8004408:	2203      	movs	r2, #3
 800440a:	0030      	movs	r0, r6
 800440c:	7829      	ldrb	r1, [r5, #0]
 800440e:	f000 f9e5 	bl	80047dc <memchr>
 8004412:	2800      	cmp	r0, #0
 8004414:	d006      	beq.n	8004424 <_svfiprintf_r+0x14c>
 8004416:	2340      	movs	r3, #64	; 0x40
 8004418:	1b80      	subs	r0, r0, r6
 800441a:	4083      	lsls	r3, r0
 800441c:	6822      	ldr	r2, [r4, #0]
 800441e:	3501      	adds	r5, #1
 8004420:	4313      	orrs	r3, r2
 8004422:	6023      	str	r3, [r4, #0]
 8004424:	7829      	ldrb	r1, [r5, #0]
 8004426:	2206      	movs	r2, #6
 8004428:	4828      	ldr	r0, [pc, #160]	; (80044cc <_svfiprintf_r+0x1f4>)
 800442a:	1c6e      	adds	r6, r5, #1
 800442c:	7621      	strb	r1, [r4, #24]
 800442e:	f000 f9d5 	bl	80047dc <memchr>
 8004432:	2800      	cmp	r0, #0
 8004434:	d03c      	beq.n	80044b0 <_svfiprintf_r+0x1d8>
 8004436:	4b26      	ldr	r3, [pc, #152]	; (80044d0 <_svfiprintf_r+0x1f8>)
 8004438:	2b00      	cmp	r3, #0
 800443a:	d125      	bne.n	8004488 <_svfiprintf_r+0x1b0>
 800443c:	2207      	movs	r2, #7
 800443e:	9b07      	ldr	r3, [sp, #28]
 8004440:	3307      	adds	r3, #7
 8004442:	4393      	bics	r3, r2
 8004444:	3308      	adds	r3, #8
 8004446:	9307      	str	r3, [sp, #28]
 8004448:	6963      	ldr	r3, [r4, #20]
 800444a:	9a04      	ldr	r2, [sp, #16]
 800444c:	189b      	adds	r3, r3, r2
 800444e:	6163      	str	r3, [r4, #20]
 8004450:	e765      	b.n	800431e <_svfiprintf_r+0x46>
 8004452:	4343      	muls	r3, r0
 8004454:	0035      	movs	r5, r6
 8004456:	2101      	movs	r1, #1
 8004458:	189b      	adds	r3, r3, r2
 800445a:	e7a6      	b.n	80043aa <_svfiprintf_r+0xd2>
 800445c:	2301      	movs	r3, #1
 800445e:	425b      	negs	r3, r3
 8004460:	e7d0      	b.n	8004404 <_svfiprintf_r+0x12c>
 8004462:	2300      	movs	r3, #0
 8004464:	200a      	movs	r0, #10
 8004466:	001a      	movs	r2, r3
 8004468:	3501      	adds	r5, #1
 800446a:	6063      	str	r3, [r4, #4]
 800446c:	7829      	ldrb	r1, [r5, #0]
 800446e:	1c6e      	adds	r6, r5, #1
 8004470:	3930      	subs	r1, #48	; 0x30
 8004472:	2909      	cmp	r1, #9
 8004474:	d903      	bls.n	800447e <_svfiprintf_r+0x1a6>
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0c5      	beq.n	8004406 <_svfiprintf_r+0x12e>
 800447a:	9209      	str	r2, [sp, #36]	; 0x24
 800447c:	e7c3      	b.n	8004406 <_svfiprintf_r+0x12e>
 800447e:	4342      	muls	r2, r0
 8004480:	0035      	movs	r5, r6
 8004482:	2301      	movs	r3, #1
 8004484:	1852      	adds	r2, r2, r1
 8004486:	e7f1      	b.n	800446c <_svfiprintf_r+0x194>
 8004488:	ab07      	add	r3, sp, #28
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	003a      	movs	r2, r7
 800448e:	0021      	movs	r1, r4
 8004490:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <_svfiprintf_r+0x1fc>)
 8004492:	9803      	ldr	r0, [sp, #12]
 8004494:	e000      	b.n	8004498 <_svfiprintf_r+0x1c0>
 8004496:	bf00      	nop
 8004498:	9004      	str	r0, [sp, #16]
 800449a:	9b04      	ldr	r3, [sp, #16]
 800449c:	3301      	adds	r3, #1
 800449e:	d1d3      	bne.n	8004448 <_svfiprintf_r+0x170>
 80044a0:	89bb      	ldrh	r3, [r7, #12]
 80044a2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80044a4:	065b      	lsls	r3, r3, #25
 80044a6:	d400      	bmi.n	80044aa <_svfiprintf_r+0x1d2>
 80044a8:	e72d      	b.n	8004306 <_svfiprintf_r+0x2e>
 80044aa:	2001      	movs	r0, #1
 80044ac:	4240      	negs	r0, r0
 80044ae:	e72a      	b.n	8004306 <_svfiprintf_r+0x2e>
 80044b0:	ab07      	add	r3, sp, #28
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	003a      	movs	r2, r7
 80044b6:	0021      	movs	r1, r4
 80044b8:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <_svfiprintf_r+0x1fc>)
 80044ba:	9803      	ldr	r0, [sp, #12]
 80044bc:	f000 f87c 	bl	80045b8 <_printf_i>
 80044c0:	e7ea      	b.n	8004498 <_svfiprintf_r+0x1c0>
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	08004b40 	.word	0x08004b40
 80044c8:	08004b46 	.word	0x08004b46
 80044cc:	08004b4a 	.word	0x08004b4a
 80044d0:	00000000 	.word	0x00000000
 80044d4:	08004215 	.word	0x08004215

080044d8 <_printf_common>:
 80044d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044da:	0015      	movs	r5, r2
 80044dc:	9301      	str	r3, [sp, #4]
 80044de:	688a      	ldr	r2, [r1, #8]
 80044e0:	690b      	ldr	r3, [r1, #16]
 80044e2:	000c      	movs	r4, r1
 80044e4:	9000      	str	r0, [sp, #0]
 80044e6:	4293      	cmp	r3, r2
 80044e8:	da00      	bge.n	80044ec <_printf_common+0x14>
 80044ea:	0013      	movs	r3, r2
 80044ec:	0022      	movs	r2, r4
 80044ee:	602b      	str	r3, [r5, #0]
 80044f0:	3243      	adds	r2, #67	; 0x43
 80044f2:	7812      	ldrb	r2, [r2, #0]
 80044f4:	2a00      	cmp	r2, #0
 80044f6:	d001      	beq.n	80044fc <_printf_common+0x24>
 80044f8:	3301      	adds	r3, #1
 80044fa:	602b      	str	r3, [r5, #0]
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	069b      	lsls	r3, r3, #26
 8004500:	d502      	bpl.n	8004508 <_printf_common+0x30>
 8004502:	682b      	ldr	r3, [r5, #0]
 8004504:	3302      	adds	r3, #2
 8004506:	602b      	str	r3, [r5, #0]
 8004508:	6822      	ldr	r2, [r4, #0]
 800450a:	2306      	movs	r3, #6
 800450c:	0017      	movs	r7, r2
 800450e:	401f      	ands	r7, r3
 8004510:	421a      	tst	r2, r3
 8004512:	d027      	beq.n	8004564 <_printf_common+0x8c>
 8004514:	0023      	movs	r3, r4
 8004516:	3343      	adds	r3, #67	; 0x43
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	1e5a      	subs	r2, r3, #1
 800451c:	4193      	sbcs	r3, r2
 800451e:	6822      	ldr	r2, [r4, #0]
 8004520:	0692      	lsls	r2, r2, #26
 8004522:	d430      	bmi.n	8004586 <_printf_common+0xae>
 8004524:	0022      	movs	r2, r4
 8004526:	9901      	ldr	r1, [sp, #4]
 8004528:	9800      	ldr	r0, [sp, #0]
 800452a:	9e08      	ldr	r6, [sp, #32]
 800452c:	3243      	adds	r2, #67	; 0x43
 800452e:	47b0      	blx	r6
 8004530:	1c43      	adds	r3, r0, #1
 8004532:	d025      	beq.n	8004580 <_printf_common+0xa8>
 8004534:	2306      	movs	r3, #6
 8004536:	6820      	ldr	r0, [r4, #0]
 8004538:	682a      	ldr	r2, [r5, #0]
 800453a:	68e1      	ldr	r1, [r4, #12]
 800453c:	2500      	movs	r5, #0
 800453e:	4003      	ands	r3, r0
 8004540:	2b04      	cmp	r3, #4
 8004542:	d103      	bne.n	800454c <_printf_common+0x74>
 8004544:	1a8d      	subs	r5, r1, r2
 8004546:	43eb      	mvns	r3, r5
 8004548:	17db      	asrs	r3, r3, #31
 800454a:	401d      	ands	r5, r3
 800454c:	68a3      	ldr	r3, [r4, #8]
 800454e:	6922      	ldr	r2, [r4, #16]
 8004550:	4293      	cmp	r3, r2
 8004552:	dd01      	ble.n	8004558 <_printf_common+0x80>
 8004554:	1a9b      	subs	r3, r3, r2
 8004556:	18ed      	adds	r5, r5, r3
 8004558:	2700      	movs	r7, #0
 800455a:	42bd      	cmp	r5, r7
 800455c:	d120      	bne.n	80045a0 <_printf_common+0xc8>
 800455e:	2000      	movs	r0, #0
 8004560:	e010      	b.n	8004584 <_printf_common+0xac>
 8004562:	3701      	adds	r7, #1
 8004564:	68e3      	ldr	r3, [r4, #12]
 8004566:	682a      	ldr	r2, [r5, #0]
 8004568:	1a9b      	subs	r3, r3, r2
 800456a:	42bb      	cmp	r3, r7
 800456c:	ddd2      	ble.n	8004514 <_printf_common+0x3c>
 800456e:	0022      	movs	r2, r4
 8004570:	2301      	movs	r3, #1
 8004572:	9901      	ldr	r1, [sp, #4]
 8004574:	9800      	ldr	r0, [sp, #0]
 8004576:	9e08      	ldr	r6, [sp, #32]
 8004578:	3219      	adds	r2, #25
 800457a:	47b0      	blx	r6
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d1f0      	bne.n	8004562 <_printf_common+0x8a>
 8004580:	2001      	movs	r0, #1
 8004582:	4240      	negs	r0, r0
 8004584:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004586:	2030      	movs	r0, #48	; 0x30
 8004588:	18e1      	adds	r1, r4, r3
 800458a:	3143      	adds	r1, #67	; 0x43
 800458c:	7008      	strb	r0, [r1, #0]
 800458e:	0021      	movs	r1, r4
 8004590:	1c5a      	adds	r2, r3, #1
 8004592:	3145      	adds	r1, #69	; 0x45
 8004594:	7809      	ldrb	r1, [r1, #0]
 8004596:	18a2      	adds	r2, r4, r2
 8004598:	3243      	adds	r2, #67	; 0x43
 800459a:	3302      	adds	r3, #2
 800459c:	7011      	strb	r1, [r2, #0]
 800459e:	e7c1      	b.n	8004524 <_printf_common+0x4c>
 80045a0:	0022      	movs	r2, r4
 80045a2:	2301      	movs	r3, #1
 80045a4:	9901      	ldr	r1, [sp, #4]
 80045a6:	9800      	ldr	r0, [sp, #0]
 80045a8:	9e08      	ldr	r6, [sp, #32]
 80045aa:	321a      	adds	r2, #26
 80045ac:	47b0      	blx	r6
 80045ae:	1c43      	adds	r3, r0, #1
 80045b0:	d0e6      	beq.n	8004580 <_printf_common+0xa8>
 80045b2:	3701      	adds	r7, #1
 80045b4:	e7d1      	b.n	800455a <_printf_common+0x82>
	...

080045b8 <_printf_i>:
 80045b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ba:	b08b      	sub	sp, #44	; 0x2c
 80045bc:	9206      	str	r2, [sp, #24]
 80045be:	000a      	movs	r2, r1
 80045c0:	3243      	adds	r2, #67	; 0x43
 80045c2:	9307      	str	r3, [sp, #28]
 80045c4:	9005      	str	r0, [sp, #20]
 80045c6:	9204      	str	r2, [sp, #16]
 80045c8:	7e0a      	ldrb	r2, [r1, #24]
 80045ca:	000c      	movs	r4, r1
 80045cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80045ce:	2a78      	cmp	r2, #120	; 0x78
 80045d0:	d806      	bhi.n	80045e0 <_printf_i+0x28>
 80045d2:	2a62      	cmp	r2, #98	; 0x62
 80045d4:	d808      	bhi.n	80045e8 <_printf_i+0x30>
 80045d6:	2a00      	cmp	r2, #0
 80045d8:	d100      	bne.n	80045dc <_printf_i+0x24>
 80045da:	e0c0      	b.n	800475e <_printf_i+0x1a6>
 80045dc:	2a58      	cmp	r2, #88	; 0x58
 80045de:	d052      	beq.n	8004686 <_printf_i+0xce>
 80045e0:	0026      	movs	r6, r4
 80045e2:	3642      	adds	r6, #66	; 0x42
 80045e4:	7032      	strb	r2, [r6, #0]
 80045e6:	e022      	b.n	800462e <_printf_i+0x76>
 80045e8:	0010      	movs	r0, r2
 80045ea:	3863      	subs	r0, #99	; 0x63
 80045ec:	2815      	cmp	r0, #21
 80045ee:	d8f7      	bhi.n	80045e0 <_printf_i+0x28>
 80045f0:	f7fb fd92 	bl	8000118 <__gnu_thumb1_case_shi>
 80045f4:	001f0016 	.word	0x001f0016
 80045f8:	fff6fff6 	.word	0xfff6fff6
 80045fc:	fff6fff6 	.word	0xfff6fff6
 8004600:	fff6001f 	.word	0xfff6001f
 8004604:	fff6fff6 	.word	0xfff6fff6
 8004608:	00a8fff6 	.word	0x00a8fff6
 800460c:	009a0036 	.word	0x009a0036
 8004610:	fff6fff6 	.word	0xfff6fff6
 8004614:	fff600b9 	.word	0xfff600b9
 8004618:	fff60036 	.word	0xfff60036
 800461c:	009efff6 	.word	0x009efff6
 8004620:	0026      	movs	r6, r4
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	3642      	adds	r6, #66	; 0x42
 8004626:	1d11      	adds	r1, r2, #4
 8004628:	6019      	str	r1, [r3, #0]
 800462a:	6813      	ldr	r3, [r2, #0]
 800462c:	7033      	strb	r3, [r6, #0]
 800462e:	2301      	movs	r3, #1
 8004630:	e0a7      	b.n	8004782 <_printf_i+0x1ca>
 8004632:	6808      	ldr	r0, [r1, #0]
 8004634:	6819      	ldr	r1, [r3, #0]
 8004636:	1d0a      	adds	r2, r1, #4
 8004638:	0605      	lsls	r5, r0, #24
 800463a:	d50b      	bpl.n	8004654 <_printf_i+0x9c>
 800463c:	680d      	ldr	r5, [r1, #0]
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	2d00      	cmp	r5, #0
 8004642:	da03      	bge.n	800464c <_printf_i+0x94>
 8004644:	232d      	movs	r3, #45	; 0x2d
 8004646:	9a04      	ldr	r2, [sp, #16]
 8004648:	426d      	negs	r5, r5
 800464a:	7013      	strb	r3, [r2, #0]
 800464c:	4b61      	ldr	r3, [pc, #388]	; (80047d4 <_printf_i+0x21c>)
 800464e:	270a      	movs	r7, #10
 8004650:	9303      	str	r3, [sp, #12]
 8004652:	e032      	b.n	80046ba <_printf_i+0x102>
 8004654:	680d      	ldr	r5, [r1, #0]
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	0641      	lsls	r1, r0, #25
 800465a:	d5f1      	bpl.n	8004640 <_printf_i+0x88>
 800465c:	b22d      	sxth	r5, r5
 800465e:	e7ef      	b.n	8004640 <_printf_i+0x88>
 8004660:	680d      	ldr	r5, [r1, #0]
 8004662:	6819      	ldr	r1, [r3, #0]
 8004664:	1d08      	adds	r0, r1, #4
 8004666:	6018      	str	r0, [r3, #0]
 8004668:	062e      	lsls	r6, r5, #24
 800466a:	d501      	bpl.n	8004670 <_printf_i+0xb8>
 800466c:	680d      	ldr	r5, [r1, #0]
 800466e:	e003      	b.n	8004678 <_printf_i+0xc0>
 8004670:	066d      	lsls	r5, r5, #25
 8004672:	d5fb      	bpl.n	800466c <_printf_i+0xb4>
 8004674:	680d      	ldr	r5, [r1, #0]
 8004676:	b2ad      	uxth	r5, r5
 8004678:	4b56      	ldr	r3, [pc, #344]	; (80047d4 <_printf_i+0x21c>)
 800467a:	270a      	movs	r7, #10
 800467c:	9303      	str	r3, [sp, #12]
 800467e:	2a6f      	cmp	r2, #111	; 0x6f
 8004680:	d117      	bne.n	80046b2 <_printf_i+0xfa>
 8004682:	2708      	movs	r7, #8
 8004684:	e015      	b.n	80046b2 <_printf_i+0xfa>
 8004686:	3145      	adds	r1, #69	; 0x45
 8004688:	700a      	strb	r2, [r1, #0]
 800468a:	4a52      	ldr	r2, [pc, #328]	; (80047d4 <_printf_i+0x21c>)
 800468c:	9203      	str	r2, [sp, #12]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	6821      	ldr	r1, [r4, #0]
 8004692:	ca20      	ldmia	r2!, {r5}
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	0608      	lsls	r0, r1, #24
 8004698:	d550      	bpl.n	800473c <_printf_i+0x184>
 800469a:	07cb      	lsls	r3, r1, #31
 800469c:	d502      	bpl.n	80046a4 <_printf_i+0xec>
 800469e:	2320      	movs	r3, #32
 80046a0:	4319      	orrs	r1, r3
 80046a2:	6021      	str	r1, [r4, #0]
 80046a4:	2710      	movs	r7, #16
 80046a6:	2d00      	cmp	r5, #0
 80046a8:	d103      	bne.n	80046b2 <_printf_i+0xfa>
 80046aa:	2320      	movs	r3, #32
 80046ac:	6822      	ldr	r2, [r4, #0]
 80046ae:	439a      	bics	r2, r3
 80046b0:	6022      	str	r2, [r4, #0]
 80046b2:	0023      	movs	r3, r4
 80046b4:	2200      	movs	r2, #0
 80046b6:	3343      	adds	r3, #67	; 0x43
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	6863      	ldr	r3, [r4, #4]
 80046bc:	60a3      	str	r3, [r4, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	db03      	blt.n	80046ca <_printf_i+0x112>
 80046c2:	2204      	movs	r2, #4
 80046c4:	6821      	ldr	r1, [r4, #0]
 80046c6:	4391      	bics	r1, r2
 80046c8:	6021      	str	r1, [r4, #0]
 80046ca:	2d00      	cmp	r5, #0
 80046cc:	d102      	bne.n	80046d4 <_printf_i+0x11c>
 80046ce:	9e04      	ldr	r6, [sp, #16]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00c      	beq.n	80046ee <_printf_i+0x136>
 80046d4:	9e04      	ldr	r6, [sp, #16]
 80046d6:	0028      	movs	r0, r5
 80046d8:	0039      	movs	r1, r7
 80046da:	f7fb fdad 	bl	8000238 <__aeabi_uidivmod>
 80046de:	9b03      	ldr	r3, [sp, #12]
 80046e0:	3e01      	subs	r6, #1
 80046e2:	5c5b      	ldrb	r3, [r3, r1]
 80046e4:	7033      	strb	r3, [r6, #0]
 80046e6:	002b      	movs	r3, r5
 80046e8:	0005      	movs	r5, r0
 80046ea:	429f      	cmp	r7, r3
 80046ec:	d9f3      	bls.n	80046d6 <_printf_i+0x11e>
 80046ee:	2f08      	cmp	r7, #8
 80046f0:	d109      	bne.n	8004706 <_printf_i+0x14e>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	07db      	lsls	r3, r3, #31
 80046f6:	d506      	bpl.n	8004706 <_printf_i+0x14e>
 80046f8:	6863      	ldr	r3, [r4, #4]
 80046fa:	6922      	ldr	r2, [r4, #16]
 80046fc:	4293      	cmp	r3, r2
 80046fe:	dc02      	bgt.n	8004706 <_printf_i+0x14e>
 8004700:	2330      	movs	r3, #48	; 0x30
 8004702:	3e01      	subs	r6, #1
 8004704:	7033      	strb	r3, [r6, #0]
 8004706:	9b04      	ldr	r3, [sp, #16]
 8004708:	1b9b      	subs	r3, r3, r6
 800470a:	6123      	str	r3, [r4, #16]
 800470c:	9b07      	ldr	r3, [sp, #28]
 800470e:	0021      	movs	r1, r4
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	9805      	ldr	r0, [sp, #20]
 8004714:	9b06      	ldr	r3, [sp, #24]
 8004716:	aa09      	add	r2, sp, #36	; 0x24
 8004718:	f7ff fede 	bl	80044d8 <_printf_common>
 800471c:	1c43      	adds	r3, r0, #1
 800471e:	d135      	bne.n	800478c <_printf_i+0x1d4>
 8004720:	2001      	movs	r0, #1
 8004722:	4240      	negs	r0, r0
 8004724:	b00b      	add	sp, #44	; 0x2c
 8004726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004728:	2220      	movs	r2, #32
 800472a:	6809      	ldr	r1, [r1, #0]
 800472c:	430a      	orrs	r2, r1
 800472e:	6022      	str	r2, [r4, #0]
 8004730:	0022      	movs	r2, r4
 8004732:	2178      	movs	r1, #120	; 0x78
 8004734:	3245      	adds	r2, #69	; 0x45
 8004736:	7011      	strb	r1, [r2, #0]
 8004738:	4a27      	ldr	r2, [pc, #156]	; (80047d8 <_printf_i+0x220>)
 800473a:	e7a7      	b.n	800468c <_printf_i+0xd4>
 800473c:	0648      	lsls	r0, r1, #25
 800473e:	d5ac      	bpl.n	800469a <_printf_i+0xe2>
 8004740:	b2ad      	uxth	r5, r5
 8004742:	e7aa      	b.n	800469a <_printf_i+0xe2>
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	680d      	ldr	r5, [r1, #0]
 8004748:	1d10      	adds	r0, r2, #4
 800474a:	6949      	ldr	r1, [r1, #20]
 800474c:	6018      	str	r0, [r3, #0]
 800474e:	6813      	ldr	r3, [r2, #0]
 8004750:	062e      	lsls	r6, r5, #24
 8004752:	d501      	bpl.n	8004758 <_printf_i+0x1a0>
 8004754:	6019      	str	r1, [r3, #0]
 8004756:	e002      	b.n	800475e <_printf_i+0x1a6>
 8004758:	066d      	lsls	r5, r5, #25
 800475a:	d5fb      	bpl.n	8004754 <_printf_i+0x19c>
 800475c:	8019      	strh	r1, [r3, #0]
 800475e:	2300      	movs	r3, #0
 8004760:	9e04      	ldr	r6, [sp, #16]
 8004762:	6123      	str	r3, [r4, #16]
 8004764:	e7d2      	b.n	800470c <_printf_i+0x154>
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	1d11      	adds	r1, r2, #4
 800476a:	6019      	str	r1, [r3, #0]
 800476c:	6816      	ldr	r6, [r2, #0]
 800476e:	2100      	movs	r1, #0
 8004770:	0030      	movs	r0, r6
 8004772:	6862      	ldr	r2, [r4, #4]
 8004774:	f000 f832 	bl	80047dc <memchr>
 8004778:	2800      	cmp	r0, #0
 800477a:	d001      	beq.n	8004780 <_printf_i+0x1c8>
 800477c:	1b80      	subs	r0, r0, r6
 800477e:	6060      	str	r0, [r4, #4]
 8004780:	6863      	ldr	r3, [r4, #4]
 8004782:	6123      	str	r3, [r4, #16]
 8004784:	2300      	movs	r3, #0
 8004786:	9a04      	ldr	r2, [sp, #16]
 8004788:	7013      	strb	r3, [r2, #0]
 800478a:	e7bf      	b.n	800470c <_printf_i+0x154>
 800478c:	6923      	ldr	r3, [r4, #16]
 800478e:	0032      	movs	r2, r6
 8004790:	9906      	ldr	r1, [sp, #24]
 8004792:	9805      	ldr	r0, [sp, #20]
 8004794:	9d07      	ldr	r5, [sp, #28]
 8004796:	47a8      	blx	r5
 8004798:	1c43      	adds	r3, r0, #1
 800479a:	d0c1      	beq.n	8004720 <_printf_i+0x168>
 800479c:	6823      	ldr	r3, [r4, #0]
 800479e:	079b      	lsls	r3, r3, #30
 80047a0:	d415      	bmi.n	80047ce <_printf_i+0x216>
 80047a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047a4:	68e0      	ldr	r0, [r4, #12]
 80047a6:	4298      	cmp	r0, r3
 80047a8:	dabc      	bge.n	8004724 <_printf_i+0x16c>
 80047aa:	0018      	movs	r0, r3
 80047ac:	e7ba      	b.n	8004724 <_printf_i+0x16c>
 80047ae:	0022      	movs	r2, r4
 80047b0:	2301      	movs	r3, #1
 80047b2:	9906      	ldr	r1, [sp, #24]
 80047b4:	9805      	ldr	r0, [sp, #20]
 80047b6:	9e07      	ldr	r6, [sp, #28]
 80047b8:	3219      	adds	r2, #25
 80047ba:	47b0      	blx	r6
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	d0af      	beq.n	8004720 <_printf_i+0x168>
 80047c0:	3501      	adds	r5, #1
 80047c2:	68e3      	ldr	r3, [r4, #12]
 80047c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047c6:	1a9b      	subs	r3, r3, r2
 80047c8:	42ab      	cmp	r3, r5
 80047ca:	dcf0      	bgt.n	80047ae <_printf_i+0x1f6>
 80047cc:	e7e9      	b.n	80047a2 <_printf_i+0x1ea>
 80047ce:	2500      	movs	r5, #0
 80047d0:	e7f7      	b.n	80047c2 <_printf_i+0x20a>
 80047d2:	46c0      	nop			; (mov r8, r8)
 80047d4:	08004b51 	.word	0x08004b51
 80047d8:	08004b62 	.word	0x08004b62

080047dc <memchr>:
 80047dc:	b2c9      	uxtb	r1, r1
 80047de:	1882      	adds	r2, r0, r2
 80047e0:	4290      	cmp	r0, r2
 80047e2:	d101      	bne.n	80047e8 <memchr+0xc>
 80047e4:	2000      	movs	r0, #0
 80047e6:	4770      	bx	lr
 80047e8:	7803      	ldrb	r3, [r0, #0]
 80047ea:	428b      	cmp	r3, r1
 80047ec:	d0fb      	beq.n	80047e6 <memchr+0xa>
 80047ee:	3001      	adds	r0, #1
 80047f0:	e7f6      	b.n	80047e0 <memchr+0x4>

080047f2 <memcpy>:
 80047f2:	2300      	movs	r3, #0
 80047f4:	b510      	push	{r4, lr}
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d100      	bne.n	80047fc <memcpy+0xa>
 80047fa:	bd10      	pop	{r4, pc}
 80047fc:	5ccc      	ldrb	r4, [r1, r3]
 80047fe:	54c4      	strb	r4, [r0, r3]
 8004800:	3301      	adds	r3, #1
 8004802:	e7f8      	b.n	80047f6 <memcpy+0x4>

08004804 <memmove>:
 8004804:	b510      	push	{r4, lr}
 8004806:	4288      	cmp	r0, r1
 8004808:	d902      	bls.n	8004810 <memmove+0xc>
 800480a:	188b      	adds	r3, r1, r2
 800480c:	4298      	cmp	r0, r3
 800480e:	d303      	bcc.n	8004818 <memmove+0x14>
 8004810:	2300      	movs	r3, #0
 8004812:	e007      	b.n	8004824 <memmove+0x20>
 8004814:	5c8b      	ldrb	r3, [r1, r2]
 8004816:	5483      	strb	r3, [r0, r2]
 8004818:	3a01      	subs	r2, #1
 800481a:	d2fb      	bcs.n	8004814 <memmove+0x10>
 800481c:	bd10      	pop	{r4, pc}
 800481e:	5ccc      	ldrb	r4, [r1, r3]
 8004820:	54c4      	strb	r4, [r0, r3]
 8004822:	3301      	adds	r3, #1
 8004824:	429a      	cmp	r2, r3
 8004826:	d1fa      	bne.n	800481e <memmove+0x1a>
 8004828:	e7f8      	b.n	800481c <memmove+0x18>
	...

0800482c <_free_r>:
 800482c:	b570      	push	{r4, r5, r6, lr}
 800482e:	0005      	movs	r5, r0
 8004830:	2900      	cmp	r1, #0
 8004832:	d010      	beq.n	8004856 <_free_r+0x2a>
 8004834:	1f0c      	subs	r4, r1, #4
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	da00      	bge.n	800483e <_free_r+0x12>
 800483c:	18e4      	adds	r4, r4, r3
 800483e:	0028      	movs	r0, r5
 8004840:	f000 f8d4 	bl	80049ec <__malloc_lock>
 8004844:	4a1d      	ldr	r2, [pc, #116]	; (80048bc <_free_r+0x90>)
 8004846:	6813      	ldr	r3, [r2, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d105      	bne.n	8004858 <_free_r+0x2c>
 800484c:	6063      	str	r3, [r4, #4]
 800484e:	6014      	str	r4, [r2, #0]
 8004850:	0028      	movs	r0, r5
 8004852:	f000 f8d3 	bl	80049fc <__malloc_unlock>
 8004856:	bd70      	pop	{r4, r5, r6, pc}
 8004858:	42a3      	cmp	r3, r4
 800485a:	d908      	bls.n	800486e <_free_r+0x42>
 800485c:	6821      	ldr	r1, [r4, #0]
 800485e:	1860      	adds	r0, r4, r1
 8004860:	4283      	cmp	r3, r0
 8004862:	d1f3      	bne.n	800484c <_free_r+0x20>
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	1841      	adds	r1, r0, r1
 800486a:	6021      	str	r1, [r4, #0]
 800486c:	e7ee      	b.n	800484c <_free_r+0x20>
 800486e:	001a      	movs	r2, r3
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <_free_r+0x4e>
 8004876:	42a3      	cmp	r3, r4
 8004878:	d9f9      	bls.n	800486e <_free_r+0x42>
 800487a:	6811      	ldr	r1, [r2, #0]
 800487c:	1850      	adds	r0, r2, r1
 800487e:	42a0      	cmp	r0, r4
 8004880:	d10b      	bne.n	800489a <_free_r+0x6e>
 8004882:	6820      	ldr	r0, [r4, #0]
 8004884:	1809      	adds	r1, r1, r0
 8004886:	1850      	adds	r0, r2, r1
 8004888:	6011      	str	r1, [r2, #0]
 800488a:	4283      	cmp	r3, r0
 800488c:	d1e0      	bne.n	8004850 <_free_r+0x24>
 800488e:	6818      	ldr	r0, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	1841      	adds	r1, r0, r1
 8004894:	6011      	str	r1, [r2, #0]
 8004896:	6053      	str	r3, [r2, #4]
 8004898:	e7da      	b.n	8004850 <_free_r+0x24>
 800489a:	42a0      	cmp	r0, r4
 800489c:	d902      	bls.n	80048a4 <_free_r+0x78>
 800489e:	230c      	movs	r3, #12
 80048a0:	602b      	str	r3, [r5, #0]
 80048a2:	e7d5      	b.n	8004850 <_free_r+0x24>
 80048a4:	6821      	ldr	r1, [r4, #0]
 80048a6:	1860      	adds	r0, r4, r1
 80048a8:	4283      	cmp	r3, r0
 80048aa:	d103      	bne.n	80048b4 <_free_r+0x88>
 80048ac:	6818      	ldr	r0, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	1841      	adds	r1, r0, r1
 80048b2:	6021      	str	r1, [r4, #0]
 80048b4:	6063      	str	r3, [r4, #4]
 80048b6:	6054      	str	r4, [r2, #4]
 80048b8:	e7ca      	b.n	8004850 <_free_r+0x24>
 80048ba:	46c0      	nop			; (mov r8, r8)
 80048bc:	20000094 	.word	0x20000094

080048c0 <_malloc_r>:
 80048c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c2:	2303      	movs	r3, #3
 80048c4:	1ccd      	adds	r5, r1, #3
 80048c6:	439d      	bics	r5, r3
 80048c8:	3508      	adds	r5, #8
 80048ca:	0006      	movs	r6, r0
 80048cc:	2d0c      	cmp	r5, #12
 80048ce:	d21f      	bcs.n	8004910 <_malloc_r+0x50>
 80048d0:	250c      	movs	r5, #12
 80048d2:	42a9      	cmp	r1, r5
 80048d4:	d81e      	bhi.n	8004914 <_malloc_r+0x54>
 80048d6:	0030      	movs	r0, r6
 80048d8:	f000 f888 	bl	80049ec <__malloc_lock>
 80048dc:	4925      	ldr	r1, [pc, #148]	; (8004974 <_malloc_r+0xb4>)
 80048de:	680a      	ldr	r2, [r1, #0]
 80048e0:	0014      	movs	r4, r2
 80048e2:	2c00      	cmp	r4, #0
 80048e4:	d11a      	bne.n	800491c <_malloc_r+0x5c>
 80048e6:	4f24      	ldr	r7, [pc, #144]	; (8004978 <_malloc_r+0xb8>)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d104      	bne.n	80048f8 <_malloc_r+0x38>
 80048ee:	0021      	movs	r1, r4
 80048f0:	0030      	movs	r0, r6
 80048f2:	f000 f869 	bl	80049c8 <_sbrk_r>
 80048f6:	6038      	str	r0, [r7, #0]
 80048f8:	0029      	movs	r1, r5
 80048fa:	0030      	movs	r0, r6
 80048fc:	f000 f864 	bl	80049c8 <_sbrk_r>
 8004900:	1c43      	adds	r3, r0, #1
 8004902:	d12b      	bne.n	800495c <_malloc_r+0x9c>
 8004904:	230c      	movs	r3, #12
 8004906:	0030      	movs	r0, r6
 8004908:	6033      	str	r3, [r6, #0]
 800490a:	f000 f877 	bl	80049fc <__malloc_unlock>
 800490e:	e003      	b.n	8004918 <_malloc_r+0x58>
 8004910:	2d00      	cmp	r5, #0
 8004912:	dade      	bge.n	80048d2 <_malloc_r+0x12>
 8004914:	230c      	movs	r3, #12
 8004916:	6033      	str	r3, [r6, #0]
 8004918:	2000      	movs	r0, #0
 800491a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800491c:	6823      	ldr	r3, [r4, #0]
 800491e:	1b5b      	subs	r3, r3, r5
 8004920:	d419      	bmi.n	8004956 <_malloc_r+0x96>
 8004922:	2b0b      	cmp	r3, #11
 8004924:	d903      	bls.n	800492e <_malloc_r+0x6e>
 8004926:	6023      	str	r3, [r4, #0]
 8004928:	18e4      	adds	r4, r4, r3
 800492a:	6025      	str	r5, [r4, #0]
 800492c:	e003      	b.n	8004936 <_malloc_r+0x76>
 800492e:	6863      	ldr	r3, [r4, #4]
 8004930:	42a2      	cmp	r2, r4
 8004932:	d10e      	bne.n	8004952 <_malloc_r+0x92>
 8004934:	600b      	str	r3, [r1, #0]
 8004936:	0030      	movs	r0, r6
 8004938:	f000 f860 	bl	80049fc <__malloc_unlock>
 800493c:	0020      	movs	r0, r4
 800493e:	2207      	movs	r2, #7
 8004940:	300b      	adds	r0, #11
 8004942:	1d23      	adds	r3, r4, #4
 8004944:	4390      	bics	r0, r2
 8004946:	1ac2      	subs	r2, r0, r3
 8004948:	4298      	cmp	r0, r3
 800494a:	d0e6      	beq.n	800491a <_malloc_r+0x5a>
 800494c:	1a1b      	subs	r3, r3, r0
 800494e:	50a3      	str	r3, [r4, r2]
 8004950:	e7e3      	b.n	800491a <_malloc_r+0x5a>
 8004952:	6053      	str	r3, [r2, #4]
 8004954:	e7ef      	b.n	8004936 <_malloc_r+0x76>
 8004956:	0022      	movs	r2, r4
 8004958:	6864      	ldr	r4, [r4, #4]
 800495a:	e7c2      	b.n	80048e2 <_malloc_r+0x22>
 800495c:	2303      	movs	r3, #3
 800495e:	1cc4      	adds	r4, r0, #3
 8004960:	439c      	bics	r4, r3
 8004962:	42a0      	cmp	r0, r4
 8004964:	d0e1      	beq.n	800492a <_malloc_r+0x6a>
 8004966:	1a21      	subs	r1, r4, r0
 8004968:	0030      	movs	r0, r6
 800496a:	f000 f82d 	bl	80049c8 <_sbrk_r>
 800496e:	1c43      	adds	r3, r0, #1
 8004970:	d1db      	bne.n	800492a <_malloc_r+0x6a>
 8004972:	e7c7      	b.n	8004904 <_malloc_r+0x44>
 8004974:	20000094 	.word	0x20000094
 8004978:	20000098 	.word	0x20000098

0800497c <_realloc_r>:
 800497c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497e:	0007      	movs	r7, r0
 8004980:	000d      	movs	r5, r1
 8004982:	0016      	movs	r6, r2
 8004984:	2900      	cmp	r1, #0
 8004986:	d105      	bne.n	8004994 <_realloc_r+0x18>
 8004988:	0011      	movs	r1, r2
 800498a:	f7ff ff99 	bl	80048c0 <_malloc_r>
 800498e:	0004      	movs	r4, r0
 8004990:	0020      	movs	r0, r4
 8004992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004994:	2a00      	cmp	r2, #0
 8004996:	d103      	bne.n	80049a0 <_realloc_r+0x24>
 8004998:	f7ff ff48 	bl	800482c <_free_r>
 800499c:	0034      	movs	r4, r6
 800499e:	e7f7      	b.n	8004990 <_realloc_r+0x14>
 80049a0:	f000 f834 	bl	8004a0c <_malloc_usable_size_r>
 80049a4:	002c      	movs	r4, r5
 80049a6:	42b0      	cmp	r0, r6
 80049a8:	d2f2      	bcs.n	8004990 <_realloc_r+0x14>
 80049aa:	0031      	movs	r1, r6
 80049ac:	0038      	movs	r0, r7
 80049ae:	f7ff ff87 	bl	80048c0 <_malloc_r>
 80049b2:	1e04      	subs	r4, r0, #0
 80049b4:	d0ec      	beq.n	8004990 <_realloc_r+0x14>
 80049b6:	0029      	movs	r1, r5
 80049b8:	0032      	movs	r2, r6
 80049ba:	f7ff ff1a 	bl	80047f2 <memcpy>
 80049be:	0029      	movs	r1, r5
 80049c0:	0038      	movs	r0, r7
 80049c2:	f7ff ff33 	bl	800482c <_free_r>
 80049c6:	e7e3      	b.n	8004990 <_realloc_r+0x14>

080049c8 <_sbrk_r>:
 80049c8:	2300      	movs	r3, #0
 80049ca:	b570      	push	{r4, r5, r6, lr}
 80049cc:	4d06      	ldr	r5, [pc, #24]	; (80049e8 <_sbrk_r+0x20>)
 80049ce:	0004      	movs	r4, r0
 80049d0:	0008      	movs	r0, r1
 80049d2:	602b      	str	r3, [r5, #0]
 80049d4:	f7fd fa68 	bl	8001ea8 <_sbrk>
 80049d8:	1c43      	adds	r3, r0, #1
 80049da:	d103      	bne.n	80049e4 <_sbrk_r+0x1c>
 80049dc:	682b      	ldr	r3, [r5, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d000      	beq.n	80049e4 <_sbrk_r+0x1c>
 80049e2:	6023      	str	r3, [r4, #0]
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
 80049e6:	46c0      	nop			; (mov r8, r8)
 80049e8:	20000198 	.word	0x20000198

080049ec <__malloc_lock>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	4802      	ldr	r0, [pc, #8]	; (80049f8 <__malloc_lock+0xc>)
 80049f0:	f000 f814 	bl	8004a1c <__retarget_lock_acquire_recursive>
 80049f4:	bd10      	pop	{r4, pc}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	200001a0 	.word	0x200001a0

080049fc <__malloc_unlock>:
 80049fc:	b510      	push	{r4, lr}
 80049fe:	4802      	ldr	r0, [pc, #8]	; (8004a08 <__malloc_unlock+0xc>)
 8004a00:	f000 f80d 	bl	8004a1e <__retarget_lock_release_recursive>
 8004a04:	bd10      	pop	{r4, pc}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	200001a0 	.word	0x200001a0

08004a0c <_malloc_usable_size_r>:
 8004a0c:	1f0b      	subs	r3, r1, #4
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	1f18      	subs	r0, r3, #4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	da01      	bge.n	8004a1a <_malloc_usable_size_r+0xe>
 8004a16:	580b      	ldr	r3, [r1, r0]
 8004a18:	18c0      	adds	r0, r0, r3
 8004a1a:	4770      	bx	lr

08004a1c <__retarget_lock_acquire_recursive>:
 8004a1c:	4770      	bx	lr

08004a1e <__retarget_lock_release_recursive>:
 8004a1e:	4770      	bx	lr

08004a20 <_init>:
 8004a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a26:	bc08      	pop	{r3}
 8004a28:	469e      	mov	lr, r3
 8004a2a:	4770      	bx	lr

08004a2c <_fini>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr
