
---------- Begin Simulation Statistics ----------
final_tick                               182247706500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 750923                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652608                       # Number of bytes of host memory used
host_op_rate                                  1383291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.17                       # Real time elapsed on the host
host_tick_rate                             1368538813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184212218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182248                       # Number of seconds simulated
sim_ticks                                182247706500                       # Number of ticks simulated
system.cpu.Branches                          21138365                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184212218                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        364495413                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  364495413                       # Number of busy cycles
system.cpu.num_cc_register_reads            110470900                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            56278691                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     17377044                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4198252                       # Number of float alu accesses
system.cpu.num_fp_insts                       4198252                       # number of float instructions
system.cpu.num_fp_register_reads              4465556                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2555554                       # number of times the floating registers were written
system.cpu.num_func_calls                     1777727                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             181168224                       # Number of integer alu accesses
system.cpu.num_int_insts                    181168224                       # number of integer instructions
system.cpu.num_int_register_reads           359599209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          144214147                       # number of times the integer registers were written
system.cpu.num_load_insts                    23270941                       # Number of load instructions
system.cpu.num_mem_refs                      38707146                       # number of memory refs
system.cpu.num_store_insts                   15436205                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1407926      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                 141803021     76.98%     77.74% # Class of executed instruction
system.cpu.op_class::IntMult                   451603      0.25%     77.99% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     77.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                  465164      0.25%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                    95520      0.05%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                   215010      0.12%     78.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1068136      0.58%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                 22624662     12.28%     91.27% # Class of executed instruction
system.cpu.op_class::MemWrite                14008515      7.60%     98.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead              646279      0.35%     99.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1427690      0.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  184213554                       # Class of executed instruction
system.cpu.workload.numSyscalls                    93                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        32823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        35012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        71588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          35012                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     38672729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38672729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38672729                       # number of overall hits
system.cpu.dcache.overall_hits::total        38672729                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35923                       # number of overall misses
system.cpu.dcache.overall_misses::total         35923                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3801472000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3801472000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3801472000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3801472000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     38708652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38708652                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     38708652                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38708652                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105822.787629                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105822.787629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105822.787629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105822.787629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34069                       # number of writebacks
system.cpu.dcache.writebacks::total             34069                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        35923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35923                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35923                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3765549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3765549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3765549000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3765549000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104822.787629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104822.787629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104822.787629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104822.787629                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35411                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23257634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23257634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1562709500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1562709500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23273687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23273687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97346.882203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97346.882203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1546656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1546656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96346.882203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96346.882203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15415095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15415095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19870                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19870                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2238762500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2238762500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15434965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15434965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112670.483140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112670.483140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2218892500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2218892500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001287                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111670.483140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111670.483140                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.739852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38708652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1077.545083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            211500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.739852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          77453227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         77453227                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23273689                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15436206                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21891                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2489                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139745458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139745458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139745458                       # number of overall hits
system.cpu.icache.overall_hits::total       139745458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23539500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23539500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23539500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23539500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139745701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139745701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139745701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139745701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96870.370370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96870.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96870.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96870.370370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.icache.writebacks::total                11                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23296500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23296500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95870.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95870.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95870.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                     11                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139745458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139745458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23539500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23539500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96870.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96870.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95870.370370                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           231.392467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139745701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          575085.189300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   231.392467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279491645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279491645                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139745701                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 182247706500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2342                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2343                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                2342                       # number of overall hits
system.l2.overall_hits::total                    2343                       # number of overall hits
system.l2.demand_misses::.cpu.inst                242                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              33581                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33823                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               242                       # number of overall misses
system.l2.overall_misses::.cpu.data             33581                       # number of overall misses
system.l2.overall_misses::total                 33823                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3686888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3709810000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3686888500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3709810000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35923                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35923                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.934805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935215                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.934805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935215                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 94716.942149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109790.908549                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109683.055909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94716.942149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109790.908549                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109683.055909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31474                       # number of writebacks
system.l2.writebacks::total                     31474                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         33581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        33581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33823                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3351078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3371580000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3351078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3371580000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.934805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.935215                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.934805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.935215                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84716.942149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99790.908549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99683.055909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84716.942149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99790.908549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99683.055909                       # average overall mshr miss latency
system.l2.replacements                          66505                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34069                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34069                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34069                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34069                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           11                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               11                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           11                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           11                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1330                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1330                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19830                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2188582500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2188582500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110367.246596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110367.246596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1990282500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1990282500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 100367.246596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100367.246596                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94716.942149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94716.942149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84716.942149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84716.942149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        13751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1498306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1498306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.856600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108959.784743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108959.784743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1360796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1360796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.856600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98959.784743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98959.784743                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.352983                       # Cycle average of tags in use
system.l2.tags.total_refs                       70258                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67017                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.048361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     261.714096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.758920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       248.879967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.511160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.486094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    210193                       # Number of tag accesses
system.l2.tags.data_accesses                   210193                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    125896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    134061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000649353750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33823                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31474                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135292                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125896                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135292                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125896                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   33753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.969871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.227130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.611854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6436     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.549154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.502493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.277095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              732     11.37%     11.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5700     88.52%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8658688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8057344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     47.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  182245492500                       # Total gap between requests
system.mem_ctrls.avgGap                    2791023.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        61952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      8579904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8056128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 339932.947249462362                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47078255.001250185072                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44204276.447232000530                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          968                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       134324                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       125896                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35153000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6810145500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4203552240500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36315.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     50699.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33389084.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        61952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      8596736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8658688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        61952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        61952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8057344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8057344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          242                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        33581                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33823                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31474                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31474                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       339933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47170613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         47510546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       339933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       339933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44210949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44210949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44210949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       339933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47170613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        91721494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               135029                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              125877                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         8105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         8160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         8477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8132                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4313504750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             675145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6845298500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31945.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50695.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105290                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98501                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        57114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   292.357881                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   259.661555                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.025097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3658      6.40%      6.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3144      5.50%     11.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        42742     74.84%     86.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          666      1.17%     87.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3992      6.99%     94.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          379      0.66%     95.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1215      2.13%     97.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          233      0.41%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1085      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        57114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8641856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8056128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               47.418188                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.204276                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       198898980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       105713520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      465870720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     327027780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14386263840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30066948810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  44663583840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   90214307490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.009288                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 115796374750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6085560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  60365771750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       208902120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       111034110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      498236340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     330050160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14386263840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30877690020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43980854400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   90393030990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.989951                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 114012061750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6085560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  62150084750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31474                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1349                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19830                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19830                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       100469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       100469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 100469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     16716032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     16716032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                16716032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33823                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           570985000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          590826250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           243                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16053                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          497                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       107257                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                107754                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17917952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17982976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           66505                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8057344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.341012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.474052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  67659     65.90%     65.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35012     34.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102671                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 182247706500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          172114000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1093500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         161653500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
