
*** Running vivado
    with args -log SevenSeg_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SevenSeg_Top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SevenSeg_Top.tcl -notrace
Command: synth_design -top SevenSeg_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 372.242 ; gain = 99.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SevenSeg_Top' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:18]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:6' bound to instance 'CONV5' of component 'Hex2LED' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:297]
INFO: [Synth 8-638] synthesizing module 'Hex2LED' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:11]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:11]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:6' bound to instance 'CONV6' of component 'Hex2LED' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:298]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:6' bound to instance 'CONV7' of component 'Hex2LED' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:299]
INFO: [Synth 8-3491] module 'Hex2LED' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Hex2LED.vhd:6' bound to instance 'CONV8' of component 'Hex2LED' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:300]
INFO: [Synth 8-3491] module 'Program_Counter_module' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Program_Counter.vhd:26' bound to instance 'Program_Counter_map' of component 'Program_Counter_module' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:303]
INFO: [Synth 8-638] synthesizing module 'Program_Counter_module' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Program_Counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter_module' (2#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Program_Counter.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Memory_module' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Instruction_Memory.vhd:26' bound to instance 'Instruction_Memory_map' of component 'Instruction_Memory_module' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:307]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory_module' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Instruction_Memory.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory_module' (3#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Instruction_Memory.vhd:33]
INFO: [Synth 8-3491] module 'Register_File' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Register_File.vhd:33' bound to instance 'Resister_File_map' of component 'Register_File' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:309]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Register_File.vhd:96]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Register_File.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (4#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Register_File.vhd:96]
INFO: [Synth 8-3491] module 'Control_Unit' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/control_unit.vhd:13' bound to instance 'Control_Unit_map' of component 'Control_Unit' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:350]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/control_unit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (5#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/control_unit.vhd:32]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/ALU.vhd:35' bound to instance 'ALU_unit_map' of component 'ALU' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:356]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'datamem' declared at 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Data_Memory.vhd:26' bound to instance 'Data_Memory_map' of component 'datamem' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:359]
INFO: [Synth 8-638] synthesizing module 'datamem' [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Data_Memory.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element Data_Memory_reg[131] was removed.  [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Data_Memory.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'datamem' (7#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/Data_Memory.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg_Top' (8#1) [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/MIPS_topModule.vhd:18]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[31]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[30]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[29]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[28]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[27]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[26]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[25]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[24]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[23]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[22]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[21]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[20]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[19]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[18]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[17]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[16]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[15]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[14]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[13]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[12]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[11]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[10]
WARNING: [Synth 8-3331] design Instruction_Memory_module has unconnected port A[9]
WARNING: [Synth 8-3331] design Hex2LED has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 451.984 ; gain = 178.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 451.984 ; gain = 178.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 451.984 ; gain = 178.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/constrs_1/new/MIPS_cons.xdc]
Finished Parsing XDC File [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/constrs_1/new/MIPS_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/constrs_1/new/MIPS_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SevenSeg_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SevenSeg_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 800.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 800.371 ; gain = 527.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 800.371 ; gain = 527.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 800.371 ; gain = 527.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RF_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUop1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.srcs/sources_1/new/ALU.vhd:53]
INFO: [Synth 8-5546] ROM "Data_Memory_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Memory_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 800.371 ; gain = 527.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 131   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	 500 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 127   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 298   
	   4 Input      1 Bit        Muxes := 125   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSeg_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module Program_Counter_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Instruction_Memory_module 
Detailed RTL Component Info : 
+---Muxes : 
	 500 Input      8 Bit        Muxes := 4     
Module Register_File 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
Module datamem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 131   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 126   
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 257   
	   4 Input      1 Bit        Muxes := 125   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Hex2LED has unconnected port CLK
WARNING: [Synth 8-3332] Sequential element (PC_reg[0]) is unused and will be removed from module Program_Counter_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 800.371 ; gain = 527.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 800.371 ; gain = 527.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:26 . Memory (MB): peak = 818.379 ; gain = 545.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:02:45 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:42 ; elapsed = 00:02:48 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:02:48 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    43|
|3     |LUT1   |     6|
|4     |LUT2   |   165|
|5     |LUT3   |   814|
|6     |LUT4   |   286|
|7     |LUT5   |   409|
|8     |LUT6   |  3432|
|9     |MUXF7  |   768|
|10    |MUXF8  |   179|
|11    |FDCE   |  1055|
|12    |FDRE   |  1088|
|13    |FDSE   |     2|
|14    |IBUF   |    19|
|15    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------------+------+
|      |Instance              |Module                 |Cells |
+------+----------------------+-----------------------+------+
|1     |top                   |                       |  8296|
|2     |  CONV5               |Hex2LED                |    15|
|3     |  CONV8               |Hex2LED_0              |     7|
|4     |  Data_Memory_map     |datamem                |  3106|
|5     |  Program_Counter_map |Program_Counter_module |  1843|
|6     |  Resister_File_map   |Register_File          |  3203|
+------+----------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 968.711 ; gain = 695.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 968.711 ; gain = 347.270
Synthesis Optimization Complete : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 968.711 ; gain = 695.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1009 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:46 ; elapsed = 00:02:52 . Memory (MB): peak = 968.711 ; gain = 707.730
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Amogue/vivado_projects/MIPS_Processor_REV_2/MIPS_Processor_REV_2.runs/synth_1/SevenSeg_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SevenSeg_Top_utilization_synth.rpt -pb SevenSeg_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 968.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 01:03:45 2018...
