;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 0, @2
	SPL <-127, 100
	DAT #0, <802
	MOV -7, <-20
	SUB @-127, 100
	MOV 0, @2
	SLT -1, <-20
	DAT #121, #106
	SUB @-127, 100
	SPL <-127, 100
	ADD 10, 8
	JMZ <121, 106
	JMN 0, #2
	ADD 30, 9
	SPL <121, 106
	SPL <121, 106
	SPL -207, @-120
	SPL <127, 106
	SPL <127, 106
	ADD 30, 9
	ADD 30, 9
	SPL -207, @-120
	SUB @127, 106
	SUB @121, 106
	SPL <121, 106
	SPL <121, 106
	SUB @-127, 100
	SLT -1, <-20
	SLT -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SLT 20, @12
	ADD 10, 8
	SPL <121, 103
	SPL -207, @-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN 0, <802
	ADD 10, 8
	SUB 10, 8
	SPL <300, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SUB @121, 106
	SPL <121, 106
