// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pynq_filters_arithm_pro_HH_
#define _pynq_filters_arithm_pro_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pynq_filters_operator_s.h"
#include "pynq_filters_dadd_64ns_64ns_64_5_full_dsp.h"
#include "pynq_filters_dmul_64ns_64ns_64_6_max_dsp.h"
#include "pynq_filters_sitodp_32s_64_6.h"

namespace ap_rtl {

struct pynq_filters_arithm_pro : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<10> > src_data_stream_V_V_dout;
    sc_in< sc_logic > src_data_stream_V_V_empty_n;
    sc_out< sc_logic > src_data_stream_V_V_read;
    sc_out< sc_lv<10> > dst_data_stream_V_V_din;
    sc_in< sc_logic > dst_data_stream_V_V_full_n;
    sc_out< sc_logic > dst_data_stream_V_V_write;
    sc_in< sc_lv<64> > p0;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    pynq_filters_arithm_pro(sc_module_name name);
    SC_HAS_PROCESS(pynq_filters_arithm_pro);

    ~pynq_filters_arithm_pro();

    sc_trace_file* mVcdFile;

    pynq_filters_operator_s* grp_pynq_filters_operator_s_fu_111;
    pynq_filters_dadd_64ns_64ns_64_5_full_dsp<1,5,64,64,64>* pynq_filters_dadd_64ns_64ns_64_5_full_dsp_U107;
    pynq_filters_dmul_64ns_64ns_64_6_max_dsp<1,6,64,64,64>* pynq_filters_dmul_64ns_64ns_64_6_max_dsp_U108;
    pynq_filters_sitodp_32s_64_6<1,6,32,64>* pynq_filters_sitodp_32s_64_6_U109;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_21;
    sc_signal< sc_logic > src_data_stream_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_41;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_lv<1> > exitcond_reg_170;
    sc_signal< sc_logic > dst_data_stream_V_V_blk_n;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter22;
    sc_signal< sc_lv<10> > p_1_reg_100;
    sc_signal< sc_lv<1> > exitcond2_fu_128_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_114;
    sc_signal< sc_lv<9> > i_V_fu_134_p2;
    sc_signal< sc_lv<9> > i_V_reg_165;
    sc_signal< sc_lv<1> > exitcond_fu_140_p2;
    sc_signal< bool > ap_sig_121;
    sc_signal< bool > ap_sig_125;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_170_pp0_iter21;
    sc_signal< sc_lv<10> > j_V_fu_146_p2;
    sc_signal< sc_lv<10> > tmp_V_reg_179;
    sc_signal< sc_lv<64> > grp_fu_125_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_189;
    sc_signal< sc_lv<64> > grp_fu_121_p2;
    sc_signal< sc_lv<64> > mult_t_reg_194;
    sc_signal< sc_lv<64> > grp_fu_116_p2;
    sc_signal< sc_lv<64> > sum_t_reg_199;
    sc_signal< sc_lv<10> > grp_pynq_filters_operator_s_fu_111_ap_return;
    sc_signal< sc_lv<10> > tmp_V11_reg_204;
    sc_signal< sc_logic > grp_pynq_filters_operator_s_fu_111_ap_ce;
    sc_signal< sc_lv<9> > p_s_reg_89;
    sc_signal< sc_logic > ap_sig_cseq_ST_st27_fsm_3;
    sc_signal< bool > ap_sig_219;
    sc_signal< sc_lv<32> > grp_fu_125_p0;
    sc_signal< sc_logic > grp_fu_116_ce;
    sc_signal< sc_logic > grp_fu_121_ce;
    sc_signal< sc_logic > grp_fu_125_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st27_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_280;
    static const sc_lv<10> ap_const_lv10_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_114();
    void thread_ap_sig_121();
    void thread_ap_sig_125();
    void thread_ap_sig_21();
    void thread_ap_sig_219();
    void thread_ap_sig_41();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st27_fsm_3();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_dst_data_stream_V_V_blk_n();
    void thread_dst_data_stream_V_V_din();
    void thread_dst_data_stream_V_V_write();
    void thread_exitcond2_fu_128_p2();
    void thread_exitcond_fu_140_p2();
    void thread_grp_fu_116_ce();
    void thread_grp_fu_121_ce();
    void thread_grp_fu_125_ce();
    void thread_grp_fu_125_p0();
    void thread_grp_pynq_filters_operator_s_fu_111_ap_ce();
    void thread_i_V_fu_134_p2();
    void thread_j_V_fu_146_p2();
    void thread_src_data_stream_V_V_blk_n();
    void thread_src_data_stream_V_V_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
