.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED0 */
.set LED0__0__DR, CYREG_GPIO_PRT3_DR
.set LED0__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED0__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED0__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED0__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED0__0__HSIOM_MASK, 0x000000F0
.set LED0__0__HSIOM_SHIFT, 4
.set LED0__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED0__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED0__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED0__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED0__0__MASK, 0x02
.set LED0__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED0__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED0__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED0__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED0__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED0__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED0__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED0__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED0__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED0__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED0__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED0__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED0__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED0__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED0__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED0__0__PC, CYREG_GPIO_PRT3_PC
.set LED0__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED0__0__PORT, 3
.set LED0__0__PS, CYREG_GPIO_PRT3_PS
.set LED0__0__SHIFT, 1
.set LED0__DR, CYREG_GPIO_PRT3_DR
.set LED0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED0__INTR, CYREG_GPIO_PRT3_INTR
.set LED0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED0__MASK, 0x02
.set LED0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED0__PC, CYREG_GPIO_PRT3_PC
.set LED0__PC2, CYREG_GPIO_PRT3_PC2
.set LED0__PORT, 3
.set LED0__PS, CYREG_GPIO_PRT3_PS
.set LED0__SHIFT, 1

/* LED1 */
.set LED1__0__DR, CYREG_GPIO_PRT3_DR
.set LED1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED1__0__HSIOM_MASK, 0x0000000F
.set LED1__0__HSIOM_SHIFT, 0
.set LED1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED1__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED1__0__MASK, 0x01
.set LED1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED1__0__PC, CYREG_GPIO_PRT3_PC
.set LED1__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED1__0__PORT, 3
.set LED1__0__PS, CYREG_GPIO_PRT3_PS
.set LED1__0__SHIFT, 0
.set LED1__DR, CYREG_GPIO_PRT3_DR
.set LED1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED1__INTR, CYREG_GPIO_PRT3_INTR
.set LED1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED1__MASK, 0x01
.set LED1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED1__PC, CYREG_GPIO_PRT3_PC
.set LED1__PC2, CYREG_GPIO_PRT3_PC2
.set LED1__PORT, 3
.set LED1__PS, CYREG_GPIO_PRT3_PS
.set LED1__SHIFT, 0

/* CapSense_Cmod */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x04
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 2

/* CapSense_CSD_FFB */
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD0_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD0_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD0_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD0_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD0_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD0_PWM
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD0_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_IDAC2_cy_psoc4_idac */
.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x20000
.set CapSense_ISR__INTC_NUMBER, 17
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_SampleClk */
.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set CapSense_SampleClk__DIV_ID, 0x00000040
.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF

/* CapSense_SenseClk */
.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set CapSense_SenseClk__DIV_ID, 0x00000041
.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF

/* CapSense_Sns */
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__0__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__0__HSIOM_SHIFT, 0
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__0__MASK, 0x01
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__0__PORT, 1
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__0__SHIFT, 0
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__1__HSIOM_MASK, 0xF0000000
.set CapSense_Sns__1__HSIOM_SHIFT, 28
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__1__MASK, 0x80
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__1__PORT, 2
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__1__SHIFT, 7
.set CapSense_Sns__Button0__BTN__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Button0__BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Button0__BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Button0__BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Button0__BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button0__BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Button0__BTN__MASK, 0x01
.set CapSense_Sns__Button0__BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Button0__BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Button0__BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Button0__BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Button0__BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Button0__BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Button0__BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Button0__BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Button0__BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Button0__BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Button0__BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Button0__BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Button0__BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Button0__BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Button0__BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Button0__BTN__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Button0__BTN__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Button0__BTN__PORT, 1
.set CapSense_Sns__Button0__BTN__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Button0__BTN__SHIFT, 0
.set CapSense_Sns__Button1__BTN__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Button1__BTN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Button1__BTN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Button1__BTN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Button1__BTN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button1__BTN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button1__BTN__MASK, 0x80
.set CapSense_Sns__Button1__BTN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Button1__BTN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Button1__BTN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Button1__BTN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Button1__BTN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Button1__BTN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Button1__BTN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Button1__BTN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Button1__BTN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Button1__BTN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Button1__BTN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Button1__BTN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Button1__BTN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Button1__BTN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Button1__BTN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Button1__BTN__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Button1__BTN__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Button1__BTN__PORT, 2
.set CapSense_Sns__Button1__BTN__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Button1__BTN__SHIFT, 7

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
