[INFO]: Run Directory: /openlane/designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running linter (Verilator) (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 487 warnings found by linter
[INFO]: Running Synthesis (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 626.52 and height 625.6.
[INFO]: Running IO Placement (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/floorplan/4-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/designs/ci/picorv32_base/runs/RUN_2024.01.19_10.14.24/logs/floorplan/6-pdn.log)...
