verilog xil_defaultlib --include "../../../../aging-study.gen/sources_1/bd/design_1/ipshared/3cbc" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_BinToBCD_0_0/sim/design_1_BinToBCD_0_0.v" \
"../../../bd/design_1/ip/design_1_DisplayController_0_0/sim/design_1_DisplayController_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_temp_catcher_0_0/sim/design_1_temp_catcher_0_0.v" \
"../../../bd/design_1/ip/design_1_modern_sensible_0_0/sim/design_1_modern_sensible_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_not_series_0_0/sim/design_1_not_series_0_0.v" \
"../../../bd/design_1/ip/design_1_sensor_stream_0_0/sim/design_1_sensor_stream_0_0.v" \
"../../../bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v" \
"../../../bd/design_1/ip/design_1_controller_controller_0_0/sim/design_1_controller_controller_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" \
"../../../bd/design_1/ip/design_1_failure_holder_0_0/sim/design_1_failure_holder_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
