$date
	Sat Oct 22 23:16:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#213011
b10110 !
1"
#213014
b10110 &
b10110 %
1$
#213015
0"
#213018
b1011 &
b1011 %
#213022
b100010 &
b100010 %
#213026
b10001 &
b10001 %
#213030
b110100 &
b110100 %
#213034
b11010 &
b11010 %
#213038
b1101 &
b1101 %
#213042
b101000 &
b101000 %
#213046
b10100 &
b10100 %
#213050
b1010 &
b1010 %
#213054
b101 &
b101 %
#213058
b10000 &
b10000 %
#213062
b1000 &
b1000 %
#213066
b100 &
b100 %
#213070
b10 &
b10 %
#213074
b1 &
b1 %
1#
#213078
b0 &
0#
b0 %
0$
#1171685
b10000 !
1"
#1171686
b10000 &
b10000 %
1$
#1171687
0"
#1171690
b1000 &
b1000 %
#1171694
b100 &
b100 %
#1171698
b10 &
b10 %
#1171702
b1 &
1#
b1 %
#1171706
b0 &
b0 %
0#
0$
#2200913
b1 !
1"
#2200914
b1 &
b1 %
1$
#2200915
0"
#2200918
1#
#2200922
b0 &
b0 %
0#
0$
#4500012
