Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 30 21:04:57 2023
| Host         : robertPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Sampler_Characterization_wrapper_control_sets_placed.rpt
| Design       : Sampler_Characterization_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   136 |
| Unused register locations in slices containing registers |   216 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      6 |            1 |
|      8 |           39 |
|     10 |            2 |
|     12 |            6 |
|     14 |            1 |
|    16+ |           84 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             512 |           72 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |             380 |           73 |
| Yes          | No                    | No                     |            1464 |          165 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2038 |          290 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                        Clock Signal                                       |                                                                                                       Enable Signal                                                                                                      |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/s00_axi_rvalid |                                                                                                                                                                                                                          |                                                                                                                                                                                     |                1 |              2 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                                                     |                1 |              4 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                        |                                                                                                                                                                                     |                1 |              4 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                                                                                                                                          | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                1 |              6 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                            | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_awaddr[5]_i_1_n_0                                                                                                                          | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                3 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                             |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                      | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                                                     |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[16][0]          | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                      |                3 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[0][0]           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister[5]_i_1_n_0                                                                                                              | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                  | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0                                                                                                                            | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awaddr[5]_i_1_n_0                                                                                                                            | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                3 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                                                     |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                 | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                  | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                1 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                            | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |              8 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       | Sampler_Characterization_i/clk_wiz_0/inst/locked                                                                                                                                                                         | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/resetExtend[0]                                                                                              |                1 |             10 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                        |                3 |             10 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_awburst[1]_i_1_n_0                                                                                                                         | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                1 |             12 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_arlen[7]_i_1_n_0                                                                                                                             | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                1 |             12 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/p_25_in                                                                                                                                          | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                2 |             12 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                              | Sampler_Characterization_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                  |                2 |             12 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0                                                                                                                          | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                4 |             12 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_arlen[7]_i_1_n_0                                                                                                                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                2 |             12 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                4 |             14 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                                      | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                   |                4 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                     | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                1 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awaddr1                                                                                                                                      | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                   |                2 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                        |                4 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].reset_count[7]_i_2_n_0                                                                                                             | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].reset_count[7]_i_1_n_0                                                                        |                2 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                            |                4 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                     |                5 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                                    | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                 |                3 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                4 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_awaddr1                                                                                                                                    | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                 |                2 |             16 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                                         |                3 |             18 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                7 |             20 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                4 |             22 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen45_in |                                                                                                                                                                                     |                2 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_axi.s_axi_rid_i_reg[11][0]                                                                                            | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                                                                                                     |                3 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                                                     |                3 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                                     |                4 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5     |                                                                                                                                                                                     |                3 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                                                     |                2 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                                     |                5 |             24 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                           |                                                                                                                                                                                     |                2 |             26 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34][0]                                 |                                                                                                                                                                                     |                3 |             26 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                                                     |                4 |             26 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                4 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                      |                                                                                                                                                                                     |                4 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                4 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                4 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                                                     |                2 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                4 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                                                     |                2 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                2 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                5 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                3 |             28 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             30 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                9 |             32 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                             |                                                                                                                                                                                     |                3 |             32 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | Sampler_Characterization_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                5 |             34 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                         |                                                                                                                                                                                     |                9 |             48 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                       |                                                                                                                                                                                     |                8 |             48 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].scregister[31]_i_1_n_0                                                                                                             | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                5 |             50 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                                                                                                                                          | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                9 |             58 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                               | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                8 |             58 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                             |                                                                                                                                                                                     |                9 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |                8 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                          |                                                                                                                                                                                     |                9 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/axi_arv_arr_flag                                                                                                                               | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/mem_data_out[0]_0                                                                                         |               13 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/BRAM_GEN[0].dataOutput[31]_i_1_n_0                                                                                                             | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |                8 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_arv_arr_flag                                                                                                                                 | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].mem_data_out[0][31]_i_1_n_0                                                                     |               16 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                        |                                                                                                                                                                                     |                6 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/scratchreg_0                                                                                                                                   | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/S_AXI_ARESET0                                                                                             |               10 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]            |               10 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].SC_register[31]_i_1_n_0                                                                                                              | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                8 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pattern_register_2                                                                                                                               | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                6 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/posttriggercount_register_1                                                                                                                      | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                7 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/pretriggercount_register_0                                                                                                                       | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                         |                7 |             64 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/input_pattern_3                                                                                                                                  |                                                                                                                                                                                     |                6 |             64 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_2_n_0                                                                                                             | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].postcount_reg[0]_i_1_n_0                                                                        |                8 |             64 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[0]_i_2_n_0                                                                                                              | Sampler_Characterization_i/AXITrigger_0/U0/AXITrigger_v1_0_S00_AXI_inst/BRAM_GEN[0].precount_reg[0]_i_1_n_0                                                                         |                8 |             64 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       | Sampler_Characterization_i/clk_wiz_0/inst/locked                                                                                                                                                                         | Sampler_Characterization_i/util_vector_logic_0/Res[0]                                                                                                                               |                8 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                             |                                                                                                                                                                                     |               10 |             64 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                                                     |                9 |             66 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                      | Sampler_Characterization_i/AXI_Sampler_0/U0/TestSampler_v1_0_S00_AXI_inst/fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               12 |             86 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                  |                                                                                                                                                                                     |                9 |             90 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                |                                                                                                                                                                                     |               11 |             90 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                 |                                                                                                                                                                                     |                9 |             90 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                 |                                                                                                                                                                                     |               10 |             90 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                |                                                                                                                                                                                     |               11 |             92 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                                                     |                6 |             92 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                                                     |                7 |             92 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           | Sampler_Characterization_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                 |                                                                                                                                                                                     |                7 |             92 |
|  Sampler_Characterization_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                                                                                                                                          |                                                                                                                                                                                     |               15 |            118 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          | Sampler_Characterization_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                              |               13 |            120 |
|  Sampler_Characterization_i/processing_system7_0/inst/FCLK_CLK0                           |                                                                                                                                                                                                                          |                                                                                                                                                                                     |               57 |            394 |
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


