
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDivComp' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/clockDivComp.v:23]
	Parameter TIMES bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDivComp' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/clockDivComp.v:23]
INFO: [Synth 8-6157] synthesizing module 'SinglePulser' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/SinglePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SinglePulser' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/SinglePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/calculator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/calculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-3876] $readmem data file 'font.mem' is read successfully [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/vga.v:38]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/vga_sync.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/vga_sync.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7segment' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7segment' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/hexTo7Segment.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'seg' does not match port width (8) of module 'hexTo7segment' [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:45]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/imports/reuseComp/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-7129] Port result[15] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[14] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[13] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[12] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[11] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[10] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[9] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[8] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[7] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[6] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[5] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[4] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[3] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[2] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[1] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[0] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1285.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1285.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Desktop/HWPROJ/CALPROJ/CALPROJ.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1299.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1299.918 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1299.918 ; gain = 14.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1299.918 ; gain = 14.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1299.918 ; gain = 14.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1299.918 ; gain = 14.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	 821 Input   50 Bit        Muxes := 2     
	 921 Input   50 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
