// Seed: 481914117
module module_0 ();
  always $display;
endmodule
module module_1 (
    input tri0  id_0,
    input logic id_1
);
  assign id_3 = id_1;
  reg id_4 = 1;
  assign id_3 = 1;
  logic id_5 = 1;
  assign id_3 = id_5;
  assign id_5 = 1;
  assign id_4 = 1'd0;
  module_0();
  wire id_6;
  reg  id_7 = id_4;
  id_8 :
  assert property (@(*) id_4) @(posedge 1) id_5.id_4 <= id_5;
  wire id_9;
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wand id_9,
    input wand id_10,
    input supply1 id_11,
    output tri0 id_12
);
  uwire id_14;
  assign id_12 = id_3;
  assign id_5  = id_10;
  module_0();
  assign id_14 = id_11 - id_1;
endmodule
