// Seed: 1299119850
module module_0 (
    input tri1 id_0
);
  wire id_2;
  assign module_1.type_5 = 0;
  wire id_3;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8
);
  assign id_3 = -1;
  module_0 modCall_1 (id_4);
  wire id_10, id_11, id_12;
endmodule
program module_2 (
    output wor  id_0,
    input  tri0 id_1
);
  module_0 modCall_1 (id_1);
  supply1 id_3;
  assign id_0 = id_3;
  assign id_0 = -1;
  wire id_4;
endmodule
