//
// Written by Synplify Pro 
// Product Version "V-2023.09M-3"
// Program "Synplify Pro", Mapper "map202309actp1, Build 008R"
// Fri Apr 25 20:24:51 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_objects.v "
// file 3 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\repo2\gpb\dmd\p1060973_fpga\component\polarfire_syn_comps.v "
// file 5 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v "
// file 6 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_div.v "
// file 7 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v "
// file 8 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\timer_counter.v "
// file 9 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\freq_counter.v "
// file 10 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\scratchpadregister.v "
// file 11 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v "
// file 12 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_buffer.v "
// file 13 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v "
// file 14 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_write.v "
// file 15 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\opb_emu_target.v "
// file 16 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmd_server.v "
// file 17 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v "
// file 18 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std.vhd "
// file 19 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 20 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 21 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 22 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 23 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 24 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\arith.vhd "
// file 25 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 26 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\hyperents.vhd "
// file 27 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd "
// file 28 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\math_real.vhd "
// file 29 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\nlconst.dat "
// file 30 "\c:\repo2\gpb\dmd\p1060973_fpga\designer\top\synthesis.fdc "

`timescale 100 ps/100 ps
module CLOCK_DIV_7 (
  POWER_GOOD_c,
  DBUG_HEADER6_c,
  RESET_N_c
)
;
output POWER_GOOD_c ;
input DBUG_HEADER6_c ;
input RESET_N_c ;
wire POWER_GOOD_c ;
wire DBUG_HEADER6_c ;
wire RESET_N_c ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_Z;
wire VCC ;
wire un5_cntr_cry_6_S ;
wire GND ;
wire un1_cntrlto15_0 ;
wire un5_cntr_cry_5_S ;
wire un5_cntr_cry_4_S ;
wire un5_cntr_cry_3_S ;
wire un5_cntr_cry_2_S ;
wire un5_cntr_cry_1_S ;
wire N_362_i ;
wire un5_cntr_s_15_S ;
wire un5_cntr_cry_14_S ;
wire un5_cntr_cry_13_S ;
wire un5_cntr_cry_12_S ;
wire un5_cntr_cry_11_S ;
wire un5_cntr_cry_10_S ;
wire un5_cntr_cry_9_S ;
wire un5_cntr_cry_8_S ;
wire un5_cntr_cry_7_S ;
wire un5_cntr_s_1_338_FCO ;
wire un5_cntr_s_1_338_S ;
wire un5_cntr_s_1_338_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y ;
wire un5_cntr_s_15_FCO ;
wire un5_cntr_s_15_Y ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y ;
wire un1_cntrlto15_3_Z ;
wire un1_cntrlto9_3_Z ;
wire un1_cntrlt15 ;
// @6:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_Z[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @6:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(cntr_4_fast_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE clkout (
	.Q(POWER_GOOD_c),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(N_362_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @6:48
  ARI1 un5_cntr_s_1_338 (
	.FCO(un5_cntr_s_1_338_FCO),
	.S(un5_cntr_s_1_338_S),
	.Y(un5_cntr_s_1_338_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_338.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S),
	.Y(un5_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_338_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S),
	.Y(un5_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S),
	.Y(un5_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S),
	.Y(un5_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S),
	.Y(un5_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S),
	.Y(un5_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S),
	.Y(un5_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S),
	.Y(un5_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S),
	.Y(un5_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S),
	.Y(un5_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S),
	.Y(un5_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S),
	.Y(un5_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S),
	.Y(un5_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO),
	.S(un5_cntr_s_15_S),
	.Y(un5_cntr_s_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S),
	.Y(un5_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @6:43
  CFG4 un1_cntrlto15_3 (
	.A(cntr_Z[13]),
	.B(cntr_Z[12]),
	.C(cntr_Z[11]),
	.D(cntr_Z[10]),
	.Y(un1_cntrlto15_3_Z)
);
defparam un1_cntrlto15_3.INIT=16'h0001;
// @6:43
  CFG4 un1_cntrlto9_3 (
	.A(cntr_Z[9]),
	.B(cntr_Z[8]),
	.C(cntr_Z[6]),
	.D(cntr_Z[5]),
	.Y(un1_cntrlto9_3_Z)
);
defparam un1_cntrlto9_3.INIT=16'h7FFF;
// @6:43
  CFG4 un1_cntrlto9 (
	.A(cntr_Z[3]),
	.B(un1_cntrlto9_3_Z),
	.C(cntr_Z[7]),
	.D(cntr_Z[4]),
	.Y(un1_cntrlt15)
);
defparam un1_cntrlto9.INIT=16'hCFDF;
// @6:43
  CFG4 un1_cntrlto15 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(un1_cntrlto15_3_Z),
	.D(un1_cntrlt15),
	.Y(un1_cntrlto15_0)
);
defparam un1_cntrlto15.INIT=16'h1000;
// @6:37
  CFG2 clkout_RNO (
	.A(un1_cntrlto15_0),
	.B(POWER_GOOD_c),
	.Y(N_362_i)
);
defparam clkout_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_7 */

module AdderDecode (
  CLK_GEN_DO_2_iv_0_0,
  CLK_GEN_IN_m_c_0,
  SP_IN,
  OSC_CT_IN,
  OPB_ADDR_fast_15,
  OPB_ADDR_fast_14,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_13,
  OPB_ADDR_fast_18,
  OPB_ADDR,
  clk16khz_div_0,
  OPB_DI,
  SP1_WE,
  OPB_ADDR_0_rep1,
  N_153,
  N_154,
  un10_CLK_GEN_DO_i,
  N_42,
  OPB_WE,
  ILIM_DAC_RE,
  GANT_MOT_RE,
  N_149,
  N_21_2,
  N_166,
  OPB_RE_fast,
  SP1_RE,
  OPB_ADDR_18_rep1,
  CLK_m4_e_1_0,
  un40_CLK_GEN_DO_i,
  un30_CLK_GEN_DO_i,
  un20_CLK_GEN_DO_i,
  CLK_GEN_DO_1,
  CLOCK_RE,
  un9_COUNTER_RE_i,
  OPB_RE_rep1,
  CLK_m4_e_2,
  CLOCK_RE_0_a2_0_a2_0_0,
  SYS_CLK_i,
  RESET_N_c
)
;
input CLK_GEN_DO_2_iv_0_0 ;
input CLK_GEN_IN_m_c_0 ;
input [15:0] SP_IN ;
input [15:0] OSC_CT_IN ;
input OPB_ADDR_fast_15 ;
input OPB_ADDR_fast_14 ;
input OPB_ADDR_fast_0 ;
input OPB_ADDR_fast_13 ;
input OPB_ADDR_fast_18 ;
input [19:1] OPB_ADDR ;
input clk16khz_div_0 ;
output [15:0] OPB_DI ;
output SP1_WE ;
input OPB_ADDR_0_rep1 ;
input N_153 ;
output N_154 ;
input un10_CLK_GEN_DO_i ;
output N_42 ;
input OPB_WE ;
input ILIM_DAC_RE ;
input GANT_MOT_RE ;
output N_149 ;
output N_21_2 ;
output N_166 ;
input OPB_RE_fast ;
output SP1_RE ;
input OPB_ADDR_18_rep1 ;
output CLK_m4_e_1_0 ;
input un40_CLK_GEN_DO_i ;
input un30_CLK_GEN_DO_i ;
input un20_CLK_GEN_DO_i ;
input CLK_GEN_DO_1 ;
output CLOCK_RE ;
output un9_COUNTER_RE_i ;
input OPB_RE_rep1 ;
output CLK_m4_e_2 ;
output CLOCK_RE_0_a2_0_a2_0_0 ;
input SYS_CLK_i ;
input RESET_N_c ;
wire CLK_GEN_DO_2_iv_0_0 ;
wire CLK_GEN_IN_m_c_0 ;
wire OPB_ADDR_fast_15 ;
wire OPB_ADDR_fast_14 ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_13 ;
wire OPB_ADDR_fast_18 ;
wire clk16khz_div_0 ;
wire SP1_WE ;
wire OPB_ADDR_0_rep1 ;
wire N_153 ;
wire N_154 ;
wire un10_CLK_GEN_DO_i ;
wire N_42 ;
wire OPB_WE ;
wire ILIM_DAC_RE ;
wire GANT_MOT_RE ;
wire N_149 ;
wire N_21_2 ;
wire N_166 ;
wire OPB_RE_fast ;
wire SP1_RE ;
wire OPB_ADDR_18_rep1 ;
wire CLK_m4_e_1_0 ;
wire un40_CLK_GEN_DO_i ;
wire un30_CLK_GEN_DO_i ;
wire un20_CLK_GEN_DO_i ;
wire CLK_GEN_DO_1 ;
wire CLOCK_RE ;
wire un9_COUNTER_RE_i ;
wire OPB_RE_rep1 ;
wire CLK_m4_e_2 ;
wire CLOCK_RE_0_a2_0_a2_0_0 ;
wire SYS_CLK_i ;
wire RESET_N_c ;
wire [15:0] DEC_DO_11;
wire [3:3] DEC_DO_11_0_iv_1_0;
wire [5:5] CLK_GEN_IN_m_0_1_0;
wire [8:8] SP_IN_m_d;
wire [14:1] OSC_CT_IN_m;
wire [8:8] CLK_GEN_IN_m_0_0;
wire [13:2] CLK_GEN_IN_m;
wire [7:5] CLK_GEN_IN_m_0_1;
wire [14:13] DEC_DO_11_0_iv_1_Z;
wire [8:5] CLK_GEN_IN_m_d;
wire VCC ;
wire N_21 ;
wire GND ;
wire SP1_m7_e_2_2_1_Z ;
wire SP1_m7_e_0_Z ;
wire SP1_m7_e_2 ;
wire g0_0_1_Z ;
wire g0_3_1_Z ;
wire un2_LIFT_MOT_RE_1_i_0_0_N_6L9_Z ;
wire un2_LIFT_MOT_RE_1_i_0_0_1_Z ;
wire un2_LIFT_MOT_RE_1_i_0_0_N_5L7_Z ;
wire un27_GPO_RE_i ;
wire DEC_DO_11_0_iv_N_4L6_Z ;
wire g0_2_1_Z ;
wire g0_12_Z ;
wire g0_9_0 ;
wire SP2_RE ;
wire g0_8_0 ;
wire g0_10_Z ;
wire DEC_DO_11_0_iv_N_4L6_1_Z ;
wire g0_0_7_Z ;
wire g0_0_6_Z ;
wire g0_0_5_Z ;
wire g0_0_9_Z ;
wire m2_e_0 ;
wire P7_mux ;
wire un2_LIFT_MOT_RE_1_i_0_0_N_2L1_Z ;
wire un5_LIFT_MOT_RE_i ;
wire un2_LIFT_MOT_RE_1_i_0_0_N_3L3_Z ;
wire ADC_RE ;
wire un2_LIFT_MOT_RE_1_i_0_0_N_4L5_Z ;
wire SP1_WE_0_a2_1_a2_1 ;
wire un27_m1_0_a2_1 ;
wire SP1_m7_e_1_Z ;
wire ADC_RE_0_a2_0_a2_1_Z ;
wire N_549 ;
wire N_548 ;
wire N_547 ;
wire N_546 ;
wire N_545 ;
wire N_544 ;
wire N_543 ;
wire N_542 ;
wire N_541 ;
wire N_540 ;
wire N_539 ;
wire N_538 ;
wire N_537 ;
wire N_536 ;
wire N_535 ;
wire N_534 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
// @5:202
  SLE \DEC_DO[3]  (
	.Q(OPB_DI[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[3]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[2]  (
	.Q(OPB_DI[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[2]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[1]  (
	.Q(OPB_DI[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[1]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[0]  (
	.Q(OPB_DI[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[0]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[15]  (
	.Q(OPB_DI[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[15]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[14]  (
	.Q(OPB_DI[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[14]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[13]  (
	.Q(OPB_DI[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[13]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[12]  (
	.Q(OPB_DI[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[12]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[11]  (
	.Q(OPB_DI[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[11]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[10]  (
	.Q(OPB_DI[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[10]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[9]  (
	.Q(OPB_DI[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[9]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[8]  (
	.Q(OPB_DI[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[8]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[7]  (
	.Q(OPB_DI[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[7]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[6]  (
	.Q(OPB_DI[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[6]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[5]  (
	.Q(OPB_DI[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[5]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:202
  SLE \DEC_DO[4]  (
	.Q(OPB_DI[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(DEC_DO_11[4]),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:135
  CFG4 SP1_m7_e_2_2 (
	.A(OPB_ADDR[12]),
	.B(OPB_ADDR[11]),
	.C(SP1_m7_e_2_2_1_Z),
	.D(SP1_m7_e_0_Z),
	.Y(SP1_m7_e_2)
);
defparam SP1_m7_e_2_2.INIT=16'h1000;
// @5:135
  CFG2 SP1_m7_e_2_2_1 (
	.A(OPB_ADDR[6]),
	.B(OPB_ADDR[7]),
	.Y(SP1_m7_e_2_2_1_Z)
);
defparam SP1_m7_e_2_2_1.INIT=4'h1;
// @5:128
  CFG4 g0_0 (
	.A(OPB_ADDR[6]),
	.B(g0_0_1_Z),
	.C(OPB_ADDR[12]),
	.D(OPB_ADDR[7]),
	.Y(CLOCK_RE_0_a2_0_a2_0_0)
);
defparam g0_0.INIT=16'h0004;
// @5:128
  CFG3 g0_0_1 (
	.A(OPB_ADDR_fast_15),
	.B(OPB_ADDR_fast_14),
	.C(OPB_ADDR[11]),
	.Y(g0_0_1_Z)
);
defparam g0_0_1.INIT=8'h01;
// @5:135
  CFG4 g0_3 (
	.A(OPB_ADDR[5]),
	.B(OPB_ADDR[15]),
	.C(g0_3_1_Z),
	.D(OPB_ADDR[19]),
	.Y(CLK_m4_e_2)
);
defparam g0_3.INIT=16'h0010;
// @5:135
  CFG2 g0_3_1 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR_fast_14),
	.Y(g0_3_1_Z)
);
defparam g0_3_1.INIT=4'h1;
// @5:65
  CFG4 un2_LIFT_MOT_RE_1_i_0_0 (
	.A(OPB_RE_rep1),
	.B(un9_COUNTER_RE_i),
	.C(un2_LIFT_MOT_RE_1_i_0_0_N_6L9_Z),
	.D(un2_LIFT_MOT_RE_1_i_0_0_1_Z),
	.Y(N_21)
);
defparam un2_LIFT_MOT_RE_1_i_0_0.INIT=16'h8FFF;
// @5:65
  CFG4 un2_LIFT_MOT_RE_1_i_0_0_1 (
	.A(un2_LIFT_MOT_RE_1_i_0_0_N_5L7_Z),
	.B(OPB_RE_rep1),
	.C(un27_GPO_RE_i),
	.D(CLOCK_RE),
	.Y(un2_LIFT_MOT_RE_1_i_0_0_1_Z)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_1.INIT=16'h002A;
// @5:203
  CFG4 \DEC_DO_11_0_iv[3]  (
	.A(CLK_GEN_DO_1),
	.B(DEC_DO_11_0_iv_1_0[3]),
	.C(CLK_GEN_IN_m_0_1_0[5]),
	.D(un20_CLK_GEN_DO_i),
	.Y(DEC_DO_11[3])
);
defparam \DEC_DO_11_0_iv[3] .INIT=16'hCFCB;
// @5:203
  CFG4 \DEC_DO_11_0_iv_1[3]  (
	.A(DEC_DO_11_0_iv_N_4L6_Z),
	.B(CLK_GEN_IN_m_0_1_0[5]),
	.C(un30_CLK_GEN_DO_i),
	.D(un40_CLK_GEN_DO_i),
	.Y(DEC_DO_11_0_iv_1_0[3])
);
defparam \DEC_DO_11_0_iv_1[3] .INIT=16'h4446;
// @5:138
  CFG4 CLOCK_RE_0_a2_0_a2_0_6_RNIBCSE22 (
	.A(g0_2_1_Z),
	.B(CLK_m4_e_1_0),
	.C(g0_12_Z),
	.D(g0_9_0),
	.Y(SP2_RE)
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNIBCSE22.INIT=16'h8000;
// @5:138
  CFG4 g0_2_1 (
	.A(g0_8_0),
	.B(g0_10_Z),
	.C(OPB_RE_rep1),
	.D(OPB_ADDR_18_rep1),
	.Y(g0_2_1_Z)
);
defparam g0_2_1.INIT=16'h0080;
// @5:203
  CFG4 DEC_DO_11_0_iv_N_4L6 (
	.A(SP_IN[3]),
	.B(OSC_CT_IN[3]),
	.C(un9_COUNTER_RE_i),
	.D(DEC_DO_11_0_iv_N_4L6_1_Z),
	.Y(DEC_DO_11_0_iv_N_4L6_Z)
);
defparam DEC_DO_11_0_iv_N_4L6.INIT=16'h3F15;
// @5:203
  CFG2 DEC_DO_11_0_iv_N_4L6_1 (
	.A(SP1_RE),
	.B(SP2_RE),
	.Y(DEC_DO_11_0_iv_N_4L6_1_Z)
);
defparam DEC_DO_11_0_iv_N_4L6_1.INIT=4'h1;
  CFG4 g0_0_7 (
	.A(OPB_ADDR[15]),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR_18_rep1),
	.D(OPB_ADDR[14]),
	.Y(g0_0_7_Z)
);
defparam g0_0_7.INIT=16'h0001;
  CFG4 g0_0_6 (
	.A(OPB_ADDR[12]),
	.B(OPB_ADDR[11]),
	.C(OPB_ADDR[7]),
	.D(OPB_ADDR[6]),
	.Y(g0_0_6_Z)
);
defparam g0_0_6.INIT=16'h0001;
  CFG3 g0_0_5 (
	.A(OPB_ADDR[17]),
	.B(OPB_RE_rep1),
	.C(OPB_ADDR[16]),
	.Y(g0_0_5_Z)
);
defparam g0_0_5.INIT=8'h80;
  CFG4 g0_0_9 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[4]),
	.C(g0_0_6_Z),
	.D(OPB_ADDR[5]),
	.Y(g0_0_9_Z)
);
defparam g0_0_9.INIT=16'h10F0;
// @5:128
  CFG4 CLOCK_RE_0_a2_0_a2_0_6_RNIEH1EP1 (
	.A(g0_0_5_Z),
	.B(g0_0_7_Z),
	.C(CLK_m4_e_1_0),
	.D(g0_0_9_Z),
	.Y(CLOCK_RE)
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNIEH1EP1.INIT=16'h8000;
// @5:65
  CFG2 g0_13 (
	.A(OPB_ADDR[16]),
	.B(OPB_RE_fast),
	.Y(N_166)
);
defparam g0_13.INIT=4'h4;
  CFG4 g0_12 (
	.A(OPB_ADDR_fast_0),
	.B(OPB_ADDR[11]),
	.C(OPB_ADDR[7]),
	.D(OPB_ADDR[6]),
	.Y(g0_12_Z)
);
defparam g0_12.INIT=16'h0001;
  CFG4 g0_11 (
	.A(OPB_ADDR[19]),
	.B(OPB_ADDR[5]),
	.C(OPB_ADDR[1]),
	.D(OPB_ADDR[16]),
	.Y(g0_10_Z)
);
defparam g0_11.INIT=16'h0001;
  CFG4 g0_10 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[15]),
	.D(OPB_ADDR[4]),
	.Y(g0_9_0)
);
defparam g0_10.INIT=16'h0001;
  CFG3 g0_7 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[17]),
	.C(OPB_ADDR[12]),
	.Y(g0_8_0)
);
defparam g0_7.INIT=8'h04;
  CFG2 \DEC_DO_RNO_1[12]  (
	.A(CLOCK_RE),
	.B(clk16khz_div_0),
	.Y(m2_e_0)
);
defparam \DEC_DO_RNO_1[12] .INIT=4'h8;
  CFG4 \DEC_DO_RNO_0[12]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[12]),
	.C(un30_CLK_GEN_DO_i),
	.D(m2_e_0),
	.Y(P7_mux)
);
defparam \DEC_DO_RNO_0[12] .INIT=16'h0777;
  CFG3 \DEC_DO_RNO[12]  (
	.A(P7_mux),
	.B(SP_IN[12]),
	.C(N_21_2),
	.Y(DEC_DO_11[12])
);
defparam \DEC_DO_RNO[12] .INIT=8'hD5;
// @5:65
  CFG2 g0_4 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[4]),
	.Y(N_149)
);
defparam g0_4.INIT=4'h1;
// @5:65
  CFG2 un2_LIFT_MOT_RE_1_i_0_0_N_2L1 (
	.A(OPB_ADDR[5]),
	.B(OPB_ADDR[18]),
	.Y(un2_LIFT_MOT_RE_1_i_0_0_N_2L1_Z)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_N_2L1.INIT=4'h1;
// @5:65
  CFG4 un2_LIFT_MOT_RE_1_i_0_0_N_3L3 (
	.A(N_149),
	.B(un2_LIFT_MOT_RE_1_i_0_0_N_2L1_Z),
	.C(un5_LIFT_MOT_RE_i),
	.D(CLK_m4_e_1_0),
	.Y(un2_LIFT_MOT_RE_1_i_0_0_N_3L3_Z)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_N_3L3.INIT=16'h0800;
// @5:65
  CFG4 un2_LIFT_MOT_RE_1_i_0_0_N_4L5 (
	.A(N_166),
	.B(CLOCK_RE_0_a2_0_a2_0_0),
	.C(ADC_RE),
	.D(un2_LIFT_MOT_RE_1_i_0_0_N_3L3_Z),
	.Y(un2_LIFT_MOT_RE_1_i_0_0_N_4L5_Z)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_N_4L5.INIT=16'h070F;
// @5:65
  CFG2 un2_LIFT_MOT_RE_1_i_0_0_N_5L7 (
	.A(GANT_MOT_RE),
	.B(ILIM_DAC_RE),
	.Y(un2_LIFT_MOT_RE_1_i_0_0_N_5L7_Z)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_N_5L7.INIT=4'h1;
// @5:65
  CFG3 un2_LIFT_MOT_RE_1_i_0_0_N_6L9 (
	.A(un2_LIFT_MOT_RE_1_i_0_0_N_4L5_Z),
	.B(SP2_RE),
	.C(SP1_RE),
	.Y(un2_LIFT_MOT_RE_1_i_0_0_N_6L9_Z)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_N_6L9.INIT=8'h02;
// @5:203
  CFG2 DEC_DO_11_0_iv_N_2L1 (
	.A(CLOCK_RE),
	.B(clk16khz_div_0),
	.Y(CLK_GEN_IN_m_0_1_0[5])
);
defparam DEC_DO_11_0_iv_N_2L1.INIT=4'h7;
// @5:203
  CFG2 \DEC_DO_RNO_0[8]  (
	.A(SP2_RE),
	.B(SP_IN[8]),
	.Y(SP_IN_m_d[8])
);
defparam \DEC_DO_RNO_0[8] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_RNO_1[6]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[6]),
	.Y(OSC_CT_IN_m[6])
);
defparam \DEC_DO_RNO_1[6] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_RNO_2[5]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[5]),
	.Y(OSC_CT_IN_m[5])
);
defparam \DEC_DO_RNO_2[5] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_11_0_iv_RNO[11]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[11]),
	.Y(OSC_CT_IN_m[11])
);
defparam \DEC_DO_11_0_iv_RNO[11] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_11_0_iv_RNO[2]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[2]),
	.Y(OSC_CT_IN_m[2])
);
defparam \DEC_DO_11_0_iv_RNO[2] .INIT=4'h8;
// @9:91
  CFG2 un9_COUNTER_RElto19_0_a2_1_a2_RNIL0F28 (
	.A(un9_COUNTER_RE_i),
	.B(OPB_WE),
	.Y(N_42)
);
defparam un9_COUNTER_RElto19_0_a2_1_a2_RNIL0F28.INIT=4'h7;
// @5:65
  CFG2 un2_LIFT_MOT_RE_1_i_0_2 (
	.A(SP1_RE),
	.B(SP2_RE),
	.Y(N_21_2)
);
defparam un2_LIFT_MOT_RE_1_i_0_2.INIT=4'hE;
// @5:203
  CFG2 \DEC_DO_11_0_iv_1_RNO[13]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[13]),
	.Y(OSC_CT_IN_m[13])
);
defparam \DEC_DO_11_0_iv_1_RNO[13] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_RNO_1[7]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[7]),
	.Y(OSC_CT_IN_m[7])
);
defparam \DEC_DO_RNO_1[7] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_11_0_iv_RNO[9]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[9]),
	.Y(OSC_CT_IN_m[9])
);
defparam \DEC_DO_11_0_iv_RNO[9] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_11_0_iv_1_RNO[14]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[14]),
	.Y(OSC_CT_IN_m[14])
);
defparam \DEC_DO_11_0_iv_1_RNO[14] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_11_0_iv_RNO[1]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[1]),
	.Y(OSC_CT_IN_m[1])
);
defparam \DEC_DO_11_0_iv_RNO[1] .INIT=4'h8;
// @5:203
  CFG2 \DEC_DO_11_0_iv_RNO[4]  (
	.A(un9_COUNTER_RE_i),
	.B(OSC_CT_IN[4]),
	.Y(OSC_CT_IN_m[4])
);
defparam \DEC_DO_11_0_iv_RNO[4] .INIT=4'h8;
// @5:203
  CFG4 \DEC_DO_RNO_1[8]  (
	.A(OSC_CT_IN[8]),
	.B(SP_IN[8]),
	.C(SP1_RE),
	.D(un9_COUNTER_RE_i),
	.Y(CLK_GEN_IN_m_0_0[8])
);
defparam \DEC_DO_RNO_1[8] .INIT=16'hEAC0;
// @5:136
  CFG4 SP1_WE_0_a2_1_a2_1_0 (
	.A(OPB_ADDR[16]),
	.B(OPB_ADDR[18]),
	.C(OPB_WE),
	.D(OPB_ADDR[17]),
	.Y(SP1_WE_0_a2_1_a2_1)
);
defparam SP1_WE_0_a2_1_a2_1_0.INIT=16'h0020;
// @5:159
  CFG3 un2_LIFT_MOT_RE_1_i_0_0_RNO_0 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[18]),
	.C(OPB_ADDR[16]),
	.Y(un27_m1_0_a2_1)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_RNO_0.INIT=8'h08;
// @5:135
  CFG4 SP1_m7_e_1 (
	.A(OPB_ADDR_18_rep1),
	.B(OPB_ADDR_fast_0),
	.C(OPB_ADDR[17]),
	.D(OPB_ADDR[1]),
	.Y(SP1_m7_e_1_Z)
);
defparam SP1_m7_e_1.INIT=16'h0001;
// @5:135
  CFG4 SP1_m7_e_0 (
	.A(OPB_ADDR[4]),
	.B(OPB_RE_fast),
	.C(OPB_ADDR[16]),
	.D(OPB_ADDR[3]),
	.Y(SP1_m7_e_0_Z)
);
defparam SP1_m7_e_0.INIT=16'h0040;
// @5:141
  CFG3 ADC_RE_0_a2_0_a2_1 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[13]),
	.C(OPB_RE_rep1),
	.Y(ADC_RE_0_a2_0_a2_1_Z)
);
defparam ADC_RE_0_a2_0_a2_1.INIT=8'h70;
// @5:128
  CFG4 CLOCK_RE_0_a2_0_a2_0_6 (
	.A(OPB_ADDR_fast_13),
	.B(OPB_ADDR[10]),
	.C(OPB_ADDR[9]),
	.D(OPB_ADDR[8]),
	.Y(CLK_m4_e_1_0)
);
defparam CLOCK_RE_0_a2_0_a2_0_6.INIT=16'h0001;
// @5:203
  CFG3 CLOCK_RE_0_a2_0_a2_0_6_RNIMJ63T1 (
	.A(CLOCK_RE),
	.B(un10_CLK_GEN_DO_i),
	.C(clk16khz_div_0),
	.Y(CLK_GEN_IN_m[2])
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNIMJ63T1.INIT=8'h80;
// @5:147
  CFG3 un5_LIFT_MOT_RElto19_0_0_o2 (
	.A(OPB_ADDR_18_rep1),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR[17]),
	.Y(un5_LIFT_MOT_RE_i)
);
defparam un5_LIFT_MOT_RElto19_0_0_o2.INIT=8'h37;
// @5:141
  CFG3 ADC_RE_0_a2_0_a2_0 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR_fast_18),
	.C(OPB_ADDR[16]),
	.Y(N_154)
);
defparam ADC_RE_0_a2_0_a2_0.INIT=8'h01;
// @5:203
  CFG3 \DEC_DO_RNO_0[5]  (
	.A(CLOCK_RE),
	.B(un20_CLK_GEN_DO_i),
	.C(clk16khz_div_0),
	.Y(CLK_GEN_IN_m[13])
);
defparam \DEC_DO_RNO_0[5] .INIT=8'h80;
// @5:203
  CFG3 CLOCK_RE_0_a2_0_a2_0_6_RNI4RJR22 (
	.A(CLK_GEN_DO_1),
	.B(clk16khz_div_0),
	.C(CLOCK_RE),
	.Y(CLK_GEN_IN_m[4])
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNI4RJR22.INIT=8'h80;
// @5:203
  CFG4 \DEC_DO_RNO_0[7]  (
	.A(SP_IN[7]),
	.B(SP2_RE),
	.C(SP1_RE),
	.D(OSC_CT_IN_m[7]),
	.Y(CLK_GEN_IN_m_0_1[7])
);
defparam \DEC_DO_RNO_0[7] .INIT=16'hFFA8;
// @5:203
  CFG4 \DEC_DO_RNO_0[6]  (
	.A(SP_IN[6]),
	.B(SP2_RE),
	.C(SP1_RE),
	.D(OSC_CT_IN_m[6]),
	.Y(CLK_GEN_IN_m_0_1[6])
);
defparam \DEC_DO_RNO_0[6] .INIT=16'hFFA8;
// @5:203
  CFG4 \DEC_DO_RNO_1[5]  (
	.A(SP_IN[5]),
	.B(SP2_RE),
	.C(SP1_RE),
	.D(OSC_CT_IN_m[5]),
	.Y(CLK_GEN_IN_m_0_1[5])
);
defparam \DEC_DO_RNO_1[5] .INIT=16'hFFA8;
// @5:203
  CFG4 \DEC_DO_11_0_iv_1[14]  (
	.A(SP_IN[14]),
	.B(SP2_RE),
	.C(SP1_RE),
	.D(OSC_CT_IN_m[14]),
	.Y(DEC_DO_11_0_iv_1_Z[14])
);
defparam \DEC_DO_11_0_iv_1[14] .INIT=16'hFFA8;
// @5:203
  CFG4 \DEC_DO_11_0_iv_1[13]  (
	.A(SP_IN[13]),
	.B(SP2_RE),
	.C(SP1_RE),
	.D(OSC_CT_IN_m[13]),
	.Y(DEC_DO_11_0_iv_1_Z[13])
);
defparam \DEC_DO_11_0_iv_1[13] .INIT=16'hFFA8;
// @5:203
  CFG4 CLOCK_RE_0_a2_0_a2_0_6_RNII9BE97 (
	.A(clk16khz_div_0),
	.B(CLOCK_RE),
	.C(un40_CLK_GEN_DO_i),
	.D(CLK_GEN_DO_1),
	.Y(CLK_GEN_IN_m_d[5])
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNII9BE97.INIT=16'h8880;
// @5:203
  CFG4 CLOCK_RE_0_a2_0_a2_0_6_RNIIO2GT1 (
	.A(CLOCK_RE),
	.B(clk16khz_div_0),
	.C(un30_CLK_GEN_DO_i),
	.D(un10_CLK_GEN_DO_i),
	.Y(CLK_GEN_IN_m_d[8])
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNIIO2GT1.INIT=16'h8880;
// @5:203
  CFG4 \DEC_DO_11_0_iv[15]  (
	.A(un9_COUNTER_RE_i),
	.B(N_21_2),
	.C(SP_IN[15]),
	.D(OSC_CT_IN[15]),
	.Y(DEC_DO_11[15])
);
defparam \DEC_DO_11_0_iv[15] .INIT=16'hEAC0;
// @5:203
  CFG4 \DEC_DO_11_0_iv[10]  (
	.A(un9_COUNTER_RE_i),
	.B(N_21_2),
	.C(SP_IN[10]),
	.D(OSC_CT_IN[10]),
	.Y(DEC_DO_11[10])
);
defparam \DEC_DO_11_0_iv[10] .INIT=16'hEAC0;
// @5:203
  CFG4 \DEC_DO_11_0_iv[0]  (
	.A(un9_COUNTER_RE_i),
	.B(N_21_2),
	.C(SP_IN[0]),
	.D(OSC_CT_IN[0]),
	.Y(DEC_DO_11[0])
);
defparam \DEC_DO_11_0_iv[0] .INIT=16'hEAC0;
// @5:203
  CFG4 \DEC_DO_11_0_iv_RNO_0[9]  (
	.A(clk16khz_div_0),
	.B(CLOCK_RE),
	.C(un40_CLK_GEN_DO_i),
	.D(un30_CLK_GEN_DO_i),
	.Y(CLK_GEN_IN_m[9])
);
defparam \DEC_DO_11_0_iv_RNO_0[9] .INIT=16'h8880;
// @5:203
  CFG4 \DEC_DO_11_0_iv[4]  (
	.A(SP_IN[4]),
	.B(OSC_CT_IN_m[4]),
	.C(N_21_2),
	.D(CLK_GEN_IN_m[4]),
	.Y(DEC_DO_11[4])
);
defparam \DEC_DO_11_0_iv[4] .INIT=16'hFFEC;
// @5:203
  CFG4 \DEC_DO_11_0_iv[1]  (
	.A(SP_IN[1]),
	.B(OSC_CT_IN_m[1]),
	.C(N_21_2),
	.D(CLK_GEN_IN_m[4]),
	.Y(DEC_DO_11[1])
);
defparam \DEC_DO_11_0_iv[1] .INIT=16'hFFEC;
// @5:203
  CFG4 \DEC_DO_11_0_iv[13]  (
	.A(CLOCK_RE),
	.B(clk16khz_div_0),
	.C(un20_CLK_GEN_DO_i),
	.D(DEC_DO_11_0_iv_1_Z[13]),
	.Y(DEC_DO_11[13])
);
defparam \DEC_DO_11_0_iv[13] .INIT=16'hFF80;
// @5:203
  CFG4 \DEC_DO_11_0_iv[9]  (
	.A(SP_IN[9]),
	.B(OSC_CT_IN_m[9]),
	.C(N_21_2),
	.D(CLK_GEN_IN_m[9]),
	.Y(DEC_DO_11[9])
);
defparam \DEC_DO_11_0_iv[9] .INIT=16'hFFEC;
// @5:203
  CFG4 \DEC_DO_11_0_iv[14]  (
	.A(CLOCK_RE),
	.B(clk16khz_div_0),
	.C(un20_CLK_GEN_DO_i),
	.D(DEC_DO_11_0_iv_1_Z[14]),
	.Y(DEC_DO_11[14])
);
defparam \DEC_DO_11_0_iv[14] .INIT=16'hFF80;
// @5:203
  CFG4 \DEC_DO_11_0_iv[2]  (
	.A(SP_IN[2]),
	.B(OSC_CT_IN_m[2]),
	.C(N_21_2),
	.D(CLK_GEN_IN_m[2]),
	.Y(DEC_DO_11[2])
);
defparam \DEC_DO_11_0_iv[2] .INIT=16'hFFEC;
// @5:203
  CFG4 \DEC_DO_11_0_iv[11]  (
	.A(SP_IN[11]),
	.B(OSC_CT_IN_m[11]),
	.C(N_21_2),
	.D(CLK_GEN_IN_m[2]),
	.Y(DEC_DO_11[11])
);
defparam \DEC_DO_11_0_iv[11] .INIT=16'hFFEC;
// @5:141
  CFG4 ADC_RE_0_a2_0_a2 (
	.A(ADC_RE_0_a2_0_a2_1_Z),
	.B(N_154),
	.C(OPB_ADDR[15]),
	.D(OPB_ADDR[19]),
	.Y(ADC_RE)
);
defparam ADC_RE_0_a2_0_a2.INIT=16'h0800;
// @5:203
  CFG3 \DEC_DO_RNO[6]  (
	.A(CLK_GEN_IN_m[2]),
	.B(CLK_GEN_IN_m_d[5]),
	.C(CLK_GEN_IN_m_0_1[6]),
	.Y(DEC_DO_11[6])
);
defparam \DEC_DO_RNO[6] .INIT=8'hFE;
// @5:203
  CFG3 \DEC_DO_RNO[5]  (
	.A(CLK_GEN_IN_m[13]),
	.B(CLK_GEN_IN_m_d[5]),
	.C(CLK_GEN_IN_m_0_1[5]),
	.Y(DEC_DO_11[5])
);
defparam \DEC_DO_RNO[5] .INIT=8'hFE;
// @5:135
  CFG4 CLOCK_RE_0_a2_0_a2_0_6_RNIEF3812 (
	.A(SP1_m7_e_2),
	.B(CLK_m4_e_1_0),
	.C(SP1_m7_e_1_Z),
	.D(CLK_m4_e_2),
	.Y(SP1_RE)
);
defparam CLOCK_RE_0_a2_0_a2_0_6_RNIEF3812.INIT=16'h8000;
// @5:123
  CFG4 un9_COUNTER_RElto19_0_a2_1_a2 (
	.A(OPB_ADDR[19]),
	.B(N_154),
	.C(CLK_m4_e_1_0),
	.D(CLOCK_RE_0_a2_0_a2_0_0),
	.Y(un9_COUNTER_RE_i)
);
defparam un9_COUNTER_RElto19_0_a2_1_a2.INIT=16'h4000;
// @5:203
  CFG4 \DEC_DO_RNO[8]  (
	.A(CLK_GEN_IN_m_d[8]),
	.B(CLK_GEN_IN_m_c_0),
	.C(SP_IN_m_d[8]),
	.D(CLK_GEN_IN_m_0_0[8]),
	.Y(DEC_DO_11[8])
);
defparam \DEC_DO_RNO[8] .INIT=16'hFFFE;
// @5:203
  CFG4 \DEC_DO_RNO[7]  (
	.A(CLOCK_RE),
	.B(CLK_GEN_IN_m_0_1[7]),
	.C(CLK_GEN_IN_m_d[8]),
	.D(CLK_GEN_DO_2_iv_0_0),
	.Y(DEC_DO_11[7])
);
defparam \DEC_DO_RNO[7] .INIT=16'hFEFC;
// @5:159
  CFG4 un2_LIFT_MOT_RE_1_i_0_0_1_RNO (
	.A(un27_m1_0_a2_1),
	.B(N_153),
	.C(OPB_ADDR_0_rep1),
	.D(OPB_ADDR[1]),
	.Y(un27_GPO_RE_i)
);
defparam un2_LIFT_MOT_RE_1_i_0_0_1_RNO.INIT=16'h0008;
// @5:136
  CFG4 SP1_WE_0_a2_1_a2 (
	.A(SP1_WE_0_a2_1_a2_1),
	.B(N_153),
	.C(OPB_ADDR_0_rep1),
	.D(OPB_ADDR[1]),
	.Y(SP1_WE)
);
defparam SP1_WE_0_a2_1_a2.INIT=16'h0008;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* AdderDecode */

module CLOCK_DIV_5 (
  clk16khz_div_0,
  DBUG_HEADER8_c,
  SYS_CLK,
  RESET_N_c
)
;
input clk16khz_div_0 ;
output DBUG_HEADER8_c ;
input SYS_CLK ;
input RESET_N_c ;
wire clk16khz_div_0 ;
wire DBUG_HEADER8_c ;
wire SYS_CLK ;
wire RESET_N_c ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_0;
wire VCC ;
wire un5_cntr_cry_4_S_0 ;
wire GND ;
wire clkout_1_sqmuxa_Z ;
wire un5_cntr_cry_3_S_0 ;
wire un5_cntr_cry_2_S_0 ;
wire un5_cntr_cry_1_S_0 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_0 ;
wire un5_cntr_cry_14_S_0 ;
wire un5_cntr_cry_13_S_0 ;
wire un5_cntr_cry_12_S_0 ;
wire un5_cntr_cry_11_S_0 ;
wire un5_cntr_cry_10_S_0 ;
wire un5_cntr_cry_9_S_0 ;
wire un5_cntr_cry_8_S_0 ;
wire un5_cntr_cry_7_S_0 ;
wire un5_cntr_cry_6_S_0 ;
wire un5_cntr_cry_5_S_0 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S ;
wire un1_cntr_cry_2_Y ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_0 ;
wire un1_cntr_cry_3_Y_0 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_0 ;
wire un1_cntr_cry_4_Y_0 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_0 ;
wire un1_cntr_cry_5_Y_0 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_0 ;
wire un1_cntr_cry_6_Y_0 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_0 ;
wire un1_cntr_cry_7_Y_0 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_0 ;
wire un1_cntr_cry_8_Y_0 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_0 ;
wire un1_cntr_cry_9_Y_0 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_0 ;
wire un1_cntr_cry_10_Y_0 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_0 ;
wire un1_cntr_cry_11_Y_0 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_0 ;
wire un1_cntr_cry_12_Y_0 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_0 ;
wire un1_cntr_cry_13_Y_0 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_0 ;
wire un1_cntr_cry_14_Y_0 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_0 ;
wire un1_cntr_cry_15_Y_0 ;
wire un5_cntr_s_1_339_FCO ;
wire un5_cntr_s_1_339_S ;
wire un5_cntr_s_1_339_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_0 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_0 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_0 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_0 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_0 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_0 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_0 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_0 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_0 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_0 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_0 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_0 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_0 ;
wire un5_cntr_s_15_FCO_0 ;
wire un5_cntr_s_15_Y_0 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_0 ;
// @6:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_0[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @6:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(cntr_4_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_13_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_8_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_5_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @6:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S),
	.Y(un1_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_0),
	.Y(un1_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_0),
	.Y(un1_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_0),
	.Y(un1_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_0),
	.Y(un1_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_0),
	.Y(un1_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_0),
	.Y(un1_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_0),
	.Y(un1_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_0),
	.Y(un1_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_0),
	.Y(un1_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_0),
	.Y(un1_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_0),
	.Y(un1_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_0),
	.Y(un1_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_0),
	.Y(un1_cntr_cry_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @6:48
  ARI1 un5_cntr_s_1_339 (
	.FCO(un5_cntr_s_1_339_FCO),
	.S(un5_cntr_s_1_339_S),
	.Y(un5_cntr_s_1_339_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_339.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_0),
	.Y(un5_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_339_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_0),
	.Y(un5_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_0),
	.Y(un5_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_0),
	.Y(un5_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_0),
	.Y(un5_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_0),
	.Y(un5_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_0),
	.Y(un5_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_0),
	.Y(un5_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_0),
	.Y(un5_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_0),
	.Y(un5_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_0),
	.Y(un5_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_0),
	.Y(un5_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_0),
	.Y(un5_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_0),
	.S(un5_cntr_s_15_S_0),
	.Y(un5_cntr_s_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_0),
	.Y(un5_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @6:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @6:38
  CFG2 clkout_4 (
	.A(clk16khz_div_0),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h2;
// @6:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_Z)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @6:56
  CFG3 CLK_OUT (
	.A(clkout_Z),
	.B(clk16khz_div_0),
	.C(SYS_CLK),
	.Y(DBUG_HEADER8_c)
);
defparam CLK_OUT.INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_5 */

module CLOCK_DIV_4 (
  clk16khz_div_0,
  DBUG_HEADER6_c,
  SYS_CLK,
  RESET_N_c
)
;
input clk16khz_div_0 ;
output DBUG_HEADER6_c ;
input SYS_CLK ;
input RESET_N_c ;
wire clk16khz_div_0 ;
wire DBUG_HEADER6_c ;
wire SYS_CLK ;
wire RESET_N_c ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_1;
wire VCC ;
wire un5_cntr_cry_3_S_1 ;
wire GND ;
wire clkout_1_sqmuxa_0 ;
wire un5_cntr_cry_2_S_1 ;
wire un5_cntr_cry_1_S_1 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_1 ;
wire un5_cntr_cry_14_S_1 ;
wire un5_cntr_cry_13_S_1 ;
wire un5_cntr_cry_12_S_1 ;
wire un5_cntr_cry_11_S_1 ;
wire un5_cntr_cry_10_S_1 ;
wire un5_cntr_cry_9_S_1 ;
wire un5_cntr_cry_8_S_1 ;
wire un5_cntr_cry_7_S_1 ;
wire un5_cntr_cry_6_S_1 ;
wire un5_cntr_cry_5_S_1 ;
wire un5_cntr_cry_4_S_1 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S ;
wire un1_cntr_cry_3_Y ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S ;
wire un1_cntr_cry_4_Y ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S ;
wire un1_cntr_cry_5_Y ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S ;
wire un1_cntr_cry_6_Y ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S ;
wire un1_cntr_cry_7_Y ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S ;
wire un1_cntr_cry_8_Y ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S ;
wire un1_cntr_cry_9_Y ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S ;
wire un1_cntr_cry_10_Y ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S ;
wire un1_cntr_cry_11_Y ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S ;
wire un1_cntr_cry_12_Y ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S ;
wire un1_cntr_cry_13_Y ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S ;
wire un1_cntr_cry_14_Y ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S ;
wire un1_cntr_cry_15_Y ;
wire un5_cntr_s_1_340_FCO ;
wire un5_cntr_s_1_340_S ;
wire un5_cntr_s_1_340_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_1 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_1 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_1 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_1 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_1 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_1 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_1 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_1 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_1 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_1 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_1 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_1 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_1 ;
wire un5_cntr_s_15_FCO_1 ;
wire un5_cntr_s_15_Y_1 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_1 ;
wire CLK_OUT_Z ;
// @6:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_1[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @6:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(cntr_4_fast_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_s_15_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_13_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_12_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_9_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_8_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_7_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_5_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un5_cntr_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @6:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S),
	.Y(un1_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S),
	.Y(un1_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S),
	.Y(un1_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S),
	.Y(un1_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S),
	.Y(un1_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S),
	.Y(un1_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S),
	.Y(un1_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S),
	.Y(un1_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S),
	.Y(un1_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S),
	.Y(un1_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @6:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S),
	.Y(un1_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S),
	.Y(un1_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @6:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S),
	.Y(un1_cntr_cry_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @6:48
  ARI1 un5_cntr_s_1_340 (
	.FCO(un5_cntr_s_1_340_FCO),
	.S(un5_cntr_s_1_340_S),
	.Y(un5_cntr_s_1_340_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_340.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_1),
	.Y(un5_cntr_cry_1_Y_1),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_340_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_1),
	.Y(un5_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_1),
	.Y(un5_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_1),
	.Y(un5_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_1),
	.Y(un5_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_1),
	.Y(un5_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_1),
	.Y(un5_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_1),
	.Y(un5_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_1),
	.Y(un5_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_1),
	.Y(un5_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_1),
	.Y(un5_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_1),
	.Y(un5_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_1),
	.Y(un5_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_1),
	.S(un5_cntr_s_15_S_1),
	.Y(un5_cntr_s_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_1),
	.Y(un5_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @6:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @6:38
  CFG2 clkout_4 (
	.A(clk16khz_div_0),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h2;
// @6:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_0)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @6:56
  CFG3 CLK_OUT (
	.A(clkout_Z),
	.B(clk16khz_div_0),
	.C(SYS_CLK),
	.Y(CLK_OUT_Z)
);
defparam CLK_OUT.INIT=8'hB8;
// @7:93
  CLKINT CLK_OUT_RNIP6F97 (
	.Y(DBUG_HEADER6_c),
	.A(CLK_OUT_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_4 */

module ClkGen (
  CLK_GEN_IN_m_c_0,
  CLK_GEN_DO_2_iv_0_0,
  OPB_ADDR,
  clk16khz_div_0,
  DBUG_HEADER6_c,
  DBUG_HEADER8_c,
  un10_CLK_GEN_DO_i,
  un30_CLK_GEN_DO_i,
  un10_CLK_GEN_DO_0_a2_3_a2_0_0_1z,
  CLK_GEN_DO_1,
  un20_CLK_GEN_DO_i,
  un40_CLK_GEN_DO_i,
  CLOCK_RE,
  OPB_ADDR_0_rep1,
  N_153,
  CLK_m4_e_1_0,
  CLK_m4_e_2,
  N_158,
  N_154,
  SYS_CLK,
  RESET_N_c
)
;
output CLK_GEN_IN_m_c_0 ;
output CLK_GEN_DO_2_iv_0_0 ;
input [31:1] OPB_ADDR ;
output clk16khz_div_0 ;
output DBUG_HEADER6_c ;
output DBUG_HEADER8_c ;
output un10_CLK_GEN_DO_i ;
output un30_CLK_GEN_DO_i ;
output un10_CLK_GEN_DO_0_a2_3_a2_0_0_1z ;
output CLK_GEN_DO_1 ;
output un20_CLK_GEN_DO_i ;
output un40_CLK_GEN_DO_i ;
input CLOCK_RE ;
input OPB_ADDR_0_rep1 ;
output N_153 ;
input CLK_m4_e_1_0 ;
input CLK_m4_e_2 ;
output N_158 ;
input N_154 ;
input SYS_CLK ;
input RESET_N_c ;
wire CLK_GEN_IN_m_c_0 ;
wire CLK_GEN_DO_2_iv_0_0 ;
wire clk16khz_div_0 ;
wire DBUG_HEADER6_c ;
wire DBUG_HEADER8_c ;
wire un10_CLK_GEN_DO_i ;
wire un30_CLK_GEN_DO_i ;
wire un10_CLK_GEN_DO_0_a2_3_a2_0_0_1z ;
wire CLK_GEN_DO_1 ;
wire un20_CLK_GEN_DO_i ;
wire un40_CLK_GEN_DO_i ;
wire CLOCK_RE ;
wire OPB_ADDR_0_rep1 ;
wire N_153 ;
wire CLK_m4_e_1_0 ;
wire CLK_m4_e_2 ;
wire N_158 ;
wire N_154 ;
wire SYS_CLK ;
wire RESET_N_c ;
wire GND ;
wire VCC ;
wire CLK_GEN_DO_1_0_a2_4_a2_1_7_Z ;
wire CLK_GEN_DO_1_0_a2_4_a2_1_6_Z ;
wire CLK_GEN_DO_1_0_a2_4_a2_1_8_Z ;
wire CLK_m4_e_1_Z ;
wire g0_0_2_Z ;
wire CLK_m4_e_3 ;
wire g0_12_Z ;
wire g0_12_0 ;
wire g0_11_1 ;
wire g0_10_1 ;
wire g0_9_Z ;
wire g0_8_0 ;
wire g0_13_0 ;
wire g0_16_Z ;
wire g0_0_0_Z ;
wire g0_2_Z ;
wire g0_11_Z ;
wire g0_10_Z ;
wire g0_8_Z ;
wire g0_13_Z ;
wire g0_14_Z ;
wire CLK_GEN_DO_1_0_a2_4_a2_0_Z ;
wire un30_CLK_GEN_DO_0_a2_0_a2_0_Z ;
wire un30_m4_e_1 ;
wire CLK_GEN_DO_1_0_a2_4_a2_1_9_Z ;
wire N_457 ;
wire N_524 ;
wire N_523 ;
wire N_522 ;
wire N_521 ;
wire N_520 ;
wire N_519 ;
wire N_518 ;
wire N_517 ;
wire N_516 ;
wire N_515 ;
wire N_514 ;
wire N_513 ;
wire N_512 ;
wire N_511 ;
wire N_510 ;
// @7:152
  SLE \clk16khz_div[3]  (
	.Q(clk16khz_div_0),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(GND),
	.EN(GND),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:142
  CFG4 CLK_GEN_DO_1_0_a2_4_a2_1 (
	.A(CLK_GEN_DO_1_0_a2_4_a2_1_7_Z),
	.B(CLK_GEN_DO_1_0_a2_4_a2_1_6_Z),
	.C(N_154),
	.D(CLK_GEN_DO_1_0_a2_4_a2_1_8_Z),
	.Y(N_158)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_1.INIT=16'h8000;
// @7:142
  CFG4 CLK_m4_e_1 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[4]),
	.C(OPB_ADDR[6]),
	.D(OPB_ADDR[7]),
	.Y(CLK_m4_e_1_Z)
);
defparam CLK_m4_e_1.INIT=16'h0001;
// @7:142
  CFG4 CLK_m4_e (
	.A(CLK_m4_e_2),
	.B(CLK_m4_e_1_0),
	.C(g0_0_2_Z),
	.D(CLK_m4_e_1_Z),
	.Y(N_153)
);
defparam CLK_m4_e.INIT=16'h8000;
  CFG3 g0_21 (
	.A(CLK_m4_e_3),
	.B(OPB_ADDR[18]),
	.C(g0_12_Z),
	.Y(g0_12_0)
);
defparam g0_21.INIT=8'h20;
  CFG4 g0_20 (
	.A(OPB_ADDR[5]),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR[14]),
	.D(OPB_ADDR[15]),
	.Y(g0_11_1)
);
defparam g0_20.INIT=16'h0001;
  CFG4 g0_19 (
	.A(OPB_ADDR[29]),
	.B(OPB_ADDR[27]),
	.C(OPB_ADDR[26]),
	.D(OPB_ADDR[24]),
	.Y(g0_10_1)
);
defparam g0_19.INIT=16'h0001;
  CFG4 g0_17 (
	.A(OPB_ADDR[31]),
	.B(OPB_ADDR[23]),
	.C(OPB_ADDR[21]),
	.D(OPB_ADDR[20]),
	.Y(g0_9_Z)
);
defparam g0_17.INIT=16'h0001;
  CFG3 g0_15 (
	.A(OPB_ADDR_0_rep1),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[2]),
	.Y(g0_8_0)
);
defparam g0_15.INIT=8'h40;
  CFG4 g0_16 (
	.A(g0_8_0),
	.B(g0_10_1),
	.C(g0_9_Z),
	.D(g0_13_0),
	.Y(g0_16_Z)
);
defparam g0_16.INIT=16'h8000;
// @7:149
  CFG4 g0_9 (
	.A(g0_16_Z),
	.B(CLOCK_RE),
	.C(g0_11_1),
	.D(g0_12_0),
	.Y(un40_CLK_GEN_DO_i)
);
defparam g0_9.INIT=16'h8000;
  CFG2 g0_0_2 (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[12]),
	.Y(g0_0_2_Z)
);
defparam g0_0_2.INIT=4'h1;
  CFG2 g0_0_0 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[4]),
	.Y(g0_0_0_Z)
);
defparam g0_0_0.INIT=4'h1;
// @7:142
  CFG4 g0_7 (
	.A(OPB_ADDR[7]),
	.B(OPB_ADDR[6]),
	.C(g0_0_2_Z),
	.D(g0_0_0_Z),
	.Y(CLK_m4_e_3)
);
defparam g0_7.INIT=16'h1000;
  CFG3 g0_5 (
	.A(OPB_ADDR[16]),
	.B(OPB_ADDR[17]),
	.C(CLK_m4_e_1_0),
	.Y(g0_13_0)
);
defparam g0_5.INIT=8'h10;
  CFG4 g0_12 (
	.A(OPB_ADDR[30]),
	.B(OPB_ADDR[28]),
	.C(OPB_ADDR[25]),
	.D(OPB_ADDR[22]),
	.Y(g0_12_Z)
);
defparam g0_12.INIT=16'h0001;
  CFG2 g0_2 (
	.A(OPB_ADDR[21]),
	.B(OPB_ADDR[27]),
	.Y(g0_2_Z)
);
defparam g0_2.INIT=4'h1;
  CFG4 g0_11 (
	.A(OPB_ADDR[30]),
	.B(OPB_ADDR[25]),
	.C(OPB_ADDR[22]),
	.D(OPB_ADDR[16]),
	.Y(g0_11_Z)
);
defparam g0_11.INIT=16'h0001;
  CFG4 g0_10 (
	.A(OPB_ADDR[29]),
	.B(OPB_ADDR[28]),
	.C(OPB_ADDR[26]),
	.D(OPB_ADDR[24]),
	.Y(g0_10_Z)
);
defparam g0_10.INIT=16'h0001;
  CFG3 g0_8 (
	.A(OPB_ADDR_0_rep1),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[23]),
	.Y(g0_8_Z)
);
defparam g0_8.INIT=8'h08;
  CFG4 g0_13 (
	.A(OPB_ADDR[20]),
	.B(OPB_ADDR[31]),
	.C(g0_10_Z),
	.D(g0_2_Z),
	.Y(g0_13_Z)
);
defparam g0_13.INIT=16'h1000;
  CFG4 g0_14 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[18]),
	.C(g0_11_Z),
	.D(g0_8_Z),
	.Y(g0_14_Z)
);
defparam g0_14.INIT=16'h1000;
// @7:144
  CFG4 g0 (
	.A(g0_14_Z),
	.B(g0_13_Z),
	.C(CLOCK_RE),
	.D(N_153),
	.Y(un20_CLK_GEN_DO_i)
);
defparam g0.INIT=16'h8000;
// @7:142
  CFG2 CLK_GEN_DO_1_0_a2_4_a2_0 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR_0_rep1),
	.Y(CLK_GEN_DO_1_0_a2_4_a2_0_Z)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_0.INIT=4'h4;
// @7:145
  CFG3 un30_CLK_GEN_DO_0_a2_0_a2_0 (
	.A(OPB_ADDR_0_rep1),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[2]),
	.Y(un30_CLK_GEN_DO_0_a2_0_a2_0_Z)
);
defparam un30_CLK_GEN_DO_0_a2_0_a2_0.INIT=8'h10;
// @7:142
  CFG4 CLK_GEN_DO_1_0_a2_4_a2_1_8 (
	.A(OPB_ADDR[31]),
	.B(OPB_ADDR[23]),
	.C(OPB_ADDR[21]),
	.D(OPB_ADDR[20]),
	.Y(CLK_GEN_DO_1_0_a2_4_a2_1_8_Z)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_1_8.INIT=16'h0001;
// @7:142
  CFG4 CLK_GEN_DO_1_0_a2_4_a2_1_7 (
	.A(OPB_ADDR[30]),
	.B(OPB_ADDR[28]),
	.C(OPB_ADDR[25]),
	.D(OPB_ADDR[22]),
	.Y(CLK_GEN_DO_1_0_a2_4_a2_1_7_Z)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_1_7.INIT=16'h0001;
// @7:142
  CFG4 CLK_GEN_DO_1_0_a2_4_a2_1_6 (
	.A(OPB_ADDR[29]),
	.B(OPB_ADDR[27]),
	.C(OPB_ADDR[26]),
	.D(OPB_ADDR[24]),
	.Y(CLK_GEN_DO_1_0_a2_4_a2_1_6_Z)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_1_6.INIT=16'h0001;
// @7:145
  CFG4 un30_CLK_GEN_DO_0_a2_0_a2_RNO_0 (
	.A(OPB_ADDR[5]),
	.B(OPB_ADDR[19]),
	.C(OPB_ADDR[14]),
	.D(OPB_ADDR[15]),
	.Y(un30_m4_e_1)
);
defparam un30_CLK_GEN_DO_0_a2_0_a2_RNO_0.INIT=16'h0001;
// @7:142
  CFG2 CLK_GEN_DO_1_0_a2_4_a2_1_9 (
	.A(CLK_GEN_DO_1_0_a2_4_a2_1_6_Z),
	.B(CLK_GEN_DO_1_0_a2_4_a2_1_7_Z),
	.Y(CLK_GEN_DO_1_0_a2_4_a2_1_9_Z)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_1_9.INIT=4'h8;
// @17:257
  CFG4 CLK_GEN_DO_1_0_a2_4_a2_RNIVGHPLA (
	.A(un40_CLK_GEN_DO_i),
	.B(clk16khz_div_0),
	.C(CLK_GEN_DO_1),
	.D(un20_CLK_GEN_DO_i),
	.Y(CLK_GEN_DO_2_iv_0_0)
);
defparam CLK_GEN_DO_1_0_a2_4_a2_RNIVGHPLA.INIT=16'hCCC8;
// @7:145
  CFG3 un30_CLK_GEN_DO_0_a2_0_a2_RNO (
	.A(un30_m4_e_1),
	.B(CLK_m4_e_3),
	.C(CLK_m4_e_1_0),
	.Y(N_457)
);
defparam un30_CLK_GEN_DO_0_a2_0_a2_RNO.INIT=8'h80;
// @5:203
  CFG4 \clk16khz_div_RNI2PFL7C[3]  (
	.A(clk16khz_div_0),
	.B(CLOCK_RE),
	.C(un40_CLK_GEN_DO_i),
	.D(un20_CLK_GEN_DO_i),
	.Y(CLK_GEN_IN_m_c_0)
);
defparam \clk16khz_div_RNI2PFL7C[3] .INIT=16'h8880;
// @7:143
  CFG4 un10_CLK_GEN_DO_0_a2_3_a2_0_0 (
	.A(CLK_GEN_DO_1_0_a2_4_a2_1_9_Z),
	.B(N_154),
	.C(OPB_ADDR[1]),
	.D(CLK_GEN_DO_1_0_a2_4_a2_1_8_Z),
	.Y(un10_CLK_GEN_DO_0_a2_3_a2_0_0_1z)
);
defparam un10_CLK_GEN_DO_0_a2_3_a2_0_0.INIT=16'h8000;
// @7:145
  CFG4 un30_CLK_GEN_DO_0_a2_0_a2 (
	.A(un30_CLK_GEN_DO_0_a2_0_a2_0_Z),
	.B(N_457),
	.C(N_158),
	.D(CLOCK_RE),
	.Y(un30_CLK_GEN_DO_i)
);
defparam un30_CLK_GEN_DO_0_a2_0_a2.INIT=16'h8000;
// @7:143
  CFG4 un10_CLK_GEN_DO_0_a2_3_a2 (
	.A(un10_CLK_GEN_DO_0_a2_3_a2_0_0_1z),
	.B(OPB_ADDR_0_rep1),
	.C(CLOCK_RE),
	.D(N_153),
	.Y(un10_CLK_GEN_DO_i)
);
defparam un10_CLK_GEN_DO_0_a2_3_a2.INIT=16'h2000;
// @7:142
  CFG4 CLK_GEN_DO_1_0_a2_4_a2 (
	.A(CLK_GEN_DO_1_0_a2_4_a2_0_Z),
	.B(N_158),
	.C(N_153),
	.D(CLOCK_RE),
	.Y(CLK_GEN_DO_1)
);
defparam CLK_GEN_DO_1_0_a2_4_a2.INIT=16'h8000;
// @7:86
  CLOCK_DIV_5 pulse20khz_div (
	.clk16khz_div_0(clk16khz_div_0),
	.DBUG_HEADER8_c(DBUG_HEADER8_c),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c)
);
// @7:93
  CLOCK_DIV_4 pulse2khz_div (
	.clk16khz_div_0(clk16khz_div_0),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClkGen */

module TIMER_COUNTER (
  count_data,
  resetb,
  cntr_trig,
  DBUG_HEADER10_c,
  SYS_CLK,
  resetb_arst_i
)
;
output [15:0] count_data ;
input resetb ;
input cntr_trig ;
input DBUG_HEADER10_c ;
input SYS_CLK ;
input resetb_arst_i ;
wire resetb ;
wire cntr_trig ;
wire DBUG_HEADER10_c ;
wire SYS_CLK ;
wire resetb_arst_i ;
wire [15:0] count_s;
wire [0:0] count_cry_cy_S;
wire [0:0] count_cry_cy_Y;
wire [14:0] count_cry;
wire [0:0] count_RNIJ04M9_Y;
wire [1:1] count_RNIKCN6A_Y;
wire [2:2] count_RNIMPANA_Y;
wire [3:3] count_RNIP7U7B_Y;
wire [4:4] count_RNITMHOB_Y;
wire [5:5] count_RNI2759C_Y;
wire [6:6] count_RNI8OOPC_Y;
wire [7:7] count_RNIFACAD_Y;
wire [8:8] count_RNINTVQD_Y;
wire [9:9] count_RNI0IJBE_Y;
wire [10:10] count_RNIHJHFF_Y;
wire [11:11] count_RNI3MFJG_Y;
wire [12:12] count_RNIMPDNH_Y;
wire [13:13] count_RNIAUBRI_Y;
wire [15:15] count_RNO_FCO;
wire [15:15] count_RNO_Y;
wire [14:14] count_RNIV3AVJ_Y;
wire VCC ;
wire GND ;
wire count_cry_cy ;
// @8:42
  SLE \count[15]  (
	.Q(count_data[15]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[15]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[14]  (
	.Q(count_data[14]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[14]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[13]  (
	.Q(count_data[13]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[13]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[12]  (
	.Q(count_data[12]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[12]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[11]  (
	.Q(count_data[11]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[11]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[10]  (
	.Q(count_data[10]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[10]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[9]  (
	.Q(count_data[9]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[9]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[8]  (
	.Q(count_data[8]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[8]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[7]  (
	.Q(count_data[7]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[7]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[6]  (
	.Q(count_data[6]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[6]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[5]  (
	.Q(count_data[5]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[5]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[4]  (
	.Q(count_data[4]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[4]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[3]  (
	.Q(count_data[3]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[3]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[2]  (
	.Q(count_data[2]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[2]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[1]  (
	.Q(count_data[1]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[1]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:42
  SLE \count[0]  (
	.Q(count_data[0]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(SYS_CLK),
	.D(count_s[0]),
	.EN(DBUG_HEADER10_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:50
  ARI1 \count_cry_cy[0]  (
	.FCO(count_cry_cy),
	.S(count_cry_cy_S[0]),
	.Y(count_cry_cy_Y[0]),
	.B(cntr_trig),
	.C(resetb),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \count_cry_cy[0] .INIT=20'h42200;
// @9:50
  ARI1 \count_RNIJ04M9[0]  (
	.FCO(count_cry[0]),
	.S(count_s[0]),
	.Y(count_RNIJ04M9_Y[0]),
	.B(count_data[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_cy)
);
defparam \count_RNIJ04M9[0] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIKCN6A[1]  (
	.FCO(count_cry[1]),
	.S(count_s[1]),
	.Y(count_RNIKCN6A_Y[1]),
	.B(count_data[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[0])
);
defparam \count_RNIKCN6A[1] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIMPANA[2]  (
	.FCO(count_cry[2]),
	.S(count_s[2]),
	.Y(count_RNIMPANA_Y[2]),
	.B(count_data[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[1])
);
defparam \count_RNIMPANA[2] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIP7U7B[3]  (
	.FCO(count_cry[3]),
	.S(count_s[3]),
	.Y(count_RNIP7U7B_Y[3]),
	.B(count_data[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[2])
);
defparam \count_RNIP7U7B[3] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNITMHOB[4]  (
	.FCO(count_cry[4]),
	.S(count_s[4]),
	.Y(count_RNITMHOB_Y[4]),
	.B(count_data[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[3])
);
defparam \count_RNITMHOB[4] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNI2759C[5]  (
	.FCO(count_cry[5]),
	.S(count_s[5]),
	.Y(count_RNI2759C_Y[5]),
	.B(count_data[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[4])
);
defparam \count_RNI2759C[5] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNI8OOPC[6]  (
	.FCO(count_cry[6]),
	.S(count_s[6]),
	.Y(count_RNI8OOPC_Y[6]),
	.B(count_data[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[5])
);
defparam \count_RNI8OOPC[6] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIFACAD[7]  (
	.FCO(count_cry[7]),
	.S(count_s[7]),
	.Y(count_RNIFACAD_Y[7]),
	.B(count_data[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[6])
);
defparam \count_RNIFACAD[7] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNINTVQD[8]  (
	.FCO(count_cry[8]),
	.S(count_s[8]),
	.Y(count_RNINTVQD_Y[8]),
	.B(count_data[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[7])
);
defparam \count_RNINTVQD[8] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNI0IJBE[9]  (
	.FCO(count_cry[9]),
	.S(count_s[9]),
	.Y(count_RNI0IJBE_Y[9]),
	.B(count_data[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[8])
);
defparam \count_RNI0IJBE[9] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIHJHFF[10]  (
	.FCO(count_cry[10]),
	.S(count_s[10]),
	.Y(count_RNIHJHFF_Y[10]),
	.B(count_data[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[9])
);
defparam \count_RNIHJHFF[10] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNI3MFJG[11]  (
	.FCO(count_cry[11]),
	.S(count_s[11]),
	.Y(count_RNI3MFJG_Y[11]),
	.B(count_data[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[10])
);
defparam \count_RNI3MFJG[11] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIMPDNH[12]  (
	.FCO(count_cry[12]),
	.S(count_s[12]),
	.Y(count_RNIMPDNH_Y[12]),
	.B(count_data[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[11])
);
defparam \count_RNIMPDNH[12] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIAUBRI[13]  (
	.FCO(count_cry[13]),
	.S(count_s[13]),
	.Y(count_RNIAUBRI_Y[13]),
	.B(count_data[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[12])
);
defparam \count_RNIAUBRI[13] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNO[15]  (
	.FCO(count_RNO_FCO[15]),
	.S(count_s[15]),
	.Y(count_RNO_Y[15]),
	.B(count_data[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[14])
);
defparam \count_RNO[15] .INIT=20'h4AA00;
// @9:50
  ARI1 \count_RNIV3AVJ[14]  (
	.FCO(count_cry[14]),
	.S(count_s[14]),
	.Y(count_RNIV3AVJ_Y[14]),
	.B(count_data[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry[13])
);
defparam \count_RNIV3AVJ[14] .INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TIMER_COUNTER */

module OSCILLATOR_COUNTER (
  OPB_ADDR_0,
  OPB_ADDR_17,
  OPB_ADDR_16,
  OPB_ADDR_19,
  OPB_ADDR_18,
  OPB_ADDR_2,
  OPB_ADDR_5,
  OPB_ADDR_1,
  OSC_CT_IN,
  OPB_DO,
  un9_COUNTER_RE_i,
  OPB_RE,
  un10_CLK_GEN_DO_0_a2_3_a2_0_0,
  N_153,
  N_158,
  ILIM_DAC_RE,
  GANT_MOT_RE,
  CLOCK_RE_0_a2_0_a2_0_0,
  CLK_m4_e_1_0,
  N_149,
  N_166,
  N_42,
  OPB_RE_rep1,
  OPB_ADDR_18_rep1,
  SYS_CLK,
  DBUG_HEADER10_c,
  RESET_N_c
)
;
input OPB_ADDR_0 ;
input OPB_ADDR_17 ;
input OPB_ADDR_16 ;
input OPB_ADDR_19 ;
input OPB_ADDR_18 ;
input OPB_ADDR_2 ;
input OPB_ADDR_5 ;
input OPB_ADDR_1 ;
output [15:0] OSC_CT_IN ;
input [15:0] OPB_DO ;
input un9_COUNTER_RE_i ;
input OPB_RE ;
input un10_CLK_GEN_DO_0_a2_3_a2_0_0 ;
input N_153 ;
input N_158 ;
output ILIM_DAC_RE ;
output GANT_MOT_RE ;
input CLOCK_RE_0_a2_0_a2_0_0 ;
input CLK_m4_e_1_0 ;
input N_149 ;
input N_166 ;
input N_42 ;
input OPB_RE_rep1 ;
input OPB_ADDR_18_rep1 ;
input SYS_CLK ;
input DBUG_HEADER10_c ;
input RESET_N_c ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_17 ;
wire OPB_ADDR_16 ;
wire OPB_ADDR_19 ;
wire OPB_ADDR_18 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_5 ;
wire OPB_ADDR_1 ;
wire un9_COUNTER_RE_i ;
wire OPB_RE ;
wire un10_CLK_GEN_DO_0_a2_3_a2_0_0 ;
wire N_153 ;
wire N_158 ;
wire ILIM_DAC_RE ;
wire GANT_MOT_RE ;
wire CLOCK_RE_0_a2_0_a2_0_0 ;
wire CLK_m4_e_1_0 ;
wire N_149 ;
wire N_166 ;
wire N_42 ;
wire OPB_RE_rep1 ;
wire OPB_ADDR_18_rep1 ;
wire SYS_CLK ;
wire DBUG_HEADER10_c ;
wire RESET_N_c ;
wire [15:0] sp_Z;
wire [15:0] OSC_CT_DO_4_Z;
wire [15:0] count_data;
wire resetb_Z ;
wire resetb_arst_i ;
wire cntr_trig_Z ;
wire VCC ;
wire startb_Z ;
wire GND ;
wire sp_1_sqmuxa ;
wire resetb_4_Z ;
wire N_23 ;
wire startb_4_Z ;
wire N_27 ;
wire un1_OSC_CT_DO10_0_a2_1_a2_Z ;
wire m41_0_a2_2_Z ;
wire N_449 ;
wire m36_0_a2_2_Z ;
wire m41_0_a2_3_Z ;
wire un1_startb16_i_0_0_a2_0_0_Z ;
  CFG1 resetb_RNI6U2B1 (
	.A(resetb_Z),
	.Y(resetb_arst_i)
);
defparam resetb_RNI6U2B1.INIT=2'h1;
// @9:62
  SLE cntr_trig (
	.Q(cntr_trig_Z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER10_c),
	.D(startb_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[1]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[0]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE resetb (
	.Q(resetb_Z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(resetb_4_Z),
	.EN(N_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE startb (
	.Q(startb_Z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(startb_4_Z),
	.EN(N_27),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[15]  (
	.Q(sp_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[15]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[14]  (
	.Q(sp_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[14]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[13]  (
	.Q(sp_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[13]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[12]  (
	.Q(sp_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[12]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[11]  (
	.Q(sp_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[11]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[10]  (
	.Q(sp_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[10]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[9]  (
	.Q(sp_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[9]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[8]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[7]  (
	.Q(sp_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[7]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[6]  (
	.Q(sp_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[6]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[5]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[4]  (
	.Q(sp_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[4]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[3]  (
	.Q(sp_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[3]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:90
  SLE \sp[2]  (
	.Q(sp_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO[2]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[5]  (
	.Q(OSC_CT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[5]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[4]  (
	.Q(OSC_CT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[4]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[3]  (
	.Q(OSC_CT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[3]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[2]  (
	.Q(OSC_CT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[2]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[1]  (
	.Q(OSC_CT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[1]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[0]  (
	.Q(OSC_CT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[0]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[15]  (
	.Q(OSC_CT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[15]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[14]  (
	.Q(OSC_CT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[14]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[13]  (
	.Q(OSC_CT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[13]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[12]  (
	.Q(OSC_CT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[12]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[11]  (
	.Q(OSC_CT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[11]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[10]  (
	.Q(OSC_CT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[10]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[9]  (
	.Q(OSC_CT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[9]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[8]  (
	.Q(OSC_CT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[8]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[7]  (
	.Q(OSC_CT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[7]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:75
  SLE \OSC_CT_DO_1[6]  (
	.Q(OSC_CT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OSC_CT_DO_4_Z[6]),
	.EN(un1_OSC_CT_DO10_0_a2_1_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:76
  CFG3 \OSC_CT_DO_4[0]  (
	.A(sp_Z[0]),
	.B(count_data[0]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[0])
);
defparam \OSC_CT_DO_4[0] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[1]  (
	.A(sp_Z[1]),
	.B(count_data[1]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[1])
);
defparam \OSC_CT_DO_4[1] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[2]  (
	.A(sp_Z[2]),
	.B(count_data[2]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[2])
);
defparam \OSC_CT_DO_4[2] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[3]  (
	.A(sp_Z[3]),
	.B(count_data[3]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[3])
);
defparam \OSC_CT_DO_4[3] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[6]  (
	.A(sp_Z[6]),
	.B(count_data[6]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[6])
);
defparam \OSC_CT_DO_4[6] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[9]  (
	.A(sp_Z[9]),
	.B(count_data[9]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[9])
);
defparam \OSC_CT_DO_4[9] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[11]  (
	.A(sp_Z[11]),
	.B(count_data[11]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[11])
);
defparam \OSC_CT_DO_4[11] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[12]  (
	.A(sp_Z[12]),
	.B(count_data[12]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[12])
);
defparam \OSC_CT_DO_4[12] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[13]  (
	.A(sp_Z[13]),
	.B(count_data[13]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[13])
);
defparam \OSC_CT_DO_4[13] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[14]  (
	.A(sp_Z[14]),
	.B(count_data[14]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[14])
);
defparam \OSC_CT_DO_4[14] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[15]  (
	.A(sp_Z[15]),
	.B(count_data[15]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[15])
);
defparam \OSC_CT_DO_4[15] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[10]  (
	.A(sp_Z[10]),
	.B(count_data[10]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[10])
);
defparam \OSC_CT_DO_4[10] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[8]  (
	.A(sp_Z[8]),
	.B(count_data[8]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[8])
);
defparam \OSC_CT_DO_4[8] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[5]  (
	.A(sp_Z[5]),
	.B(count_data[5]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[5])
);
defparam \OSC_CT_DO_4[5] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[4]  (
	.A(sp_Z[4]),
	.B(count_data[4]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[4])
);
defparam \OSC_CT_DO_4[4] .INIT=8'hAC;
// @9:76
  CFG3 \OSC_CT_DO_4[7]  (
	.A(sp_Z[7]),
	.B(count_data[7]),
	.C(OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[7])
);
defparam \OSC_CT_DO_4[7] .INIT=8'hAC;
  CFG4 m41_0_a2_2 (
	.A(OPB_ADDR_18_rep1),
	.B(OPB_RE_rep1),
	.C(OPB_ADDR_17),
	.D(OPB_ADDR_16),
	.Y(m41_0_a2_2_Z)
);
defparam m41_0_a2_2.INIT=16'h0400;
// @9:91
  CFG2 resetb_4 (
	.A(N_42),
	.B(OPB_DO[1]),
	.Y(resetb_4_Z)
);
defparam resetb_4.INIT=4'h4;
// @9:91
  CFG2 startb_4 (
	.A(N_42),
	.B(OPB_DO[0]),
	.Y(startb_4_Z)
);
defparam startb_4.INIT=4'h4;
// @9:91
  CFG3 un1_startb16_i_0_0_o3 (
	.A(resetb_Z),
	.B(cntr_trig_Z),
	.C(startb_Z),
	.Y(N_449)
);
defparam un1_startb16_i_0_0_o3.INIT=8'hE2;
  CFG4 m36_0_a2_2 (
	.A(OPB_ADDR_19),
	.B(OPB_ADDR_18),
	.C(N_166),
	.D(OPB_ADDR_17),
	.Y(m36_0_a2_2_Z)
);
defparam m36_0_a2_2.INIT=16'h0040;
  CFG4 m41_0_a2_3 (
	.A(N_149),
	.B(m41_0_a2_2_Z),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_19),
	.Y(m41_0_a2_3_Z)
);
defparam m41_0_a2_3.INIT=16'h0800;
  CFG4 m41_0_a2 (
	.A(CLK_m4_e_1_0),
	.B(CLOCK_RE_0_a2_0_a2_0_0),
	.C(OPB_ADDR_5),
	.D(m41_0_a2_3_Z),
	.Y(GANT_MOT_RE)
);
defparam m41_0_a2.INIT=16'h0800;
  CFG4 m36_0_a2 (
	.A(CLK_m4_e_1_0),
	.B(CLOCK_RE_0_a2_0_a2_0_0),
	.C(OPB_ADDR_5),
	.D(m36_0_a2_2_Z),
	.Y(ILIM_DAC_RE)
);
defparam m36_0_a2.INIT=16'h0800;
// @9:91
  CFG4 un1_startb16_i_0_0_a2_0_0 (
	.A(OPB_ADDR_1),
	.B(OPB_ADDR_0),
	.C(N_158),
	.D(N_153),
	.Y(un1_startb16_i_0_0_a2_0_0_Z)
);
defparam un1_startb16_i_0_0_a2_0_0.INIT=16'h1000;
// @9:79
  CFG4 un1_OSC_CT_DO10_0_a2_1_a2 (
	.A(un10_CLK_GEN_DO_0_a2_3_a2_0_0),
	.B(OPB_RE),
	.C(un9_COUNTER_RE_i),
	.D(N_153),
	.Y(un1_OSC_CT_DO10_0_a2_1_a2_Z)
);
defparam un1_OSC_CT_DO10_0_a2_1_a2.INIT=16'h8000;
// @9:55
  CFG4 sp_1_sqmuxa_0_a2_0_a2 (
	.A(un10_CLK_GEN_DO_0_a2_3_a2_0_0),
	.B(OPB_ADDR_0),
	.C(N_42),
	.D(N_153),
	.Y(sp_1_sqmuxa)
);
defparam sp_1_sqmuxa_0_a2_0_a2.INIT=16'h0800;
// @9:91
  CFG3 un1_startb16_i_0_0 (
	.A(un1_startb16_i_0_0_a2_0_0_Z),
	.B(N_42),
	.C(N_449),
	.Y(N_27)
);
defparam un1_startb16_i_0_0.INIT=8'hE2;
// @9:91
  CFG4 un1_startb14_i_0_0 (
	.A(un1_startb16_i_0_0_a2_0_0_Z),
	.B(N_42),
	.C(cntr_trig_Z),
	.D(resetb_Z),
	.Y(N_23)
);
defparam un1_startb14_i_0_0.INIT=16'h2E22;
// @9:55
  TIMER_COUNTER counter (
	.count_data(count_data[15:0]),
	.resetb(resetb_Z),
	.cntr_trig(cntr_trig_Z),
	.DBUG_HEADER10_c(DBUG_HEADER10_c),
	.SYS_CLK(SYS_CLK),
	.resetb_arst_i(resetb_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSCILLATOR_COUNTER */

module SCRATCH_PAD_REGISTER (
  OPB_ADDR_17,
  OPB_ADDR_16,
  OPB_ADDR_0,
  OPB_ADDR_15,
  SP_IN,
  OPB_DO,
  OPB_WE,
  N_153,
  SP1_RE,
  OPB_ADDR_0_rep1,
  N_21_2,
  SYS_CLK,
  SP1_WE,
  SYS_CLK_i,
  RESET_N_c
)
;
input OPB_ADDR_17 ;
input OPB_ADDR_16 ;
input OPB_ADDR_0 ;
input OPB_ADDR_15 ;
output [15:0] SP_IN ;
input [15:0] OPB_DO ;
input OPB_WE ;
input N_153 ;
input SP1_RE ;
input OPB_ADDR_0_rep1 ;
input N_21_2 ;
input SYS_CLK ;
input SP1_WE ;
input SYS_CLK_i ;
input RESET_N_c ;
wire OPB_ADDR_17 ;
wire OPB_ADDR_16 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_15 ;
wire OPB_WE ;
wire N_153 ;
wire SP1_RE ;
wire OPB_ADDR_0_rep1 ;
wire N_21_2 ;
wire SYS_CLK ;
wire SP1_WE ;
wire SYS_CLK_i ;
wire RESET_N_c ;
wire [15:0] dev_sp1_Z;
wire [15:0] dev_sp2_Z;
wire [15:0] SP_DO_4_Z;
wire VCC ;
wire GND ;
wire dev_sp14 ;
wire dev_sp14_0_a2_0_a2_2_0 ;
// @10:39
  SLE \dev_sp1[0]  (
	.Q(dev_sp1_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[0]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[15]  (
	.Q(dev_sp1_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[15]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[14]  (
	.Q(dev_sp1_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[14]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[13]  (
	.Q(dev_sp1_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[13]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[12]  (
	.Q(dev_sp1_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[12]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[11]  (
	.Q(dev_sp1_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[11]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[10]  (
	.Q(dev_sp1_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[10]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[9]  (
	.Q(dev_sp1_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[9]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[8]  (
	.Q(dev_sp1_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[8]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[7]  (
	.Q(dev_sp1_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[7]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[6]  (
	.Q(dev_sp1_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[6]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[5]  (
	.Q(dev_sp1_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[5]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[4]  (
	.Q(dev_sp1_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[4]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[3]  (
	.Q(dev_sp1_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[3]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[2]  (
	.Q(dev_sp1_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[2]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp1[1]  (
	.Q(dev_sp1_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[1]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[14]  (
	.Q(dev_sp2_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[14]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[13]  (
	.Q(dev_sp2_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[13]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[12]  (
	.Q(dev_sp2_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[12]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[11]  (
	.Q(dev_sp2_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[11]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[10]  (
	.Q(dev_sp2_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[10]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[9]  (
	.Q(dev_sp2_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[9]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[8]  (
	.Q(dev_sp2_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[8]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[7]  (
	.Q(dev_sp2_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[7]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[6]  (
	.Q(dev_sp2_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[6]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[5]  (
	.Q(dev_sp2_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[5]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[4]  (
	.Q(dev_sp2_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[4]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[3]  (
	.Q(dev_sp2_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[3]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[2]  (
	.Q(dev_sp2_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[2]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[1]  (
	.Q(dev_sp2_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[1]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[0]  (
	.Q(dev_sp2_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[0]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:39
  SLE \dev_sp2[15]  (
	.Q(dev_sp2_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK_i),
	.D(OPB_DO[15]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[14]  (
	.Q(SP_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[14]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[13]  (
	.Q(SP_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[13]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[12]  (
	.Q(SP_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[12]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[11]  (
	.Q(SP_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[11]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[10]  (
	.Q(SP_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[10]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[9]  (
	.Q(SP_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[9]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[8]  (
	.Q(SP_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[8]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[7]  (
	.Q(SP_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[7]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[6]  (
	.Q(SP_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[6]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[5]  (
	.Q(SP_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[5]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[4]  (
	.Q(SP_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[4]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[3]  (
	.Q(SP_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[3]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[2]  (
	.Q(SP_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[2]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[1]  (
	.Q(SP_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[1]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[0]  (
	.Q(SP_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[0]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  SLE \SP_DO_1[15]  (
	.Q(SP_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(SP_DO_4_Z[15]),
	.EN(N_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:25
  CFG4 dev_sp14_0_a2_0_a2_RNO (
	.A(OPB_ADDR_17),
	.B(OPB_ADDR_0_rep1),
	.C(OPB_ADDR_16),
	.D(OPB_ADDR_0),
	.Y(dev_sp14_0_a2_0_a2_2_0)
);
defparam dev_sp14_0_a2_0_a2_RNO.INIT=16'h0010;
// @10:54
  CFG3 \SP_DO_4[15]  (
	.A(dev_sp2_Z[15]),
	.B(dev_sp1_Z[15]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[15])
);
defparam \SP_DO_4[15] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[14]  (
	.A(dev_sp2_Z[14]),
	.B(dev_sp1_Z[14]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[14])
);
defparam \SP_DO_4[14] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[13]  (
	.A(dev_sp2_Z[13]),
	.B(dev_sp1_Z[13]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[13])
);
defparam \SP_DO_4[13] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[12]  (
	.A(dev_sp2_Z[12]),
	.B(dev_sp1_Z[12]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[12])
);
defparam \SP_DO_4[12] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[11]  (
	.A(dev_sp2_Z[11]),
	.B(dev_sp1_Z[11]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[11])
);
defparam \SP_DO_4[11] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[10]  (
	.A(dev_sp2_Z[10]),
	.B(dev_sp1_Z[10]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[10])
);
defparam \SP_DO_4[10] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[9]  (
	.A(dev_sp2_Z[9]),
	.B(dev_sp1_Z[9]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[9])
);
defparam \SP_DO_4[9] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[8]  (
	.A(dev_sp2_Z[8]),
	.B(dev_sp1_Z[8]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[8])
);
defparam \SP_DO_4[8] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[7]  (
	.A(dev_sp2_Z[7]),
	.B(dev_sp1_Z[7]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[7])
);
defparam \SP_DO_4[7] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[6]  (
	.A(dev_sp2_Z[6]),
	.B(dev_sp1_Z[6]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[6])
);
defparam \SP_DO_4[6] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[5]  (
	.A(dev_sp2_Z[5]),
	.B(dev_sp1_Z[5]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[5])
);
defparam \SP_DO_4[5] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[4]  (
	.A(dev_sp2_Z[4]),
	.B(dev_sp1_Z[4]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[4])
);
defparam \SP_DO_4[4] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[3]  (
	.A(dev_sp2_Z[3]),
	.B(dev_sp1_Z[3]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[3])
);
defparam \SP_DO_4[3] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[2]  (
	.A(dev_sp2_Z[2]),
	.B(dev_sp1_Z[2]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[2])
);
defparam \SP_DO_4[2] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[1]  (
	.A(dev_sp2_Z[1]),
	.B(dev_sp1_Z[1]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[1])
);
defparam \SP_DO_4[1] .INIT=8'hCA;
// @10:54
  CFG3 \SP_DO_4[0]  (
	.A(dev_sp2_Z[0]),
	.B(dev_sp1_Z[0]),
	.C(SP1_RE),
	.Y(SP_DO_4_Z[0])
);
defparam \SP_DO_4[0] .INIT=8'hCA;
// @10:25
  CFG4 dev_sp14_0_a2_0_a2 (
	.A(dev_sp14_0_a2_0_a2_2_0),
	.B(N_153),
	.C(OPB_ADDR_15),
	.D(OPB_WE),
	.Y(dev_sp14)
);
defparam dev_sp14_0_a2_0_a2.INIT=16'h0800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SCRATCH_PAD_REGISTER */

module afifo_8s_4s_8s_4s_1 (
  state,
  rx_fifo_data,
  DATA_STREAM_OUT,
  N_331,
  DATA_STREAM_OUT_ACK,
  DATA_STREAM_OUT_STB,
  rx_fifo_full,
  SYS_CLK,
  RESET_N_c,
  rx_fifo_empty
)
;
input [2:0] state ;
output [7:0] rx_fifo_data ;
input [7:0] DATA_STREAM_OUT ;
input N_331 ;
input DATA_STREAM_OUT_ACK ;
input DATA_STREAM_OUT_STB ;
output rx_fifo_full ;
input SYS_CLK ;
input RESET_N_c ;
output rx_fifo_empty ;
wire N_331 ;
wire DATA_STREAM_OUT_ACK ;
wire DATA_STREAM_OUT_STB ;
wire rx_fifo_full ;
wire SYS_CLK ;
wire RESET_N_c ;
wire rx_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [4:0] rbin_Z;
wire [4:0] wbin_Z;
wire [4:0] wbinnext;
wire [3:0] wgray_Z;
wire [3:1] rgraynext;
wire [3:0] wgraynext;
wire [11:8] mem_mem_0_0_R_DATA;
wire [3:3] rgraynext_1_i_o3_0_x2_0_o2_1_2_Z;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire wfull_next_NE_i ;
wire N_457_i_i ;
wire N_554_i ;
wire N_530_i ;
wire N_468_i_i ;
wire N_464_i_i ;
wire N_459_i_i ;
wire un2_wbinnext_Z ;
wire CO1 ;
wire wfull_next_NE_i_1 ;
wire wfull_next_NE_0_Z ;
wire N_411 ;
wire N_541 ;
wire rempty_next_NE_0_Z ;
wire rempty_next_NE_1_Z ;
wire rempty_next_2 ;
wire NC0 ;
// @11:199
  SLE o_rempty (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(rx_fifo_full),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_457_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbinnext[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbinnext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbinnext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbinnext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbinnext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_554_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[4]  (
	.Q(rbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_530_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[3]  (
	.Q(rbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_468_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_464_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_459_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(SYS_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(un2_wbinnext_Z),
	.W_DATA({GND, GND, GND, GND, DATA_STREAM_OUT[7:0]}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA({mem_mem_0_0_R_DATA[11:8], rx_fifo_data[7:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%16%8%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:121
  CFG4 \wgraynext_0_a2[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(CO1),
	.D(wbinnext[2]),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2[2] .INIT=16'h956A;
// @11:121
  CFG4 \wgraynext_1_i_o3[2]  (
	.A(wbin_Z[2]),
	.B(un2_wbinnext_Z),
	.C(wbin_Z[0]),
	.D(wbin_Z[1]),
	.Y(wbinnext[2])
);
defparam \wgraynext_1_i_o3[2] .INIT=16'h6AAA;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wgraynext[3]),
	.B(wfull_next_NE_i_1),
	.C(wq2_rgray_Z[3]),
	.D(wfull_next_NE_0_Z),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h0048;
// @11:141
  CFG4 o_wfull_RNO_0 (
	.A(wq2_rgray_Z[4]),
	.B(wq2_rgray_Z[2]),
	.C(wgraynext[2]),
	.D(wbinnext[4]),
	.Y(wfull_next_NE_i_1)
);
defparam o_wfull_RNO_0.INIT=16'h4182;
// @11:186
  CFG2 \rbin_RNO[2]  (
	.A(N_411),
	.B(rbin_Z[2]),
	.Y(N_464_i_i)
);
defparam \rbin_RNO[2] .INIT=4'h9;
// @11:180
  CFG4 \rgraynext_1_i_o3_0_x2_0_o2_1_2[3]  (
	.A(rx_fifo_empty),
	.B(rbin_Z[2]),
	.C(rbin_Z[1]),
	.D(rbin_Z[0]),
	.Y(rgraynext_1_i_o3_0_x2_0_o2_1_2_Z[3])
);
defparam \rgraynext_1_i_o3_0_x2_0_o2_1_2[3] .INIT=16'hBFFF;
// @11:120
  CFG3 un2_wbinnext (
	.A(rx_fifo_full),
	.B(DATA_STREAM_OUT_STB),
	.C(DATA_STREAM_OUT_ACK),
	.Y(un2_wbinnext_Z)
);
defparam un2_wbinnext.INIT=8'h40;
// @11:121
  CFG2 \wgraynext_1_i_o3[0]  (
	.A(un2_wbinnext_Z),
	.B(wbin_Z[0]),
	.Y(wbinnext[0])
);
defparam \wgraynext_1_i_o3[0] .INIT=4'h6;
// @11:180
  CFG4 \rgraynext_1_i_o3_0_x2_0_o2_1[3]  (
	.A(state[2]),
	.B(state[0]),
	.C(state[1]),
	.D(rgraynext_1_i_o3_0_x2_0_o2_1_2_Z[3]),
	.Y(N_541)
);
defparam \rgraynext_1_i_o3_0_x2_0_o2_1[3] .INIT=16'hFF28;
// @11:121
  CFG3 \wgraynext_1_i_o3[1]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un2_wbinnext_Z),
	.Y(wbinnext[1])
);
defparam \wgraynext_1_i_o3[1] .INIT=8'h6A;
// @11:120
  CFG3 \wbinnext_1.CO1  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un2_wbinnext_Z),
	.Y(CO1)
);
defparam \wbinnext_1.CO1 .INIT=8'h80;
// @11:121
  CFG2 \wgraynext_0_a2[0]  (
	.A(wbinnext[1]),
	.B(wbinnext[0]),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2[0] .INIT=4'h6;
// @11:180
  CFG3 \rgraynext_0_a2_0_x2_0_m2_0_m2[0]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_331),
	.Y(N_554_i)
);
defparam \rgraynext_0_a2_0_x2_0_m2_0_m2[0] .INIT=8'h65;
// @11:180
  CFG3 \rgraynext_2_i_o3_0_x2_0_x2_0_x2[3]  (
	.A(rbin_Z[4]),
	.B(rbin_Z[3]),
	.C(N_541),
	.Y(N_530_i)
);
defparam \rgraynext_2_i_o3_0_x2_0_x2_0_x2[3] .INIT=8'hA6;
// @11:180
  CFG3 \rgraynext_0_a2_0_0_0_o2[2]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_331),
	.Y(N_411)
);
defparam \rgraynext_0_a2_0_0_0_o2[2] .INIT=8'hF7;
// @11:121
  CFG3 \wgraynext_1_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(CO1),
	.C(wbin_Z[3]),
	.Y(wbinnext[3])
);
defparam \wgraynext_1_i_o3[3] .INIT=8'h78;
// @11:121
  CFG2 \wgraynext_0_a2[1]  (
	.A(wbinnext[1]),
	.B(wbinnext[2]),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2[1] .INIT=4'h6;
// @11:180
  CFG3 \rgraynext_0_a2_0_0_0[3]  (
	.A(rbin_Z[4]),
	.B(rbin_Z[3]),
	.C(N_541),
	.Y(rgraynext[3])
);
defparam \rgraynext_0_a2_0_0_0[3] .INIT=8'h65;
// @11:121
  CFG4 \wgraynext_2_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(CO1),
	.C(wbin_Z[4]),
	.D(wbin_Z[3]),
	.Y(wbinnext[4])
);
defparam \wgraynext_2_i_o3[3] .INIT=16'h78F0;
// @11:186
  CFG2 \rbin_RNO[0]  (
	.A(N_331),
	.B(rbin_Z[0]),
	.Y(N_457_i_i)
);
defparam \rbin_RNO[0] .INIT=4'h9;
// @11:186
  CFG2 \rbin_RNO[3]  (
	.A(N_541),
	.B(rbin_Z[3]),
	.Y(N_468_i_i)
);
defparam \rbin_RNO[3] .INIT=4'h9;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[4]),
	.B(rq2_wgray_Z[0]),
	.C(N_554_i),
	.D(N_530_i),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[1]),
	.B(wq2_rgray_Z[0]),
	.C(wgraynext[1]),
	.D(wgraynext[0]),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7BDE;
// @11:180
  CFG4 \rgraynext_0_a2_0_0_0[1]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(N_331),
	.Y(rgraynext[1])
);
defparam \rgraynext_0_a2_0_0_0[1] .INIT=16'h6656;
// @11:121
  CFG2 \wgraynext_0_a2[3]  (
	.A(wbinnext[4]),
	.B(wbinnext[3]),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2[3] .INIT=4'h6;
// @11:186
  CFG3 \rbin_RNO[1]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_331),
	.Y(N_459_i_i)
);
defparam \rbin_RNO[1] .INIT=8'hA6;
// @11:196
  CFG3 rempty_next_NE_1 (
	.A(rq2_wgray_Z[3]),
	.B(rgraynext[3]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_1_Z)
);
defparam rempty_next_NE_1.INIT=8'hF6;
// @11:180
  CFG3 \rgraynext_0_a2_0_0_0[2]  (
	.A(rbin_Z[3]),
	.B(rbin_Z[2]),
	.C(N_411),
	.Y(rgraynext[2])
);
defparam \rgraynext_0_a2_0_0_0[2] .INIT=8'h65;
// @11:196
  CFG4 rempty_next_2_0_a3 (
	.A(rq2_wgray_Z[2]),
	.B(rbin_Z[3]),
	.C(rbin_Z[2]),
	.D(N_411),
	.Y(rempty_next_2)
);
defparam rempty_next_2_0_a3.INIT=16'h9699;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rgraynext[1]),
	.B(rq2_wgray_Z[1]),
	.C(rempty_next_NE_1_Z),
	.D(rempty_next_2),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0009;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_4s_8s_4s_1 */

module afifo_8s_4s_8s_4s_1_0 (
  ping_counter,
  DATA_STREAM_IN,
  rbin,
  rgraynext,
  N_56,
  N_399,
  TX_FIFO_WR_FROM_OPB,
  N_214,
  N_21_i_0,
  N_211,
  N_31_i,
  N_34_i,
  N_561_i,
  N_532_i,
  N_203,
  N_62_i,
  N_63_i,
  N_64_i,
  N_61_i,
  N_52_i,
  tx_fifo_full,
  SYS_CLK,
  RESET_N_c,
  tx_fifo_empty
)
;
input [3:2] ping_counter ;
output [7:0] DATA_STREAM_IN ;
output [4:0] rbin ;
input [3:0] rgraynext ;
input N_56 ;
input N_399 ;
input TX_FIFO_WR_FROM_OPB ;
input N_214 ;
input N_21_i_0 ;
input N_211 ;
input N_31_i ;
input N_34_i ;
input N_561_i ;
input N_532_i ;
input N_203 ;
input N_62_i ;
input N_63_i ;
input N_64_i ;
input N_61_i ;
input N_52_i ;
output tx_fifo_full ;
input SYS_CLK ;
input RESET_N_c ;
output tx_fifo_empty ;
wire N_56 ;
wire N_399 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_214 ;
wire N_21_i_0 ;
wire N_211 ;
wire N_31_i ;
wire N_34_i ;
wire N_561_i ;
wire N_532_i ;
wire N_203 ;
wire N_62_i ;
wire N_63_i ;
wire N_64_i ;
wire N_61_i ;
wire N_52_i ;
wire tx_fifo_full ;
wire SYS_CLK ;
wire RESET_N_c ;
wire tx_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [4:0] wbin_Z;
wire [3:0] wgray_Z;
wire [3:0] wgraynext;
wire [11:8] mem_mem_0_0_R_DATA_0;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire wfull_next_NE_i ;
wire N_186_i ;
wire N_184_i ;
wire N_189_i ;
wire N_256_i ;
wire N_258_i ;
wire N_412_i ;
wire N_455 ;
wire rempty_next_NE_0_Z ;
wire rempty_next_NE_1_Z ;
wire N_903 ;
wire rempty_next_4 ;
wire N_921 ;
wire wfull_next_NE_0_Z ;
wire wfull_next_NE_1_Z ;
wire N_8 ;
wire NC0 ;
// @11:199
  SLE o_rempty (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[0]  (
	.Q(rbin[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_186_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_184_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_189_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_256_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_258_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rbin[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[4]  (
	.Q(rbin[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_61_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[3]  (
	.Q(rbin[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[2]  (
	.Q(rbin[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_63_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[1]  (
	.Q(rbin[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_62_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(SYS_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(N_412_i),
	.W_DATA({GND, GND, GND, GND, N_214, N_21_i_0, N_211, N_31_i, N_34_i, N_561_i, N_532_i, N_203}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin[3:0]}),
	.R_DATA({mem_mem_0_0_R_DATA_0[11:8], DATA_STREAM_IN[7:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%16%8%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
  CFG4 N_1203_i_0_a2 (
	.A(ping_counter[3]),
	.B(TX_FIFO_WR_FROM_OPB),
	.C(N_399),
	.D(ping_counter[2]),
	.Y(N_455)
);
defparam N_1203_i_0_a2.INIT=16'h3230;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[1]),
	.C(rgraynext[1]),
	.D(rgraynext[0]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:196
  CFG3 rempty_next_NE_1 (
	.A(rq2_wgray_Z[2]),
	.B(rgraynext[2]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_1_Z)
);
defparam rempty_next_NE_1.INIT=8'hF6;
// @11:121
  CFG2 mem_mem_0_0_RNO (
	.A(N_455),
	.B(tx_fifo_full),
	.Y(N_412_i)
);
defparam mem_mem_0_0_RNO.INIT=4'h1;
// @11:121
  CFG3 \wgraynext_1_i_o3_i_0_0_a2[0]  (
	.A(tx_fifo_full),
	.B(N_455),
	.C(wbin_Z[0]),
	.Y(N_903)
);
defparam \wgraynext_1_i_o3_i_0_0_a2[0] .INIT=8'h10;
// @11:196
  CFG4 rempty_next_4_i (
	.A(rq2_wgray_Z[4]),
	.B(rbin[4]),
	.C(rbin[3]),
	.D(N_56),
	.Y(rempty_next_4)
);
defparam rempty_next_4_i.INIT=16'h9666;
// @11:121
  CFG4 \wgraynext_0_a2_0_0_0[0]  (
	.A(tx_fifo_full),
	.B(N_455),
	.C(wbin_Z[1]),
	.D(wbin_Z[0]),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2_0_0_0[0] .INIT=16'h0FE1;
// @11:121
  CFG3 \wgraynext_1_i_o3_i_0_0_a2_0[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(N_903),
	.Y(N_921)
);
defparam \wgraynext_1_i_o3_i_0_0_a2_0[2] .INIT=8'h80;
// @11:128
  CFG3 \wbin_RNO[0]  (
	.A(tx_fifo_full),
	.B(N_455),
	.C(wbin_Z[0]),
	.Y(N_258_i)
);
defparam \wbin_RNO[0] .INIT=8'hE1;
// @11:121
  CFG3 \wgraynext_0_a2_0_0_0[1]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(N_903),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2_0_0_0[1] .INIT=8'h56;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rq2_wgray_Z[3]),
	.B(rempty_next_NE_1_Z),
	.C(rgraynext[3]),
	.D(rempty_next_4),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0021;
// @11:128
  CFG2 \wbin_RNO[1]  (
	.A(N_903),
	.B(wbin_Z[1]),
	.Y(N_256_i)
);
defparam \wbin_RNO[1] .INIT=4'h6;
// @11:121
  CFG4 \wgraynext_0_a2_0_0_0[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_903),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2_0_0_0[2] .INIT=16'h5666;
// @11:128
  CFG3 \wbin_RNO[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(N_903),
	.Y(N_189_i)
);
defparam \wbin_RNO[2] .INIT=8'h6A;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[0]),
	.B(wq2_rgray_Z[1]),
	.C(wgraynext[1]),
	.D(wgraynext[0]),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG3 \wgraynext_0_a2_0_0_0[3]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_921),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2_0_0_0[3] .INIT=8'h56;
// @11:128
  CFG4 \wbin_RNO[3]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_903),
	.Y(N_184_i)
);
defparam \wbin_RNO[3] .INIT=16'h6AAA;
// @11:134
  CFG3 wfull_next_NE_1 (
	.A(wq2_rgray_Z[2]),
	.B(wgraynext[2]),
	.C(wfull_next_NE_0_Z),
	.Y(wfull_next_NE_1_Z)
);
defparam wfull_next_NE_1.INIT=8'hF6;
// @11:134
  CFG4 wfull_next_4_i (
	.A(wq2_rgray_Z[4]),
	.B(wbin_Z[4]),
	.C(wbin_Z[3]),
	.D(N_921),
	.Y(N_8)
);
defparam wfull_next_4_i.INIT=16'h9666;
// @11:134
  CFG3 \wbin_RNO[4]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_921),
	.Y(N_186_i)
);
defparam \wbin_RNO[4] .INIT=8'h6A;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wq2_rgray_Z[3]),
	.B(wfull_next_NE_1_Z),
	.C(wgraynext[3]),
	.D(N_8),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h1200;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_4s_8s_4s_1_0 */

module msg_buffer (
  rgraynext,
  rbin,
  DATA_STREAM_IN,
  ping_counter,
  DATA_STREAM_OUT,
  rx_fifo_data,
  state,
  tx_fifo_empty,
  tx_fifo_full,
  N_52_i,
  N_61_i,
  N_64_i,
  N_63_i,
  N_62_i,
  N_203,
  N_532_i,
  N_561_i,
  N_34_i,
  N_31_i,
  N_211,
  N_21_i_0,
  N_214,
  TX_FIFO_WR_FROM_OPB,
  N_399,
  N_56,
  rx_fifo_empty,
  N_331,
  DATA_STREAM_OUT_STB,
  SYS_CLK,
  RESET_N_c,
  DATA_STREAM_OUT_ACK_1z
)
;
input [3:0] rgraynext ;
output [4:0] rbin ;
output [7:0] DATA_STREAM_IN ;
input [3:2] ping_counter ;
input [7:0] DATA_STREAM_OUT ;
output [7:0] rx_fifo_data ;
input [2:0] state ;
output tx_fifo_empty ;
output tx_fifo_full ;
input N_52_i ;
input N_61_i ;
input N_64_i ;
input N_63_i ;
input N_62_i ;
input N_203 ;
input N_532_i ;
input N_561_i ;
input N_34_i ;
input N_31_i ;
input N_211 ;
input N_21_i_0 ;
input N_214 ;
input TX_FIFO_WR_FROM_OPB ;
input N_399 ;
input N_56 ;
output rx_fifo_empty ;
input N_331 ;
input DATA_STREAM_OUT_STB ;
input SYS_CLK ;
input RESET_N_c ;
output DATA_STREAM_OUT_ACK_1z ;
wire tx_fifo_empty ;
wire tx_fifo_full ;
wire N_52_i ;
wire N_61_i ;
wire N_64_i ;
wire N_63_i ;
wire N_62_i ;
wire N_203 ;
wire N_532_i ;
wire N_561_i ;
wire N_34_i ;
wire N_31_i ;
wire N_211 ;
wire N_21_i_0 ;
wire N_214 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_399 ;
wire N_56 ;
wire rx_fifo_empty ;
wire N_331 ;
wire DATA_STREAM_OUT_STB ;
wire SYS_CLK ;
wire RESET_N_c ;
wire DATA_STREAM_OUT_ACK_1z ;
wire VCC ;
wire DATA_STREAM_OUT_ACK6_Z ;
wire GND ;
wire rx_fifo_full ;
// @12:56
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT_ACK6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:59
  CFG2 DATA_STREAM_OUT_ACK6 (
	.A(DATA_STREAM_OUT_STB),
	.B(rx_fifo_full),
	.Y(DATA_STREAM_OUT_ACK6_Z)
);
defparam DATA_STREAM_OUT_ACK6.INIT=4'h2;
// @12:39
  afifo_8s_4s_8s_4s_1 rx_fifo_inst (
	.state(state[2:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.N_331(N_331),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_1z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.rx_fifo_full(rx_fifo_full),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c),
	.rx_fifo_empty(rx_fifo_empty)
);
// @12:70
  afifo_8s_4s_8s_4s_1_0 tx_fifo_inst (
	.ping_counter(ping_counter[3:2]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.rbin(rbin[4:0]),
	.rgraynext(rgraynext[3:0]),
	.N_56(N_56),
	.N_399(N_399),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.N_214(N_214),
	.N_21_i_0(N_21_i_0),
	.N_211(N_211),
	.N_31_i(N_31_i),
	.N_34_i(N_34_i),
	.N_561_i(N_561_i),
	.N_532_i(N_532_i),
	.N_203(N_203),
	.N_62_i(N_62_i),
	.N_63_i(N_63_i),
	.N_64_i(N_64_i),
	.N_61_i(N_61_i),
	.N_52_i(N_52_i),
	.tx_fifo_full(tx_fifo_full),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c),
	.tx_fifo_empty(tx_fifo_empty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_buffer */

module msg_read (
  state,
  OPB_DO,
  OPB_ADDR,
  rx_fifo_data,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_18,
  OPB_ADDR_fast_15,
  OPB_ADDR_fast_14,
  OPB_ADDR_fast_13,
  N_331,
  rx_fifo_empty,
  OPB_RE_1z,
  DBUG_HEADER6_c,
  OPB_RE_fast_1z,
  OPB_RE_rep1_1z,
  OPB_ADDR_18_rep1_1z,
  SYS_CLK,
  RESET_N_c,
  OPB_ADDR_0_rep1_1z,
  OPB_WE_i,
  OPB_WE_1z
)
;
output [2:0] state ;
output [31:0] OPB_DO ;
output [31:0] OPB_ADDR ;
input [7:0] rx_fifo_data ;
output OPB_ADDR_fast_0 ;
output OPB_ADDR_fast_18 ;
output OPB_ADDR_fast_15 ;
output OPB_ADDR_fast_14 ;
output OPB_ADDR_fast_13 ;
output N_331 ;
input rx_fifo_empty ;
output OPB_RE_1z ;
input DBUG_HEADER6_c ;
output OPB_RE_fast_1z ;
output OPB_RE_rep1_1z ;
output OPB_ADDR_18_rep1_1z ;
input SYS_CLK ;
input RESET_N_c ;
output OPB_ADDR_0_rep1_1z ;
output OPB_WE_i ;
output OPB_WE_1z ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_18 ;
wire OPB_ADDR_fast_15 ;
wire OPB_ADDR_fast_14 ;
wire OPB_ADDR_fast_13 ;
wire N_331 ;
wire rx_fifo_empty ;
wire OPB_RE_1z ;
wire DBUG_HEADER6_c ;
wire OPB_RE_fast_1z ;
wire OPB_RE_rep1_1z ;
wire OPB_ADDR_18_rep1_1z ;
wire SYS_CLK ;
wire RESET_N_c ;
wire OPB_ADDR_0_rep1_1z ;
wire OPB_WE_i ;
wire OPB_WE_1z ;
wire [2:2] state_RNIN1PF1_Z;
wire [7:0] timeout_cnt_Z;
wire [7:7] timeout_cnt_s_Z;
wire [6:0] timeout_cnt_s;
wire [7:0] byte_header_Z;
wire [31:0] OPB_DO_6;
wire [7:0] byte_tail_Z;
wire [3:3] byte_cnt_RNIMB08O_Z;
wire [3:0] byte_cnt_Z;
wire [0:0] timeout_cnt_cry_cy_S;
wire [0:0] timeout_cnt_cry_cy_Y;
wire [6:0] timeout_cnt_cry_Z;
wire [6:0] timeout_cnt_cry_Y;
wire [7:7] timeout_cnt_s_FCO;
wire [7:7] timeout_cnt_s_Y;
wire [0:0] next_state_12_i_i_0_a2_3_0_Z;
wire [1:1] next_state_12_i_o2_4_Z;
wire [1:1] next_state_12_i_0_0_0_Z;
wire [0:0] next_state_12_i_i_0_1_Z;
wire [0:0] next_state_12_i_i_0_2_Z;
wire VCC ;
wire N_220_i_rep1 ;
wire N_308 ;
wire GND ;
wire N_220_i_fast ;
wire N_164_i_rep1 ;
wire N_164_i_fast ;
wire OPB_RE_3_rep1 ;
wire OPB_RE_3_fast ;
wire N_161_i_fast ;
wire N_96_i_fast ;
wire N_154_i_fast ;
wire N_193 ;
wire OPB_WE_3 ;
wire OPB_RE_3 ;
wire N_143_i ;
wire N_142_i ;
wire N_377_i ;
wire N_158_i ;
wire N_220_i ;
wire N_282 ;
wire N_165_i ;
wire N_164_i ;
wire N_163_i ;
wire N_162_i ;
wire N_161_i ;
wire N_96_i ;
wire N_154_i ;
wire N_153_i ;
wire N_90_i ;
wire N_145_i ;
wire N_160_i ;
wire N_144_i ;
wire N_152_i ;
wire N_159_i ;
wire N_151_i ;
wire N_310 ;
wire N_100_i ;
wire N_170_i ;
wire N_169_i ;
wire N_147_i ;
wire N_224_i ;
wire N_293_i ;
wire N_168_i ;
wire N_222_i ;
wire N_167_i ;
wire N_166_i ;
wire N_98_i ;
wire N_146_i ;
wire un1_byte_header7_0_0_0_Z ;
wire N_269_i ;
wire N_279_i ;
wire N_23 ;
wire N_277_i ;
wire N_275_i ;
wire N_389_i ;
wire N_391_i ;
wire timeout_cnt_cry_cy ;
wire N_405 ;
wire N_374 ;
wire N_403 ;
wire N_1328 ;
wire N_443 ;
wire N_400 ;
wire next_state20lto5_0_Z ;
wire N_393 ;
wire next_state20 ;
wire N_460 ;
wire N_959 ;
wire next_state52_NE_3_Z ;
wire next_state52_NE_2_Z ;
wire next_state52_NE_1_Z ;
wire next_state52_NE_0_Z ;
wire N_899 ;
wire next_state58 ;
wire N_468 ;
wire N_912 ;
wire N_904 ;
wire N_901 ;
wire N_900 ;
wire N_897 ;
wire un1_byte_header7_0_0_0_a2_Z ;
wire N_401 ;
wire N_402 ;
wire next_state_1 ;
wire N_408 ;
wire N_553 ;
wire N_582 ;
wire N_427 ;
wire N_804 ;
wire N_558 ;
  CFG1 OPB_WE_RNI8TNL1 (
	.A(OPB_WE_1z),
	.Y(OPB_WE_i)
);
defparam OPB_WE_RNI8TNL1.INIT=2'h1;
  CFG1 \state_RNIN1PF1[2]  (
	.A(state[2]),
	.Y(state_RNIN1PF1_Z[2])
);
defparam \state_RNIN1PF1[2] .INIT=2'h1;
// @13:241
  SLE OPB_ADDR_0_rep1 (
	.Q(OPB_ADDR_0_rep1_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_220_i_rep1),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_fast[0]  (
	.Q(OPB_ADDR_fast_0),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_220_i_fast),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE OPB_ADDR_18_rep1 (
	.Q(OPB_ADDR_18_rep1_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_164_i_rep1),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_fast[18]  (
	.Q(OPB_ADDR_fast_18),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_164_i_fast),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:260
  SLE OPB_RE_rep1 (
	.Q(OPB_RE_rep1_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_RE_3_rep1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:260
  SLE OPB_RE_fast (
	.Q(OPB_RE_fast_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_RE_3_fast),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_fast[15]  (
	.Q(OPB_ADDR_fast_15),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_161_i_fast),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_fast[14]  (
	.Q(OPB_ADDR_fast_14),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_96_i_fast),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_fast[13]  (
	.Q(OPB_ADDR_fast_13),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_154_i_fast),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s_Z[7]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[6]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[5]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[4]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[3]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[2]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[1]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:176
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[0]),
	.EN(N_193),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:260
  SLE OPB_WE (
	.Q(OPB_WE_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_WE_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:260
  SLE OPB_RE (
	.Q(OPB_RE_1z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_RE_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[4]  (
	.Q(OPB_ADDR[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_143_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[3]  (
	.Q(OPB_ADDR[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_142_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[2]  (
	.Q(OPB_ADDR[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_377_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[1]  (
	.Q(OPB_ADDR[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_158_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[0]  (
	.Q(OPB_ADDR[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_220_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:196
  SLE \byte_header[7]  (
	.Q(byte_header_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[7]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[6]  (
	.Q(byte_header_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[6]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[5]  (
	.Q(byte_header_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[5]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[4]  (
	.Q(byte_header_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[4]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[3]  (
	.Q(byte_header_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[3]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[2]  (
	.Q(byte_header_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[2]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[1]  (
	.Q(byte_header_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[1]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:196
  SLE \byte_header[0]  (
	.Q(byte_header_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[0]),
	.EN(N_282),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @13:241
  SLE \OPB_ADDR_Z[19]  (
	.Q(OPB_ADDR[19]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_165_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[18]  (
	.Q(OPB_ADDR[18]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_164_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[17]  (
	.Q(OPB_ADDR[17]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_163_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[16]  (
	.Q(OPB_ADDR[16]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_162_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[15]  (
	.Q(OPB_ADDR[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_161_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[14]  (
	.Q(OPB_ADDR[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_96_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[13]  (
	.Q(OPB_ADDR[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_154_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[12]  (
	.Q(OPB_ADDR[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_153_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[11]  (
	.Q(OPB_ADDR[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_90_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[10]  (
	.Q(OPB_ADDR[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_145_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[9]  (
	.Q(OPB_ADDR[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_160_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[8]  (
	.Q(OPB_ADDR[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_144_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[7]  (
	.Q(OPB_ADDR[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_152_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[6]  (
	.Q(OPB_ADDR[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_159_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[5]  (
	.Q(OPB_ADDR[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_151_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[2]  (
	.Q(OPB_DO[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[2]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[1]  (
	.Q(OPB_DO[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[1]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[0]  (
	.Q(OPB_DO[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[0]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[31]  (
	.Q(OPB_ADDR[31]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_100_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[30]  (
	.Q(OPB_ADDR[30]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_170_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[29]  (
	.Q(OPB_ADDR[29]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_169_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[28]  (
	.Q(OPB_ADDR[28]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_147_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[27]  (
	.Q(OPB_ADDR[27]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_224_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[26]  (
	.Q(OPB_ADDR[26]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_293_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[25]  (
	.Q(OPB_ADDR[25]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_168_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[24]  (
	.Q(OPB_ADDR[24]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_222_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[23]  (
	.Q(OPB_ADDR[23]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_167_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[22]  (
	.Q(OPB_ADDR[22]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_166_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[21]  (
	.Q(OPB_ADDR[21]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_98_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:241
  SLE \OPB_ADDR_Z[20]  (
	.Q(OPB_ADDR[20]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_146_i),
	.EN(N_308),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[17]  (
	.Q(OPB_DO[17]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[17]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[16]  (
	.Q(OPB_DO[16]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[16]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[15]  (
	.Q(OPB_DO[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[15]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[14]  (
	.Q(OPB_DO[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[14]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[13]  (
	.Q(OPB_DO[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[13]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[12]  (
	.Q(OPB_DO[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[12]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[11]  (
	.Q(OPB_DO[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[11]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[10]  (
	.Q(OPB_DO[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[10]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[9]  (
	.Q(OPB_DO[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[9]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[8]  (
	.Q(OPB_DO[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[8]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[7]  (
	.Q(OPB_DO[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[7]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[6]  (
	.Q(OPB_DO[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[6]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[5]  (
	.Q(OPB_DO[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[5]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[4]  (
	.Q(OPB_DO[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[4]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[3]  (
	.Q(OPB_DO[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[3]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:209
  SLE \byte_tail[0]  (
	.Q(byte_tail_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[0]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:222
  SLE \OPB_DO_Z[31]  (
	.Q(OPB_DO[31]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[31]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[30]  (
	.Q(OPB_DO[30]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[30]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[29]  (
	.Q(OPB_DO[29]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[29]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[28]  (
	.Q(OPB_DO[28]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[28]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[27]  (
	.Q(OPB_DO[27]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[27]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[26]  (
	.Q(OPB_DO[26]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[26]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[25]  (
	.Q(OPB_DO[25]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[25]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[24]  (
	.Q(OPB_DO[24]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[24]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[23]  (
	.Q(OPB_DO[23]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[23]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[22]  (
	.Q(OPB_DO[22]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[22]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[21]  (
	.Q(OPB_DO[21]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[21]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[20]  (
	.Q(OPB_DO[20]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[20]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[19]  (
	.Q(OPB_DO[19]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[19]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:222
  SLE \OPB_DO_Z[18]  (
	.Q(OPB_DO[18]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_DO_6[18]),
	.EN(N_310),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:74
  SLE \state_Z[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_269_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:74
  SLE \state_Z[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_279_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:74
  SLE \state_Z[0]  (
	.Q(state[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:163
  SLE \byte_cnt[3]  (
	.Q(byte_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_277_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:163
  SLE \byte_cnt[2]  (
	.Q(byte_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_275_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:163
  SLE \byte_cnt[1]  (
	.Q(byte_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_389_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:163
  SLE \byte_cnt[0]  (
	.Q(byte_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_391_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:209
  SLE \byte_tail[7]  (
	.Q(byte_tail_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[7]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:209
  SLE \byte_tail[6]  (
	.Q(byte_tail_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[6]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:209
  SLE \byte_tail[5]  (
	.Q(byte_tail_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[5]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:209
  SLE \byte_tail[4]  (
	.Q(byte_tail_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[4]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:209
  SLE \byte_tail[3]  (
	.Q(byte_tail_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[3]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:209
  SLE \byte_tail[2]  (
	.Q(byte_tail_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[2]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:209
  SLE \byte_tail[1]  (
	.Q(byte_tail_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(rx_fifo_data[1]),
	.EN(un1_byte_header7_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(byte_cnt_RNIMB08O_Z[3])
);
// @13:176
  ARI1 \timeout_cnt_cry_cy[0]  (
	.FCO(timeout_cnt_cry_cy),
	.S(timeout_cnt_cry_cy_S[0]),
	.Y(timeout_cnt_cry_cy_Y[0]),
	.B(state[1]),
	.C(state[2]),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \timeout_cnt_cry_cy[0] .INIT=20'h4EE00;
// @13:176
  ARI1 \timeout_cnt_cry[0]  (
	.FCO(timeout_cnt_cry_Z[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_cry_Y[0]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_cry[0] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_cry[1]  (
	.FCO(timeout_cnt_cry_Z[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_cry_Y[1]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[0])
);
defparam \timeout_cnt_cry[1] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_cry[2]  (
	.FCO(timeout_cnt_cry_Z[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_cry_Y[2]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[1])
);
defparam \timeout_cnt_cry[2] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_cry[3]  (
	.FCO(timeout_cnt_cry_Z[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_cry_Y[3]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[2])
);
defparam \timeout_cnt_cry[3] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_cry[4]  (
	.FCO(timeout_cnt_cry_Z[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_cry_Y[4]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[3])
);
defparam \timeout_cnt_cry[4] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_cry[5]  (
	.FCO(timeout_cnt_cry_Z[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_cry_Y[5]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[4])
);
defparam \timeout_cnt_cry[5] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_s[7]  (
	.FCO(timeout_cnt_s_FCO[7]),
	.S(timeout_cnt_s_Z[7]),
	.Y(timeout_cnt_s_Y[7]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[6])
);
defparam \timeout_cnt_s[7] .INIT=20'h48800;
// @13:176
  ARI1 \timeout_cnt_cry[6]  (
	.FCO(timeout_cnt_cry_Z[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_cry_Y[6]),
	.B(timeout_cnt_cry_cy_Y[0]),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[5])
);
defparam \timeout_cnt_cry[6] .INIT=20'h48800;
// @13:245
  CFG4 \OPB_ADDR_6_i_0_0_o2[3]  (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[3]),
	.D(byte_cnt_Z[2]),
	.Y(N_405)
);
defparam \OPB_ADDR_6_i_0_0_o2[3] .INIT=16'hFEF1;
// @13:241
  CFG4 OPB_ADDR_0_rep1_RNO (
	.A(OPB_ADDR_0_rep1_1z),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[0]),
	.Y(N_220_i_rep1)
);
defparam OPB_ADDR_0_rep1_RNO.INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_fast_RNO[0]  (
	.A(OPB_ADDR_fast_0),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[0]),
	.Y(N_220_i_fast)
);
defparam \OPB_ADDR_fast_RNO[0] .INIT=16'h0B08;
// @13:241
  CFG4 OPB_ADDR_18_rep1_RNO (
	.A(OPB_ADDR_18_rep1_1z),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[2]),
	.Y(N_164_i_rep1)
);
defparam OPB_ADDR_18_rep1_RNO.INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_fast_RNO[18]  (
	.A(OPB_ADDR_fast_18),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[2]),
	.Y(N_164_i_fast)
);
defparam \OPB_ADDR_fast_RNO[18] .INIT=16'h0B08;
// @13:265
  CFG3 OPB_RE_3_0_a3_0_a2_0_a2_rep1 (
	.A(N_1328),
	.B(byte_header_Z[0]),
	.C(N_443),
	.Y(OPB_RE_3_rep1)
);
defparam OPB_RE_3_0_a3_0_a2_0_a2_rep1.INIT=8'h08;
// @13:265
  CFG3 OPB_RE_3_0_a3_0_a2_0_a2_fast (
	.A(N_1328),
	.B(byte_header_Z[0]),
	.C(N_443),
	.Y(OPB_RE_3_fast)
);
defparam OPB_RE_3_0_a3_0_a2_0_a2_fast.INIT=8'h08;
// @13:241
  CFG4 \OPB_ADDR_fast_RNO[15]  (
	.A(N_400),
	.B(OPB_ADDR_fast_15),
	.C(rx_fifo_data[7]),
	.D(N_405),
	.Y(N_161_i_fast)
);
defparam \OPB_ADDR_fast_RNO[15] .INIT=16'h00D8;
// @13:241
  CFG4 \OPB_ADDR_fast_RNO[14]  (
	.A(N_400),
	.B(OPB_ADDR_fast_14),
	.C(rx_fifo_data[6]),
	.D(N_405),
	.Y(N_96_i_fast)
);
defparam \OPB_ADDR_fast_RNO[14] .INIT=16'h00D8;
// @13:241
  CFG4 \OPB_ADDR_fast_RNO[13]  (
	.A(N_400),
	.B(OPB_ADDR_fast_13),
	.C(rx_fifo_data[5]),
	.D(N_405),
	.Y(N_154_i_fast)
);
defparam \OPB_ADDR_fast_RNO[13] .INIT=16'h00D8;
// @13:94
  CFG2 next_state20lto5_0 (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[4]),
	.Y(next_state20lto5_0_Z)
);
defparam next_state20lto5_0.INIT=4'h1;
// @13:167
  CFG2 \byte_cnt_3_i_0_0_o2[1]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_374)
);
defparam \byte_cnt_3_i_0_0_o2[1] .INIT=4'hE;
// @13:213
  CFG2 \byte_cnt_RNIP304C[1]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_393)
);
defparam \byte_cnt_RNIP304C[1] .INIT=4'hD;
// @13:167
  CFG2 \byte_cnt_3_i_0_0_o2_2[1]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_400)
);
defparam \byte_cnt_3_i_0_0_o2_2[1] .INIT=4'h7;
// @13:131
  CFG2 next_state58_0_a3_0_a2_0_o2 (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_403)
);
defparam next_state58_0_a3_0_a2_0_o2.INIT=4'hB;
// @13:84
  CFG2 \next_state_12_i_i_0_a2_5[0]  (
	.A(next_state20),
	.B(state[2]),
	.Y(N_460)
);
defparam \next_state_12_i_i_0_a2_5[0] .INIT=4'h2;
// @13:84
  CFG2 \next_state_12_i_i_0_a2_6[0]  (
	.A(state[1]),
	.B(state[0]),
	.Y(N_959)
);
defparam \next_state_12_i_i_0_a2_6[0] .INIT=4'h8;
// @13:84
  CFG3 \next_state_12_i_i_0_a2_3_0[0]  (
	.A(state[1]),
	.B(state[2]),
	.C(state[0]),
	.Y(next_state_12_i_i_0_a2_3_0_Z[0])
);
defparam \next_state_12_i_i_0_a2_3_0[0] .INIT=8'h04;
// @13:132
  CFG4 next_state52_NE_3 (
	.A(byte_tail_Z[7]),
	.B(byte_tail_Z[0]),
	.C(byte_header_Z[7]),
	.D(byte_header_Z[0]),
	.Y(next_state52_NE_3_Z)
);
defparam next_state52_NE_3.INIT=16'hEDB7;
// @13:132
  CFG4 next_state52_NE_2 (
	.A(byte_tail_Z[6]),
	.B(byte_tail_Z[5]),
	.C(byte_header_Z[6]),
	.D(byte_header_Z[5]),
	.Y(next_state52_NE_2_Z)
);
defparam next_state52_NE_2.INIT=16'hEDB7;
// @13:132
  CFG4 next_state52_NE_1 (
	.A(byte_tail_Z[4]),
	.B(byte_tail_Z[3]),
	.C(byte_header_Z[4]),
	.D(byte_header_Z[3]),
	.Y(next_state52_NE_1_Z)
);
defparam next_state52_NE_1.INIT=16'hEDB7;
// @13:132
  CFG4 next_state52_NE_0 (
	.A(byte_tail_Z[2]),
	.B(byte_tail_Z[1]),
	.C(byte_header_Z[2]),
	.D(byte_header_Z[1]),
	.Y(next_state52_NE_0_Z)
);
defparam next_state52_NE_0.INIT=16'hEDB7;
// @13:84
  CFG4 \next_state_12_i_o2_4[1]  (
	.A(byte_header_Z[7]),
	.B(byte_header_Z[4]),
	.C(byte_header_Z[3]),
	.D(byte_header_Z[1]),
	.Y(next_state_12_i_o2_4_Z[1])
);
defparam \next_state_12_i_o2_4[1] .INIT=16'hBFFF;
// @13:213
  CFG3 \byte_cnt_RNIMB08O[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_393),
	.Y(byte_cnt_RNIMB08O_Z[3])
);
defparam \byte_cnt_RNIMB08O[3] .INIT=8'h02;
// @13:160
  CFG3 un1_next_state28_1_i_0_0_0_a2 (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_374),
	.Y(N_899)
);
defparam un1_next_state28_1_i_0_0_0_a2.INIT=8'h02;
// @13:131
  CFG3 next_state58_0_a3_0_a2_0_a2 (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_403),
	.Y(next_state58)
);
defparam next_state58_0_a3_0_a2_0_a2.INIT=8'h02;
// @13:84
  CFG3 \next_state_12_i_i_0_o2[0]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_374),
	.Y(N_468)
);
defparam \next_state_12_i_i_0_o2[0] .INIT=8'hFE;
// @13:84
  CFG3 \next_state_12_i_0_0_a2_1[1]  (
	.A(state[1]),
	.B(state[2]),
	.C(state[0]),
	.Y(N_912)
);
defparam \next_state_12_i_0_0_a2_1[1] .INIT=8'h01;
// @13:226
  CFG3 \OPB_DO_6_1_0_a2_2[8]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_400),
	.Y(N_904)
);
defparam \OPB_DO_6_1_0_a2_2[8] .INIT=8'h04;
// @13:226
  CFG3 \OPB_DO_6_0_0_a2_3[18]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_403),
	.Y(N_901)
);
defparam \OPB_DO_6_0_0_a2_3[18] .INIT=8'h04;
// @13:160
  CFG3 un1_next_state28_1_i_0_0_a2_2 (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_374),
	.Y(N_900)
);
defparam un1_next_state28_1_i_0_0_a2_2.INIT=8'h40;
// @13:84
  CFG3 \next_state_12_i_i_0_a2_4[0]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_393),
	.Y(N_897)
);
defparam \next_state_12_i_i_0_a2_4[0] .INIT=8'h04;
// @13:213
  CFG3 un1_byte_header7_0_0_0_a2 (
	.A(state[1]),
	.B(state[2]),
	.C(state[0]),
	.Y(un1_byte_header7_0_0_0_a2_Z)
);
defparam un1_byte_header7_0_0_0_a2.INIT=8'hC8;
// @13:94
  CFG4 next_state20lto7 (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[5]),
	.D(next_state20lto5_0_Z),
	.Y(next_state20)
);
defparam next_state20lto7.INIT=16'h7F77;
// @13:84
  CFG4 \next_state_12_i_o2[1]  (
	.A(byte_header_Z[2]),
	.B(next_state_12_i_o2_4_Z[1]),
	.C(byte_header_Z[6]),
	.D(byte_header_Z[5]),
	.Y(N_443)
);
defparam \next_state_12_i_o2[1] .INIT=16'hFFEF;
// @13:226
  CFG4 \OPB_DO_6_1_0_0_o2[27]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[1]),
	.C(N_899),
	.D(byte_cnt_Z[2]),
	.Y(N_401)
);
defparam \OPB_DO_6_1_0_0_o2[27] .INIT=16'hF4F0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0_o2[18]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[0]),
	.C(N_899),
	.D(byte_cnt_Z[2]),
	.Y(N_402)
);
defparam \OPB_DO_6_0_0_0_o2[18] .INIT=16'hF4F0;
// @13:213
  CFG2 un1_byte_header7_0_0_0 (
	.A(byte_cnt_RNIMB08O_Z[3]),
	.B(un1_byte_header7_0_0_0_a2_Z),
	.Y(un1_byte_header7_0_0_0_Z)
);
defparam un1_byte_header7_0_0_0.INIT=4'hE;
// @13:132
  CFG4 next_state52_NE (
	.A(next_state52_NE_0_Z),
	.B(next_state52_NE_3_Z),
	.C(next_state52_NE_2_Z),
	.D(next_state52_NE_1_Z),
	.Y(next_state_1)
);
defparam next_state52_NE.INIT=16'hFFFE;
// @13:160
  CFG3 un1_next_state28_1_i_0_0_0 (
	.A(N_912),
	.B(N_900),
	.C(N_899),
	.Y(N_310)
);
defparam un1_next_state28_1_i_0_0_0.INIT=8'hFE;
// @13:226
  CFG3 \OPB_DO_6_1_0_0_o2[8]  (
	.A(N_899),
	.B(N_897),
	.C(N_901),
	.Y(N_408)
);
defparam \OPB_DO_6_1_0_0_o2[8] .INIT=8'hFE;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[2]  (
	.A(OPB_DO[2]),
	.B(N_900),
	.C(N_899),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[2])
);
defparam \OPB_DO_6_0_0_0[2] .INIT=16'hF888;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[0]  (
	.A(OPB_DO[0]),
	.B(N_900),
	.C(N_899),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[0])
);
defparam \OPB_DO_6_0_0_0[0] .INIT=16'hF888;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[3]  (
	.A(N_900),
	.B(OPB_DO[3]),
	.C(N_899),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[3])
);
defparam \OPB_DO_6_0_0_0[3] .INIT=16'hF888;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[5]  (
	.A(OPB_DO[5]),
	.B(N_900),
	.C(N_899),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[5])
);
defparam \OPB_DO_6_0_0_0[5] .INIT=16'hF888;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[4]  (
	.A(N_900),
	.B(OPB_DO[4]),
	.C(N_899),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[4])
);
defparam \OPB_DO_6_0_0_0[4] .INIT=16'hF888;
// @13:160
  CFG2 un1_next_state72_1_i_0_0_0 (
	.A(N_405),
	.B(N_912),
	.Y(N_308)
);
defparam un1_next_state72_1_i_0_0_0.INIT=4'hD;
// @13:167
  CFG4 \byte_cnt_3_i_0_0_o2_0[1]  (
	.A(state[2]),
	.B(rx_fifo_empty),
	.C(state[1]),
	.D(state[0]),
	.Y(N_331)
);
defparam \byte_cnt_3_i_0_0_o2_0[1] .INIT=16'hCEEC;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[1]  (
	.A(N_900),
	.B(OPB_DO[1]),
	.C(N_899),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[1])
);
defparam \OPB_DO_6_0_0_0[1] .INIT=16'hF888;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[6]  (
	.A(OPB_DO[6]),
	.B(N_900),
	.C(N_899),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[6])
);
defparam \OPB_DO_6_0_0_0[6] .INIT=16'hF888;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[7]  (
	.A(OPB_DO[7]),
	.B(N_900),
	.C(N_899),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[7])
);
defparam \OPB_DO_6_0_0_0[7] .INIT=16'hF888;
  CFG3 \state_RNI22BF4[0]  (
	.A(state[1]),
	.B(state[2]),
	.C(state[0]),
	.Y(N_553)
);
defparam \state_RNI22BF4[0] .INIT=8'h49;
// @13:84
  CFG4 \next_state_12_i_0_0_0[1]  (
	.A(N_959),
	.B(N_553),
	.C(next_state20),
	.D(byte_cnt_RNIMB08O_Z[3]),
	.Y(next_state_12_i_0_0_0_Z[1])
);
defparam \next_state_12_i_0_0_0[1] .INIT=16'hECCC;
// @13:84
  CFG4 \next_state_12_i_i_0_a2_1[0]  (
	.A(state[0]),
	.B(state[1]),
	.C(N_443),
	.D(N_460),
	.Y(N_582)
);
defparam \next_state_12_i_i_0_a2_1[0] .INIT=16'h2000;
// @15:65
  CFG4 next_state20lto7_RNIL10CC (
	.A(state[2]),
	.B(state[0]),
	.C(state[1]),
	.D(next_state20),
	.Y(N_193)
);
defparam next_state20lto7_RNIL10CC.INIT=16'hD301;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[18]  (
	.A(rx_fifo_data[2]),
	.B(N_402),
	.C(OPB_DO[18]),
	.D(N_901),
	.Y(OPB_DO_6[18])
);
defparam \OPB_DO_6_0_0_0[18] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[19]  (
	.A(rx_fifo_data[3]),
	.B(N_402),
	.C(OPB_DO[19]),
	.D(N_901),
	.Y(OPB_DO_6[19])
);
defparam \OPB_DO_6_0_0_0[19] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[20]  (
	.A(rx_fifo_data[4]),
	.B(N_402),
	.C(OPB_DO[20]),
	.D(N_901),
	.Y(OPB_DO_6[20])
);
defparam \OPB_DO_6_0_0_0[20] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[21]  (
	.A(rx_fifo_data[5]),
	.B(N_402),
	.C(OPB_DO[21]),
	.D(N_901),
	.Y(OPB_DO_6[21])
);
defparam \OPB_DO_6_0_0_0[21] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[22]  (
	.A(rx_fifo_data[6]),
	.B(N_402),
	.C(OPB_DO[22]),
	.D(N_901),
	.Y(OPB_DO_6[22])
);
defparam \OPB_DO_6_0_0_0[22] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[23]  (
	.A(rx_fifo_data[7]),
	.B(N_402),
	.C(OPB_DO[23]),
	.D(N_901),
	.Y(OPB_DO_6[23])
);
defparam \OPB_DO_6_0_0_0[23] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[27]  (
	.A(rx_fifo_data[3]),
	.B(N_401),
	.C(OPB_DO[27]),
	.D(N_897),
	.Y(OPB_DO_6[27])
);
defparam \OPB_DO_6_1_0_0[27] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[31]  (
	.A(rx_fifo_data[7]),
	.B(N_401),
	.C(OPB_DO[31]),
	.D(N_897),
	.Y(OPB_DO_6[31])
);
defparam \OPB_DO_6_1_0_0[31] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[25]  (
	.A(rx_fifo_data[1]),
	.B(N_401),
	.C(OPB_DO[25]),
	.D(N_897),
	.Y(OPB_DO_6[25])
);
defparam \OPB_DO_6_1_0_0[25] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[29]  (
	.A(rx_fifo_data[5]),
	.B(N_401),
	.C(OPB_DO[29]),
	.D(N_897),
	.Y(OPB_DO_6[29])
);
defparam \OPB_DO_6_1_0_0[29] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[24]  (
	.A(rx_fifo_data[0]),
	.B(N_401),
	.C(OPB_DO[24]),
	.D(N_897),
	.Y(OPB_DO_6[24])
);
defparam \OPB_DO_6_1_0_0[24] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[30]  (
	.A(rx_fifo_data[6]),
	.B(N_401),
	.C(OPB_DO[30]),
	.D(N_897),
	.Y(OPB_DO_6[30])
);
defparam \OPB_DO_6_1_0_0[30] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[28]  (
	.A(rx_fifo_data[4]),
	.B(N_401),
	.C(OPB_DO[28]),
	.D(N_897),
	.Y(OPB_DO_6[28])
);
defparam \OPB_DO_6_1_0_0[28] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[17]  (
	.A(rx_fifo_data[1]),
	.B(N_402),
	.C(OPB_DO[17]),
	.D(N_901),
	.Y(OPB_DO_6[17])
);
defparam \OPB_DO_6_0_0_0[17] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[26]  (
	.A(rx_fifo_data[2]),
	.B(N_401),
	.C(OPB_DO[26]),
	.D(N_897),
	.Y(OPB_DO_6[26])
);
defparam \OPB_DO_6_1_0_0[26] .INIT=16'hEAC0;
// @13:167
  CFG2 \byte_cnt_3_i_0_0_o2_1[1]  (
	.A(N_331),
	.B(N_400),
	.Y(N_427)
);
defparam \byte_cnt_3_i_0_0_o2_1[1] .INIT=4'hE;
// @13:84
  CFG4 \next_state_12_i_0_0_a2[2]  (
	.A(state[1]),
	.B(state[0]),
	.C(byte_cnt_RNIMB08O_Z[3]),
	.D(next_state20),
	.Y(N_804)
);
defparam \next_state_12_i_0_0_a2[2] .INIT=16'h4C00;
// @13:200
  CFG4 un1_next_state77_1_i_0_0_0 (
	.A(rx_fifo_empty),
	.B(N_912),
	.C(un1_byte_header7_0_0_0_a2_Z),
	.D(N_468),
	.Y(N_282)
);
defparam un1_next_state77_1_i_0_0_0.INIT=16'hF0F4;
// @13:226
  CFG4 \OPB_DO_6_0_0_0[16]  (
	.A(rx_fifo_data[0]),
	.B(N_402),
	.C(OPB_DO[16]),
	.D(N_901),
	.Y(OPB_DO_6[16])
);
defparam \OPB_DO_6_0_0_0[16] .INIT=16'hEAC0;
// @13:241
  CFG4 \OPB_ADDR_RNO[4]  (
	.A(OPB_ADDR[4]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[4]),
	.Y(N_143_i)
);
defparam \OPB_ADDR_RNO[4] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[3]  (
	.A(OPB_ADDR[3]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[3]),
	.Y(N_142_i)
);
defparam \OPB_ADDR_RNO[3] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[2]  (
	.A(OPB_ADDR[2]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[2]),
	.Y(N_377_i)
);
defparam \OPB_ADDR_RNO[2] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[1]  (
	.A(OPB_ADDR[1]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[1]),
	.Y(N_158_i)
);
defparam \OPB_ADDR_RNO[1] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[0]  (
	.A(OPB_ADDR[0]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[0]),
	.Y(N_220_i)
);
defparam \OPB_ADDR_RNO[0] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[19]  (
	.A(OPB_ADDR[19]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[3]),
	.Y(N_165_i)
);
defparam \OPB_ADDR_RNO[19] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[18]  (
	.A(OPB_ADDR[18]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[2]),
	.Y(N_164_i)
);
defparam \OPB_ADDR_RNO[18] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[17]  (
	.A(OPB_ADDR[17]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[1]),
	.Y(N_163_i)
);
defparam \OPB_ADDR_RNO[17] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[16]  (
	.A(OPB_ADDR[16]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[0]),
	.Y(N_162_i)
);
defparam \OPB_ADDR_RNO[16] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[15]  (
	.A(OPB_ADDR[15]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[7]),
	.Y(N_161_i)
);
defparam \OPB_ADDR_RNO[15] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[14]  (
	.A(OPB_ADDR[14]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[6]),
	.Y(N_96_i)
);
defparam \OPB_ADDR_RNO[14] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[13]  (
	.A(OPB_ADDR[13]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[5]),
	.Y(N_154_i)
);
defparam \OPB_ADDR_RNO[13] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[12]  (
	.A(OPB_ADDR[12]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[4]),
	.Y(N_153_i)
);
defparam \OPB_ADDR_RNO[12] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[11]  (
	.A(OPB_ADDR[11]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[3]),
	.Y(N_90_i)
);
defparam \OPB_ADDR_RNO[11] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[10]  (
	.A(OPB_ADDR[10]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[2]),
	.Y(N_145_i)
);
defparam \OPB_ADDR_RNO[10] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[9]  (
	.A(OPB_ADDR[9]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[1]),
	.Y(N_160_i)
);
defparam \OPB_ADDR_RNO[9] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[8]  (
	.A(OPB_ADDR[8]),
	.B(N_400),
	.C(N_405),
	.D(rx_fifo_data[0]),
	.Y(N_144_i)
);
defparam \OPB_ADDR_RNO[8] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[7]  (
	.A(OPB_ADDR[7]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[7]),
	.Y(N_152_i)
);
defparam \OPB_ADDR_RNO[7] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[6]  (
	.A(OPB_ADDR[6]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[6]),
	.Y(N_159_i)
);
defparam \OPB_ADDR_RNO[6] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[5]  (
	.A(OPB_ADDR[5]),
	.B(N_374),
	.C(N_405),
	.D(rx_fifo_data[5]),
	.Y(N_151_i)
);
defparam \OPB_ADDR_RNO[5] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[31]  (
	.A(OPB_ADDR[31]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[7]),
	.Y(N_100_i)
);
defparam \OPB_ADDR_RNO[31] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[30]  (
	.A(OPB_ADDR[30]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[6]),
	.Y(N_170_i)
);
defparam \OPB_ADDR_RNO[30] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[29]  (
	.A(OPB_ADDR[29]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[5]),
	.Y(N_169_i)
);
defparam \OPB_ADDR_RNO[29] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[28]  (
	.A(OPB_ADDR[28]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[4]),
	.Y(N_147_i)
);
defparam \OPB_ADDR_RNO[28] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[27]  (
	.A(OPB_ADDR[27]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[3]),
	.Y(N_224_i)
);
defparam \OPB_ADDR_RNO[27] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[26]  (
	.A(OPB_ADDR[26]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[2]),
	.Y(N_293_i)
);
defparam \OPB_ADDR_RNO[26] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[25]  (
	.A(OPB_ADDR[25]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[1]),
	.Y(N_168_i)
);
defparam \OPB_ADDR_RNO[25] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[24]  (
	.A(OPB_ADDR[24]),
	.B(N_393),
	.C(N_405),
	.D(rx_fifo_data[0]),
	.Y(N_222_i)
);
defparam \OPB_ADDR_RNO[24] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[23]  (
	.A(OPB_ADDR[23]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[7]),
	.Y(N_167_i)
);
defparam \OPB_ADDR_RNO[23] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[22]  (
	.A(OPB_ADDR[22]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[6]),
	.Y(N_166_i)
);
defparam \OPB_ADDR_RNO[22] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[21]  (
	.A(OPB_ADDR[21]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[5]),
	.Y(N_98_i)
);
defparam \OPB_ADDR_RNO[21] .INIT=16'h0B08;
// @13:241
  CFG4 \OPB_ADDR_RNO[20]  (
	.A(OPB_ADDR[20]),
	.B(N_403),
	.C(N_405),
	.D(rx_fifo_data[4]),
	.Y(N_146_i)
);
defparam \OPB_ADDR_RNO[20] .INIT=16'h0B08;
// @13:84
  CFG4 \next_state_12_i_i_0_a2_3[0]  (
	.A(next_state_1),
	.B(next_state58),
	.C(next_state_12_i_i_0_a2_3_0_Z[0]),
	.D(next_state20),
	.Y(N_1328)
);
defparam \next_state_12_i_i_0_a2_3[0] .INIT=16'h4000;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[10]  (
	.A(N_904),
	.B(OPB_DO[10]),
	.C(N_408),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[10])
);
defparam \OPB_DO_6_1_0_0[10] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[9]  (
	.A(N_904),
	.B(OPB_DO[9]),
	.C(N_408),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[9])
);
defparam \OPB_DO_6_1_0_0[9] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[13]  (
	.A(N_904),
	.B(OPB_DO[13]),
	.C(N_408),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[13])
);
defparam \OPB_DO_6_1_0_0[13] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[14]  (
	.A(N_904),
	.B(OPB_DO[14]),
	.C(N_408),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[14])
);
defparam \OPB_DO_6_1_0_0[14] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[12]  (
	.A(N_904),
	.B(OPB_DO[12]),
	.C(N_408),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[12])
);
defparam \OPB_DO_6_1_0_0[12] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[15]  (
	.A(N_904),
	.B(OPB_DO[15]),
	.C(N_408),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[15])
);
defparam \OPB_DO_6_1_0_0[15] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[11]  (
	.A(N_904),
	.B(OPB_DO[11]),
	.C(N_408),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[11])
);
defparam \OPB_DO_6_1_0_0[11] .INIT=16'hEAC0;
// @13:226
  CFG4 \OPB_DO_6_1_0_0[8]  (
	.A(N_904),
	.B(OPB_DO[8]),
	.C(N_408),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[8])
);
defparam \OPB_DO_6_1_0_0[8] .INIT=16'hEAC0;
// @13:84
  CFG4 \next_state_12_i_0_0_m2[1]  (
	.A(next_state_1),
	.B(next_state58),
	.C(state[2]),
	.D(N_443),
	.Y(N_558)
);
defparam \next_state_12_i_0_0_m2[1] .INIT=16'h7F70;
// @13:84
  CFG4 \next_state_12_i_i_0_1[0]  (
	.A(N_959),
	.B(next_state20),
	.C(byte_cnt_RNIMB08O_Z[3]),
	.D(N_1328),
	.Y(next_state_12_i_i_0_1_Z[0])
);
defparam \next_state_12_i_i_0_1[0] .INIT=16'hFF08;
// @13:74
  CFG4 \state_RNO[2]  (
	.A(N_460),
	.B(N_804),
	.C(state[0]),
	.D(N_553),
	.Y(N_269_i)
);
defparam \state_RNO[2] .INIT=16'h0031;
// @13:163
  CFG3 \byte_cnt_RNO[0]  (
	.A(byte_cnt_Z[0]),
	.B(un1_byte_header7_0_0_0_a2_Z),
	.C(N_331),
	.Y(N_391_i)
);
defparam \byte_cnt_RNO[0] .INIT=8'h21;
// @13:84
  CFG4 \next_state_12_i_i_0_2[0]  (
	.A(N_468),
	.B(N_912),
	.C(next_state_12_i_i_0_1_Z[0]),
	.D(N_582),
	.Y(next_state_12_i_i_0_2_Z[0])
);
defparam \next_state_12_i_i_0_2[0] .INIT=16'hFFF8;
// @13:265
  CFG3 OPB_RE_3_0_a3_0_a2_0_a2 (
	.A(N_1328),
	.B(byte_header_Z[0]),
	.C(N_443),
	.Y(OPB_RE_3)
);
defparam OPB_RE_3_0_a3_0_a2_0_a2.INIT=8'h08;
// @13:265
  CFG3 OPB_WE_3_0_a3_0_a2_0_a2 (
	.A(N_1328),
	.B(byte_header_Z[0]),
	.C(N_443),
	.Y(OPB_WE_3)
);
defparam OPB_WE_3_0_a3_0_a2_0_a2.INIT=8'h02;
// @13:163
  CFG3 \byte_cnt_RNO[2]  (
	.A(byte_cnt_Z[2]),
	.B(un1_byte_header7_0_0_0_a2_Z),
	.C(N_427),
	.Y(N_275_i)
);
defparam \byte_cnt_RNO[2] .INIT=8'h21;
// @13:163
  CFG4 \byte_cnt_RNO[1]  (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[0]),
	.C(un1_byte_header7_0_0_0_a2_Z),
	.D(N_331),
	.Y(N_389_i)
);
defparam \byte_cnt_RNO[1] .INIT=16'h0A06;
// @13:84
  CFG4 \next_state_12_i_i_0[0]  (
	.A(N_897),
	.B(next_state_12_i_i_0_2_Z[0]),
	.C(state[1]),
	.D(N_460),
	.Y(N_23)
);
defparam \next_state_12_i_i_0[0] .INIT=16'hECCC;
// @13:163
  CFG4 \byte_cnt_RNO[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(un1_byte_header7_0_0_0_a2_Z),
	.D(N_427),
	.Y(N_277_i)
);
defparam \byte_cnt_RNO[3] .INIT=16'h0A06;
// @13:74
  CFG4 \state_RNO[1]  (
	.A(next_state20),
	.B(state[1]),
	.C(next_state_12_i_0_0_0_Z[1]),
	.D(N_558),
	.Y(N_279_i)
);
defparam \state_RNO[1] .INIT=16'h0D0F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_read */

module msg_write (
  ping_counter_0,
  OPB_DI,
  OPB_DO,
  OPB_ADDR,
  N_214,
  N_960,
  N_575,
  N_532_i,
  N_1317,
  N_561_i,
  N_1327,
  N_34_i,
  N_21_i_0,
  m45_i_0_0_0,
  N_1333,
  CO0,
  N_563,
  N_1331,
  N_334,
  N_211,
  N_306,
  N_736,
  N_737,
  OPB_RE,
  tx_fifo_full,
  OPB_WE,
  N_94_1,
  OPB_WE_i,
  TX_FIFO_WR_FROM_OPB,
  SYS_CLK,
  DBUG_HEADER6_c,
  RESET_N_c
)
;
input ping_counter_0 ;
input [15:0] OPB_DI ;
input [31:0] OPB_DO ;
input [31:0] OPB_ADDR ;
output N_214 ;
input N_960 ;
input N_575 ;
output N_532_i ;
input N_1317 ;
output N_561_i ;
input N_1327 ;
output N_34_i ;
output N_21_i_0 ;
output m45_i_0_0_0 ;
input N_1333 ;
input CO0 ;
output N_563 ;
input N_1331 ;
input N_334 ;
output N_211 ;
input N_306 ;
input N_736 ;
input N_737 ;
input OPB_RE ;
input tx_fifo_full ;
input OPB_WE ;
input N_94_1 ;
input OPB_WE_i ;
output TX_FIFO_WR_FROM_OPB ;
input SYS_CLK ;
input DBUG_HEADER6_c ;
input RESET_N_c ;
wire ping_counter_0 ;
wire N_214 ;
wire N_960 ;
wire N_575 ;
wire N_532_i ;
wire N_1317 ;
wire N_561_i ;
wire N_1327 ;
wire N_34_i ;
wire N_21_i_0 ;
wire m45_i_0_0_0 ;
wire N_1333 ;
wire CO0 ;
wire N_563 ;
wire N_1331 ;
wire N_334 ;
wire N_211 ;
wire N_306 ;
wire N_736 ;
wire N_737 ;
wire OPB_RE ;
wire tx_fifo_full ;
wire OPB_WE ;
wire N_94_1 ;
wire OPB_WE_i ;
wire TX_FIFO_WR_FROM_OPB ;
wire SYS_CLK ;
wire DBUG_HEADER6_c ;
wire RESET_N_c ;
wire [7:0] timeout_cnt_Z;
wire [7:7] timeout_cnt_s_Z;
wire [6:0] timeout_cnt_s;
wire [6:0] state_Z;
wire [1:1] state_ns;
wire [0:0] tx_header_Z;
wire [0:0] tx_tail_Z;
wire [31:0] tx_data_Z;
wire [7:0] tx_data_5;
wire [31:0] tx_addr_Z;
wire [7:0] TX_FIFO_DATA_FROM_OPB;
wire [7:0] TX_FIFO_DATA_6;
wire [3:0] byte_cnt_Z;
wire [0:0] timeout_cnt_cry_cy_S_0;
wire [0:0] timeout_cnt_cry_cy_Y_0;
wire [6:0] timeout_cnt_cry_Z;
wire [6:0] timeout_cnt_cry_Y_0;
wire [7:7] timeout_cnt_s_FCO_0;
wire [7:7] timeout_cnt_s_Y_0;
wire [0:0] state_ns_i_0_0_0_o2_Z;
wire [1:1] state_ns_0_0_0_a2_0_0_Z;
wire [6:6] state_ns_i_o3_1_0_Z;
wire [0:0] TX_FIFO_DATA_6_iv_0_0_0_0_Z;
wire [15:8] tx_data_5_i_0_0_0_Z;
wire [3:3] state_ns_i_0_0_0_1_Z;
wire VCC ;
wire N_717_i ;
wire GND ;
wire N_754 ;
wire N_114_i ;
wire N_112_i ;
wire N_109_i ;
wire N_106_i ;
wire N_119_i ;
wire un1_OPB_WE_2_i ;
wire N_115_i ;
wire N_79_i ;
wire N_77_i ;
wire N_141_i ;
wire N_313_i ;
wire N_173_i ;
wire N_22_i ;
wire N_171_i ;
wire N_156_i ;
wire N_75_i ;
wire N_148_i ;
wire N_19_i ;
wire N_155_i ;
wire N_140_i ;
wire N_321_i ;
wire un1_OPB_WE_3_i ;
wire N_323_i ;
wire N_139_i ;
wire N_325_i ;
wire N_327_i ;
wire N_150_i ;
wire N_179_i ;
wire N_123_i ;
wire N_241_i ;
wire N_149_i ;
wire N_121_i ;
wire N_119_i_0 ;
wire N_177_i ;
wire N_117_i ;
wire N_175_i ;
wire N_864 ;
wire N_863 ;
wire N_862 ;
wire N_861 ;
wire N_860 ;
wire N_859 ;
wire N_858 ;
wire N_857 ;
wire N_856 ;
wire N_855 ;
wire N_854 ;
wire N_518 ;
wire N_315_i ;
wire N_317_i ;
wire N_319_i ;
wire N_876 ;
wire N_875 ;
wire N_874 ;
wire N_873 ;
wire N_872 ;
wire N_871 ;
wire N_870 ;
wire N_869 ;
wire N_868 ;
wire N_867 ;
wire N_866 ;
wire N_865 ;
wire N_239_i ;
wire N_237_i ;
wire N_235_i ;
wire N_233_i ;
wire timeout_cnt_cry_cy ;
wire N_759 ;
wire N_763 ;
wire N_421 ;
wire N_769 ;
wire N_335 ;
wire N_765 ;
wire N_761 ;
wire N_417 ;
wire N_576 ;
wire N_442 ;
wire N_423 ;
wire N_589 ;
wire N_384 ;
wire timeout_cnt12 ;
wire N_807_1 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
// @14:235
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s_Z[7]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[6]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[5]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[4]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[3]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[2]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[1]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[0]),
	.EN(N_717_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(state_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_754),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_114_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_112_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:222
  SLE TX_FIFO_WR (
	.Q(TX_FIFO_WR_FROM_OPB),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:74
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_119_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:152
  SLE \tx_header[0]  (
	.Q(tx_header_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_WE_i),
	.EN(N_94_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:152
  SLE \tx_tail[0]  (
	.Q(tx_tail_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(OPB_WE),
	.EN(N_94_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[6]  (
	.Q(tx_data_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[6]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[5]  (
	.Q(tx_data_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[5]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[4]  (
	.Q(tx_data_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[4]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[3]  (
	.Q(tx_data_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[3]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[2]  (
	.Q(tx_data_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[2]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[1]  (
	.Q(tx_data_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[1]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[0]  (
	.Q(tx_data_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[0]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[21]  (
	.Q(tx_data_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_115_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[20]  (
	.Q(tx_data_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_79_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[19]  (
	.Q(tx_data_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_77_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[18]  (
	.Q(tx_data_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_141_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[17]  (
	.Q(tx_data_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_313_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[16]  (
	.Q(tx_data_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_173_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[15]  (
	.Q(tx_data_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_22_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[14]  (
	.Q(tx_data_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_171_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[13]  (
	.Q(tx_data_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_156_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[12]  (
	.Q(tx_data_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_75_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[11]  (
	.Q(tx_data_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_148_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[10]  (
	.Q(tx_data_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_19_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[9]  (
	.Q(tx_data_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_155_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[8]  (
	.Q(tx_data_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_140_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[7]  (
	.Q(tx_data_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(tx_data_5[7]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[4]  (
	.Q(tx_addr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_321_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[3]  (
	.Q(tx_addr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_323_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[2]  (
	.Q(tx_addr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_139_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[1]  (
	.Q(tx_addr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_325_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[0]  (
	.Q(tx_addr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_327_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[31]  (
	.Q(tx_data_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_150_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[30]  (
	.Q(tx_data_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_179_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[29]  (
	.Q(tx_data_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_123_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[28]  (
	.Q(tx_data_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_241_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[27]  (
	.Q(tx_data_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_149_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[26]  (
	.Q(tx_data_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_121_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[25]  (
	.Q(tx_data_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_119_i_0),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[24]  (
	.Q(tx_data_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_177_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[23]  (
	.Q(tx_data_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_117_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:186
  SLE \tx_data[22]  (
	.Q(tx_data_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_175_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[19]  (
	.Q(tx_addr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_864),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[18]  (
	.Q(tx_addr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_863),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[17]  (
	.Q(tx_addr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_862),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[16]  (
	.Q(tx_addr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_861),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[15]  (
	.Q(tx_addr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_860),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[14]  (
	.Q(tx_addr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_859),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[13]  (
	.Q(tx_addr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_858),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[12]  (
	.Q(tx_addr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_857),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[11]  (
	.Q(tx_addr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_856),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[10]  (
	.Q(tx_addr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_855),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[9]  (
	.Q(tx_addr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_854),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[8]  (
	.Q(tx_addr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_518),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[7]  (
	.Q(tx_addr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_315_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[6]  (
	.Q(tx_addr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_317_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[5]  (
	.Q(tx_addr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_319_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[31]  (
	.Q(tx_addr_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_876),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[30]  (
	.Q(tx_addr_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_875),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[29]  (
	.Q(tx_addr_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_874),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[28]  (
	.Q(tx_addr_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_873),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[27]  (
	.Q(tx_addr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_872),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[26]  (
	.Q(tx_addr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_871),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[25]  (
	.Q(tx_addr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_870),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[24]  (
	.Q(tx_addr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_869),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[23]  (
	.Q(tx_addr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_868),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[22]  (
	.Q(tx_addr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_867),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[21]  (
	.Q(tx_addr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_866),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:171
  SLE \tx_addr[20]  (
	.Q(tx_addr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_865),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[2]  (
	.Q(TX_FIFO_DATA_FROM_OPB[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[1]  (
	.Q(TX_FIFO_DATA_FROM_OPB[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[0]  (
	.Q(TX_FIFO_DATA_FROM_OPB[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:135
  SLE \byte_cnt[3]  (
	.Q(byte_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_239_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:135
  SLE \byte_cnt[2]  (
	.Q(byte_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_237_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:135
  SLE \byte_cnt[1]  (
	.Q(byte_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_235_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:135
  SLE \byte_cnt[0]  (
	.Q(byte_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_233_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[7]  (
	.Q(TX_FIFO_DATA_FROM_OPB[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[6]  (
	.Q(TX_FIFO_DATA_FROM_OPB[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[5]  (
	.Q(TX_FIFO_DATA_FROM_OPB[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[4]  (
	.Q(TX_FIFO_DATA_FROM_OPB[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:203
  SLE \TX_FIFO_DATA[3]  (
	.Q(TX_FIFO_DATA_FROM_OPB[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(TX_FIFO_DATA_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:235
  ARI1 \timeout_cnt_cry_cy[0]  (
	.FCO(timeout_cnt_cry_cy),
	.S(timeout_cnt_cry_cy_S_0[0]),
	.Y(timeout_cnt_cry_cy_Y_0[0]),
	.B(state_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \timeout_cnt_cry_cy[0] .INIT=20'h45500;
// @14:235
  ARI1 \timeout_cnt_cry[0]  (
	.FCO(timeout_cnt_cry_Z[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_cry_Y_0[0]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_cry[0] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_cry[1]  (
	.FCO(timeout_cnt_cry_Z[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_cry_Y_0[1]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[0])
);
defparam \timeout_cnt_cry[1] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_cry[2]  (
	.FCO(timeout_cnt_cry_Z[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_cry_Y_0[2]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[1])
);
defparam \timeout_cnt_cry[2] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_cry[3]  (
	.FCO(timeout_cnt_cry_Z[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_cry_Y_0[3]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[2])
);
defparam \timeout_cnt_cry[3] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_cry[4]  (
	.FCO(timeout_cnt_cry_Z[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_cry_Y_0[4]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[3])
);
defparam \timeout_cnt_cry[4] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_cry[5]  (
	.FCO(timeout_cnt_cry_Z[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_cry_Y_0[5]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[4])
);
defparam \timeout_cnt_cry[5] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_s[7]  (
	.FCO(timeout_cnt_s_FCO_0[7]),
	.S(timeout_cnt_s_Z[7]),
	.Y(timeout_cnt_s_Y_0[7]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[6])
);
defparam \timeout_cnt_s[7] .INIT=20'h44400;
// @14:235
  ARI1 \timeout_cnt_cry[6]  (
	.FCO(timeout_cnt_cry_Z[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_cry_Y_0[6]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[5])
);
defparam \timeout_cnt_cry[6] .INIT=20'h44400;
// @14:74
  CFG4 \state_ns_i_0_0_0_o2[0]  (
	.A(state_Z[1]),
	.B(state_Z[4]),
	.C(state_Z[3]),
	.D(state_Z[2]),
	.Y(state_ns_i_0_0_0_o2_Z[0])
);
defparam \state_ns_i_0_0_0_o2[0] .INIT=16'hFFFE;
// @14:74
  CFG2 \state_ns_0_0_0_a2_0_0[1]  (
	.A(tx_fifo_full),
	.B(state_Z[1]),
	.Y(state_ns_0_0_0_a2_0_0_Z[1])
);
defparam \state_ns_0_0_0_a2_0_0[1] .INIT=4'h8;
// @14:74
  CFG2 \state_ns_i_o3_1_0[6]  (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[4]),
	.Y(state_ns_i_o3_1_0_Z[6])
);
defparam \state_ns_i_o3_1_0[6] .INIT=4'hE;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[1]  (
	.A(state_Z[3]),
	.B(tx_data_Z[25]),
	.Y(N_759)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[1] .INIT=4'h8;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[6]  (
	.A(state_Z[3]),
	.B(tx_data_Z[30]),
	.Y(N_763)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[6] .INIT=4'h8;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[4]  (
	.A(state_Z[3]),
	.B(tx_data_Z[28]),
	.Y(N_421)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[4] .INIT=4'h8;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[3]  (
	.A(state_Z[3]),
	.B(tx_data_Z[27]),
	.Y(N_769)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[3] .INIT=4'h8;
// @14:74
  CFG2 \state_ns_i_0_0_0_o2[3]  (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.Y(N_335)
);
defparam \state_ns_i_0_0_0_o2[3] .INIT=4'hE;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[5]  (
	.A(state_Z[3]),
	.B(tx_data_Z[29]),
	.Y(N_765)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[5] .INIT=4'h8;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[7]  (
	.A(state_Z[3]),
	.B(tx_data_Z[31]),
	.Y(N_761)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[7] .INIT=4'h8;
// @14:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_1_a2[2]  (
	.A(state_Z[3]),
	.B(tx_data_Z[26]),
	.Y(N_417)
);
defparam \TX_FIFO_DATA_6_0_iv_0_1_a2[2] .INIT=4'h8;
// @14:207
  CFG2 \TX_FIFO_DATA_6_iv_0_0_0_a2[0]  (
	.A(state_Z[3]),
	.B(tx_data_Z[24]),
	.Y(N_576)
);
defparam \TX_FIFO_DATA_6_iv_0_0_0_a2[0] .INIT=4'h8;
// @14:207
  CFG4 \TX_FIFO_DATA_6_iv_0_0_0_0[0]  (
	.A(tx_tail_Z[0]),
	.B(tx_header_Z[0]),
	.C(state_Z[4]),
	.D(state_Z[1]),
	.Y(TX_FIFO_DATA_6_iv_0_0_0_0_Z[0])
);
defparam \TX_FIFO_DATA_6_iv_0_0_0_0[0] .INIT=16'hECA0;
// @14:74
  CFG3 \state_ns_i_i_a3_0_a2_0_o2[4]  (
	.A(byte_cnt_Z[0]),
	.B(tx_fifo_full),
	.C(byte_cnt_Z[1]),
	.Y(N_442)
);
defparam \state_ns_i_i_a3_0_a2_0_o2[4] .INIT=8'hFE;
// @14:139
  CFG3 \byte_cnt_4_i_0_0_o2[2]  (
	.A(byte_cnt_Z[0]),
	.B(tx_fifo_full),
	.C(byte_cnt_Z[1]),
	.Y(N_423)
);
defparam \byte_cnt_4_i_0_0_o2[2] .INIT=8'hDF;
// @14:74
  CFG3 \state_ns_i_0_0_0_a2[2]  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(tx_fifo_full),
	.Y(N_589)
);
defparam \state_ns_i_0_0_0_a2[2] .INIT=8'h51;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[31]  (
	.A(N_94_1),
	.B(tx_addr_Z[23]),
	.C(OPB_ADDR[31]),
	.Y(N_876)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[31] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[30]  (
	.A(N_94_1),
	.B(tx_addr_Z[22]),
	.C(OPB_ADDR[30]),
	.Y(N_875)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[30] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[29]  (
	.A(N_94_1),
	.B(tx_addr_Z[21]),
	.C(OPB_ADDR[29]),
	.Y(N_874)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[29] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[28]  (
	.A(N_94_1),
	.B(tx_addr_Z[20]),
	.C(OPB_ADDR[28]),
	.Y(N_873)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[28] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[27]  (
	.A(N_94_1),
	.B(tx_addr_Z[19]),
	.C(OPB_ADDR[27]),
	.Y(N_872)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[27] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[26]  (
	.A(N_94_1),
	.B(tx_addr_Z[18]),
	.C(OPB_ADDR[26]),
	.Y(N_871)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[26] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[25]  (
	.A(N_94_1),
	.B(tx_addr_Z[17]),
	.C(OPB_ADDR[25]),
	.Y(N_870)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[25] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[24]  (
	.A(N_94_1),
	.B(tx_addr_Z[16]),
	.C(OPB_ADDR[24]),
	.Y(N_869)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[24] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[23]  (
	.A(N_94_1),
	.B(tx_addr_Z[15]),
	.C(OPB_ADDR[23]),
	.Y(N_868)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[23] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[22]  (
	.A(N_94_1),
	.B(tx_addr_Z[14]),
	.C(OPB_ADDR[22]),
	.Y(N_867)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[22] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[21]  (
	.A(N_94_1),
	.B(tx_addr_Z[13]),
	.C(OPB_ADDR[21]),
	.Y(N_866)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[21] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[20]  (
	.A(N_94_1),
	.B(tx_addr_Z[12]),
	.C(OPB_ADDR[20]),
	.Y(N_865)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[20] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[19]  (
	.A(N_94_1),
	.B(tx_addr_Z[11]),
	.C(OPB_ADDR[19]),
	.Y(N_864)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[19] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[17]  (
	.A(N_94_1),
	.B(tx_addr_Z[9]),
	.C(OPB_ADDR[17]),
	.Y(N_862)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[17] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[16]  (
	.A(N_94_1),
	.B(tx_addr_Z[8]),
	.C(OPB_ADDR[16]),
	.Y(N_861)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[16] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[15]  (
	.A(N_94_1),
	.B(tx_addr_Z[7]),
	.C(OPB_ADDR[15]),
	.Y(N_860)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[15] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[14]  (
	.A(N_94_1),
	.B(tx_addr_Z[6]),
	.C(OPB_ADDR[14]),
	.Y(N_859)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[14] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[13]  (
	.A(N_94_1),
	.B(tx_addr_Z[5]),
	.C(OPB_ADDR[13]),
	.Y(N_858)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[13] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[12]  (
	.A(N_94_1),
	.B(tx_addr_Z[4]),
	.C(OPB_ADDR[12]),
	.Y(N_857)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[12] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[11]  (
	.A(N_94_1),
	.B(tx_addr_Z[3]),
	.C(OPB_ADDR[11]),
	.Y(N_856)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[11] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[9]  (
	.A(N_94_1),
	.B(tx_addr_Z[1]),
	.C(OPB_ADDR[9]),
	.Y(N_854)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[9] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[8]  (
	.A(N_94_1),
	.B(tx_addr_Z[0]),
	.C(OPB_ADDR[8]),
	.Y(N_518)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[8] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[18]  (
	.A(N_94_1),
	.B(tx_addr_Z[10]),
	.C(OPB_ADDR[18]),
	.Y(N_863)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[18] .INIT=8'hE4;
// @14:175
  CFG3 \tx_addr_4_i_m2_i_m2_i_m2[10]  (
	.A(N_94_1),
	.B(tx_addr_Z[2]),
	.C(OPB_ADDR[10]),
	.Y(N_855)
);
defparam \tx_addr_4_i_m2_i_m2_i_m2[10] .INIT=8'hE4;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[15]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[7]),
	.D(OPB_DO[15]),
	.Y(tx_data_5_i_0_0_0_Z[15])
);
defparam \tx_data_5_i_0_0_0[15] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[9]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[1]),
	.D(OPB_DO[9]),
	.Y(tx_data_5_i_0_0_0_Z[9])
);
defparam \tx_data_5_i_0_0_0[9] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[8]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[0]),
	.D(OPB_DO[8]),
	.Y(tx_data_5_i_0_0_0_Z[8])
);
defparam \tx_data_5_i_0_0_0[8] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[12]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[4]),
	.D(OPB_DO[12]),
	.Y(tx_data_5_i_0_0_0_Z[12])
);
defparam \tx_data_5_i_0_0_0[12] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[11]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[3]),
	.D(OPB_DO[11]),
	.Y(tx_data_5_i_0_0_0_Z[11])
);
defparam \tx_data_5_i_0_0_0[11] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[13]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[5]),
	.D(OPB_DO[13]),
	.Y(tx_data_5_i_0_0_0_Z[13])
);
defparam \tx_data_5_i_0_0_0[13] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[10]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[2]),
	.D(OPB_DO[10]),
	.Y(tx_data_5_i_0_0_0_Z[10])
);
defparam \tx_data_5_i_0_0_0[10] .INIT=16'h03AB;
// @14:190
  CFG4 \tx_data_5_i_0_0_0[14]  (
	.A(OPB_WE),
	.B(N_94_1),
	.C(tx_data_Z[6]),
	.D(OPB_DO[14]),
	.Y(tx_data_5_i_0_0_0_Z[14])
);
defparam \tx_data_5_i_0_0_0[14] .INIT=16'h03AB;
// @14:74
  CFG3 \state_ns_i_0_0_0_o2_0[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_442),
	.Y(N_384)
);
defparam \state_ns_i_0_0_0_o2_0[3] .INIT=8'hFB;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[5]  (
	.A(tx_addr_Z[29]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_765),
	.Y(TX_FIFO_DATA_6[5])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[5] .INIT=16'hFFEC;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[7]  (
	.A(tx_addr_Z[31]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_761),
	.Y(TX_FIFO_DATA_6[7])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[7] .INIT=16'hFFEC;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[2]  (
	.A(tx_addr_Z[26]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_417),
	.Y(TX_FIFO_DATA_6[2])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[2] .INIT=16'hFFEC;
// @14:207
  CFG4 \TX_FIFO_DATA_6_iv_0_0_0[0]  (
	.A(state_Z[2]),
	.B(tx_addr_Z[24]),
	.C(TX_FIFO_DATA_6_iv_0_0_0_0_Z[0]),
	.D(N_576),
	.Y(TX_FIFO_DATA_6[0])
);
defparam \TX_FIFO_DATA_6_iv_0_0_0[0] .INIT=16'hFFF8;
// @14:242
  CFG4 timeout_cnt12lto7 (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[5]),
	.D(state_ns_i_o3_1_0_Z[6]),
	.Y(timeout_cnt12)
);
defparam timeout_cnt12lto7.INIT=16'h777F;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[1]  (
	.A(tx_addr_Z[25]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_759),
	.Y(TX_FIFO_DATA_6[1])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[1] .INIT=16'hFFEC;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[6]  (
	.A(tx_addr_Z[30]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_763),
	.Y(TX_FIFO_DATA_6[6])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[6] .INIT=16'hFFEC;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[4]  (
	.A(tx_addr_Z[28]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_421),
	.Y(TX_FIFO_DATA_6[4])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[4] .INIT=16'hFFEC;
// @14:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0_1[3]  (
	.A(tx_addr_Z[27]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_769),
	.Y(TX_FIFO_DATA_6[3])
);
defparam \TX_FIFO_DATA_6_0_iv_0_1[3] .INIT=16'hFFEC;
// @14:190
  CFG4 \tx_data_5_1_0_0[2]  (
	.A(OPB_WE),
	.B(OPB_DI[2]),
	.C(OPB_DO[2]),
	.D(OPB_RE),
	.Y(tx_data_5[2])
);
defparam \tx_data_5_1_0_0[2] .INIT=16'hE4A0;
// @14:190
  CFG4 \tx_data_5_1_0_0[3]  (
	.A(OPB_WE),
	.B(OPB_DI[3]),
	.C(OPB_DO[3]),
	.D(OPB_RE),
	.Y(tx_data_5[3])
);
defparam \tx_data_5_1_0_0[3] .INIT=16'hE4A0;
// @14:190
  CFG4 \tx_data_5_1_0_0[5]  (
	.A(OPB_WE),
	.B(OPB_DI[5]),
	.C(OPB_DO[5]),
	.D(OPB_RE),
	.Y(tx_data_5[5])
);
defparam \tx_data_5_1_0_0[5] .INIT=16'hE4A0;
// @14:190
  CFG4 \tx_data_5_1_0_0[6]  (
	.A(OPB_WE),
	.B(OPB_DI[6]),
	.C(OPB_DO[6]),
	.D(OPB_RE),
	.Y(tx_data_5[6])
);
defparam \tx_data_5_1_0_0[6] .INIT=16'hE4A0;
// @14:190
  CFG4 \tx_data_5_1_0_0[0]  (
	.A(OPB_WE),
	.B(OPB_DI[0]),
	.C(OPB_DO[0]),
	.D(OPB_RE),
	.Y(tx_data_5[0])
);
defparam \tx_data_5_1_0_0[0] .INIT=16'hE4A0;
// @14:190
  CFG4 \tx_data_5_1_0_0[4]  (
	.A(OPB_WE),
	.B(OPB_DI[4]),
	.C(OPB_DO[4]),
	.D(OPB_RE),
	.Y(tx_data_5[4])
);
defparam \tx_data_5_1_0_0[4] .INIT=16'hE4A0;
// @14:74
  CFG2 \state_ns_i_0_0_0_a2_0_1[3]  (
	.A(N_442),
	.B(byte_cnt_Z[3]),
	.Y(N_807_1)
);
defparam \state_ns_i_0_0_0_a2_0_1[3] .INIT=4'h4;
// @14:190
  CFG4 \tx_data_5_1_0_0[1]  (
	.A(OPB_WE),
	.B(OPB_DI[1]),
	.C(OPB_DO[1]),
	.D(OPB_RE),
	.Y(tx_data_5[1])
);
defparam \tx_data_5_1_0_0[1] .INIT=16'hE4A0;
// @14:190
  CFG4 \tx_data_5_1_0_0[7]  (
	.A(OPB_WE),
	.B(OPB_DI[7]),
	.C(OPB_DO[7]),
	.D(OPB_RE),
	.Y(tx_data_5[7])
);
defparam \tx_data_5_1_0_0[7] .INIT=16'hE4A0;
// @14:186
  CFG2 \state_RNIIHLD8[3]  (
	.A(N_94_1),
	.B(state_Z[3]),
	.Y(un1_OPB_WE_2_i)
);
defparam \state_RNIIHLD8[3] .INIT=4'hE;
// @14:171
  CFG2 \state_RNIHGLD8[2]  (
	.A(N_94_1),
	.B(state_Z[2]),
	.Y(un1_OPB_WE_3_i)
);
defparam \state_RNIHGLD8[2] .INIT=4'hE;
// @14:171
  CFG2 \tx_addr_RNO[4]  (
	.A(N_94_1),
	.B(OPB_ADDR[4]),
	.Y(N_321_i)
);
defparam \tx_addr_RNO[4] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[3]  (
	.A(N_94_1),
	.B(OPB_ADDR[3]),
	.Y(N_323_i)
);
defparam \tx_addr_RNO[3] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[2]  (
	.A(N_94_1),
	.B(OPB_ADDR[2]),
	.Y(N_139_i)
);
defparam \tx_addr_RNO[2] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[1]  (
	.A(N_94_1),
	.B(OPB_ADDR[1]),
	.Y(N_325_i)
);
defparam \tx_addr_RNO[1] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[0]  (
	.A(N_94_1),
	.B(OPB_ADDR[0]),
	.Y(N_327_i)
);
defparam \tx_addr_RNO[0] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[7]  (
	.A(N_94_1),
	.B(OPB_ADDR[7]),
	.Y(N_315_i)
);
defparam \tx_addr_RNO[7] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[6]  (
	.A(N_94_1),
	.B(OPB_ADDR[6]),
	.Y(N_317_i)
);
defparam \tx_addr_RNO[6] .INIT=4'h8;
// @14:171
  CFG2 \tx_addr_RNO[5]  (
	.A(N_94_1),
	.B(OPB_ADDR[5]),
	.Y(N_319_i)
);
defparam \tx_addr_RNO[5] .INIT=4'h8;
// @14:135
  CFG3 \byte_cnt_RNO[0]  (
	.A(tx_fifo_full),
	.B(state_ns_i_0_0_0_o2_Z[0]),
	.C(byte_cnt_Z[0]),
	.Y(N_233_i)
);
defparam \byte_cnt_RNO[0] .INIT=8'h84;
  CFG4 \TX_FIFO_DATA_RNIGUMJB1[5]  (
	.A(N_737),
	.B(N_736),
	.C(TX_FIFO_DATA_FROM_OPB[5]),
	.D(N_306),
	.Y(N_211)
);
defparam \TX_FIFO_DATA_RNIGUMJB1[5] .INIT=16'hFEEE;
// @14:186
  CFG4 \tx_data_RNO[21]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[13]),
	.D(OPB_DO[21]),
	.Y(N_115_i)
);
defparam \tx_data_RNO[21] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[20]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[12]),
	.D(OPB_DO[20]),
	.Y(N_79_i)
);
defparam \tx_data_RNO[20] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[19]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[11]),
	.D(OPB_DO[19]),
	.Y(N_77_i)
);
defparam \tx_data_RNO[19] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[18]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[10]),
	.D(OPB_DO[18]),
	.Y(N_141_i)
);
defparam \tx_data_RNO[18] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[17]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[9]),
	.D(OPB_DO[17]),
	.Y(N_313_i)
);
defparam \tx_data_RNO[17] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[16]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[8]),
	.D(OPB_DO[16]),
	.Y(N_173_i)
);
defparam \tx_data_RNO[16] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[31]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[23]),
	.D(OPB_DO[31]),
	.Y(N_150_i)
);
defparam \tx_data_RNO[31] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[30]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[22]),
	.D(OPB_DO[30]),
	.Y(N_179_i)
);
defparam \tx_data_RNO[30] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[29]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[21]),
	.D(OPB_DO[29]),
	.Y(N_123_i)
);
defparam \tx_data_RNO[29] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[28]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[20]),
	.D(OPB_DO[28]),
	.Y(N_241_i)
);
defparam \tx_data_RNO[28] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[27]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[19]),
	.D(OPB_DO[27]),
	.Y(N_149_i)
);
defparam \tx_data_RNO[27] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[26]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[18]),
	.D(OPB_DO[26]),
	.Y(N_121_i)
);
defparam \tx_data_RNO[26] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[25]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[17]),
	.D(OPB_DO[25]),
	.Y(N_119_i_0)
);
defparam \tx_data_RNO[25] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[24]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[16]),
	.D(OPB_DO[24]),
	.Y(N_177_i)
);
defparam \tx_data_RNO[24] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[23]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[15]),
	.D(OPB_DO[23]),
	.Y(N_117_i)
);
defparam \tx_data_RNO[23] .INIT=16'hDC10;
// @14:186
  CFG4 \tx_data_RNO[22]  (
	.A(OPB_RE),
	.B(OPB_WE),
	.C(tx_data_Z[14]),
	.D(OPB_DO[22]),
	.Y(N_175_i)
);
defparam \tx_data_RNO[22] .INIT=16'hDC10;
// @14:135
  CFG4 \byte_cnt_RNO[1]  (
	.A(tx_fifo_full),
	.B(state_ns_i_0_0_0_o2_Z[0]),
	.C(byte_cnt_Z[1]),
	.D(byte_cnt_Z[0]),
	.Y(N_235_i)
);
defparam \byte_cnt_RNO[1] .INIT=16'h84C0;
  CFG4 \TX_FIFO_DATA_RNI0CG651[4]  (
	.A(TX_FIFO_DATA_FROM_OPB[4]),
	.B(N_334),
	.C(N_1331),
	.D(N_306),
	.Y(N_563)
);
defparam \TX_FIFO_DATA_RNI0CG651[4] .INIT=16'h55F3;
  CFG4 \TX_FIFO_DATA_RNI5H8R11[0]  (
	.A(CO0),
	.B(TX_FIFO_DATA_FROM_OPB[0]),
	.C(N_1333),
	.D(N_306),
	.Y(m45_i_0_0_0)
);
defparam \TX_FIFO_DATA_RNI5H8R11[0] .INIT=16'hDC50;
// @14:74
  CFG4 \state_ns_i_0_0_0_1[3]  (
	.A(N_335),
	.B(byte_cnt_Z[2]),
	.C(timeout_cnt12),
	.D(N_807_1),
	.Y(state_ns_i_0_0_0_1_Z[3])
);
defparam \state_ns_i_0_0_0_1[3] .INIT=16'h7F5F;
// @14:74
  CFG4 \state_ns_i_i_a3_0_a2_0_a2[4]  (
	.A(N_807_1),
	.B(timeout_cnt12),
	.C(byte_cnt_Z[2]),
	.D(state_Z[3]),
	.Y(N_754)
);
defparam \state_ns_i_i_a3_0_a2_0_a2[4] .INIT=16'h0800;
// @14:74
  CFG4 \state_ns_0_0_0[1]  (
	.A(timeout_cnt12),
	.B(N_94_1),
	.C(state_Z[0]),
	.D(state_ns_0_0_0_a2_0_0_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0_0_0[1] .INIT=16'hEAC0;
// @14:74
  CFG4 \state_RNO[0]  (
	.A(state_Z[5]),
	.B(state_Z[6]),
	.C(N_94_1),
	.D(state_ns_i_0_0_0_o2_Z[0]),
	.Y(N_109_i)
);
defparam \state_RNO[0] .INIT=16'h00EF;
// @14:222
  CFG2 TX_FIFO_WR_RNO (
	.A(state_ns_i_0_0_0_o2_Z[0]),
	.B(tx_fifo_full),
	.Y(N_106_i)
);
defparam TX_FIFO_WR_RNO.INIT=4'h2;
// @14:74
  CFG3 \state_RNO[6]  (
	.A(N_335),
	.B(timeout_cnt12),
	.C(state_Z[1]),
	.Y(N_119_i)
);
defparam \state_RNO[6] .INIT=8'h32;
// @14:186
  CFG4 \tx_data_RNO[15]  (
	.A(tx_data_5_i_0_0_0_Z[15]),
	.B(OPB_DI[15]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_22_i)
);
defparam \tx_data_RNO[15] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[14]  (
	.A(tx_data_5_i_0_0_0_Z[14]),
	.B(OPB_DI[14]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_171_i)
);
defparam \tx_data_RNO[14] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[13]  (
	.A(tx_data_5_i_0_0_0_Z[13]),
	.B(OPB_DI[13]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_156_i)
);
defparam \tx_data_RNO[13] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[12]  (
	.A(tx_data_5_i_0_0_0_Z[12]),
	.B(OPB_DI[12]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_75_i)
);
defparam \tx_data_RNO[12] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[11]  (
	.A(tx_data_5_i_0_0_0_Z[11]),
	.B(OPB_DI[11]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_148_i)
);
defparam \tx_data_RNO[11] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[10]  (
	.A(tx_data_5_i_0_0_0_Z[10]),
	.B(OPB_DI[10]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_19_i)
);
defparam \tx_data_RNO[10] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[9]  (
	.A(tx_data_5_i_0_0_0_Z[9]),
	.B(OPB_DI[9]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_155_i)
);
defparam \tx_data_RNO[9] .INIT=16'h5545;
// @14:186
  CFG4 \tx_data_RNO[8]  (
	.A(tx_data_5_i_0_0_0_Z[8]),
	.B(OPB_DI[8]),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(N_140_i)
);
defparam \tx_data_RNO[8] .INIT=16'h5545;
// @14:135
  CFG3 \byte_cnt_RNO[2]  (
	.A(state_ns_i_0_0_0_o2_Z[0]),
	.B(byte_cnt_Z[2]),
	.C(N_423),
	.Y(N_237_i)
);
defparam \byte_cnt_RNO[2] .INIT=8'h82;
// @11:149
  CFG4 \TX_FIFO_DATA_RNIL0CFT[6]  (
	.A(TX_FIFO_DATA_FROM_OPB[6]),
	.B(ping_counter_0),
	.C(N_306),
	.D(N_737),
	.Y(N_21_i_0)
);
defparam \TX_FIFO_DATA_RNIL0CFT[6] .INIT=16'h00A3;
// @11:149
  CFG3 \TX_FIFO_DATA_RNIKVBFT[3]  (
	.A(N_1333),
	.B(TX_FIFO_DATA_FROM_OPB[3]),
	.C(N_306),
	.Y(N_34_i)
);
defparam \TX_FIFO_DATA_RNIKVBFT[3] .INIT=8'h45;
// @11:149
  CFG4 \TX_FIFO_DATA_RNI1DG651[2]  (
	.A(TX_FIFO_DATA_FROM_OPB[2]),
	.B(N_1327),
	.C(N_1331),
	.D(N_306),
	.Y(N_561_i)
);
defparam \TX_FIFO_DATA_RNI1DG651[2] .INIT=16'hAAFC;
// @11:149
  CFG4 \TX_FIFO_DATA_RNIK0DI91[1]  (
	.A(TX_FIFO_DATA_FROM_OPB[1]),
	.B(N_1317),
	.C(N_1331),
	.D(N_306),
	.Y(N_532_i)
);
defparam \TX_FIFO_DATA_RNIK0DI91[1] .INIT=16'hAA03;
  CFG4 \TX_FIFO_DATA_RNI1HGBK1[7]  (
	.A(N_575),
	.B(N_960),
	.C(TX_FIFO_DATA_FROM_OPB[7]),
	.D(N_306),
	.Y(N_214)
);
defparam \TX_FIFO_DATA_RNI1HGBK1[7] .INIT=16'hFEEE;
// @14:235
  CFG3 timeout_cnt12lto7_RNICBBDF (
	.A(timeout_cnt12),
	.B(state_ns_i_0_0_0_o2_Z[0]),
	.C(state_Z[0]),
	.Y(N_717_i)
);
defparam timeout_cnt12lto7_RNICBBDF.INIT=8'hF8;
// @14:74
  CFG4 \state_RNO[2]  (
	.A(timeout_cnt12),
	.B(N_384),
	.C(state_Z[1]),
	.D(N_589),
	.Y(N_112_i)
);
defparam \state_RNO[2] .INIT=16'h00A8;
// @14:135
  CFG4 \byte_cnt_RNO[3]  (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[3]),
	.C(state_ns_i_0_0_0_o2_Z[0]),
	.D(N_423),
	.Y(N_239_i)
);
defparam \byte_cnt_RNO[3] .INIT=16'hC060;
// @14:74
  CFG3 \state_RNO[3]  (
	.A(N_384),
	.B(state_ns_i_0_0_0_1_Z[3]),
	.C(state_Z[3]),
	.Y(N_114_i)
);
defparam \state_RNO[3] .INIT=8'h31;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_write */

module CLOCK_DIV_0 (
  PULSE_1HZ,
  DBUG_HEADER6_c,
  RESET_N_c
)
;
output PULSE_1HZ ;
input DBUG_HEADER6_c ;
input RESET_N_c ;
wire PULSE_1HZ ;
wire DBUG_HEADER6_c ;
wire RESET_N_c ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_2;
wire VCC ;
wire un5_cntr_cry_6_S_2 ;
wire GND ;
wire un1_cntrlto15_Z ;
wire un5_cntr_cry_5_S_2 ;
wire un5_cntr_cry_4_S_2 ;
wire un5_cntr_cry_3_S_2 ;
wire un5_cntr_cry_2_S_2 ;
wire un5_cntr_cry_1_S_2 ;
wire N_18_i ;
wire un5_cntr_s_15_S_2 ;
wire un5_cntr_cry_14_S_2 ;
wire un5_cntr_cry_13_S_2 ;
wire un5_cntr_cry_12_S_2 ;
wire un5_cntr_cry_11_S_2 ;
wire un5_cntr_cry_10_S_2 ;
wire un5_cntr_cry_9_S_2 ;
wire un5_cntr_cry_8_S_2 ;
wire un5_cntr_cry_7_S_2 ;
wire un5_cntr_s_1_341_FCO ;
wire un5_cntr_s_1_341_S ;
wire un5_cntr_s_1_341_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_2 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_2 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_2 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_2 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_2 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_2 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_2 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_2 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_2 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_2 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_2 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_2 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_2 ;
wire un5_cntr_s_15_FCO_2 ;
wire un5_cntr_s_15_Y_2 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_2 ;
wire un1_cntrlto15_5_Z ;
wire un1_cntrlto15_4_Z ;
wire un1_cntrlto7_3_Z ;
wire un1_cntrlto7_2_Z ;
// @6:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_2[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @6:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_5_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(cntr_4_fast_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE clkout (
	.Q(PULSE_1HZ),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(N_18_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_s_15_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_13_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_12_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_9_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_8_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_7_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @6:48
  ARI1 un5_cntr_s_1_341 (
	.FCO(un5_cntr_s_1_341_FCO),
	.S(un5_cntr_s_1_341_S),
	.Y(un5_cntr_s_1_341_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_341.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_2),
	.Y(un5_cntr_cry_1_Y_2),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_341_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_2),
	.Y(un5_cntr_cry_2_Y_2),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_2),
	.Y(un5_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_2),
	.Y(un5_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_2),
	.Y(un5_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_2),
	.Y(un5_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_2),
	.Y(un5_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_2),
	.Y(un5_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_2),
	.Y(un5_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_2),
	.Y(un5_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_2),
	.Y(un5_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_2),
	.Y(un5_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_2),
	.Y(un5_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_2),
	.S(un5_cntr_s_15_S_2),
	.Y(un5_cntr_s_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @6:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_2),
	.Y(un5_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @6:43
  CFG4 un1_cntrlto15_5 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_5_Z)
);
defparam un1_cntrlto15_5.INIT=16'h0001;
// @6:43
  CFG4 un1_cntrlto15_4 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_4_Z)
);
defparam un1_cntrlto15_4.INIT=16'h0001;
// @6:43
  CFG4 un1_cntrlto7_3 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[4]),
	.D(cntr_Z[3]),
	.Y(un1_cntrlto7_3_Z)
);
defparam un1_cntrlto7_3.INIT=16'h7FFF;
// @6:43
  CFG3 un1_cntrlto7_2 (
	.A(cntr_Z[5]),
	.B(cntr_Z[2]),
	.C(cntr_Z[1]),
	.Y(un1_cntrlto7_2_Z)
);
defparam un1_cntrlto7_2.INIT=8'h57;
// @6:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_4_Z),
	.B(un1_cntrlto7_3_Z),
	.C(un1_cntrlto7_2_Z),
	.D(un1_cntrlto15_5_Z),
	.Y(un1_cntrlto15_Z)
);
defparam un1_cntrlto15.INIT=16'hA800;
// @6:37
  CFG2 clkout_RNO (
	.A(un1_cntrlto15_Z),
	.B(PULSE_1HZ),
	.Y(N_18_i)
);
defparam clkout_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_0 */

module opb_emu_target (
  OPB_DI,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_18,
  OPB_ADDR_fast_15,
  OPB_ADDR_fast_14,
  OPB_ADDR_fast_13,
  rx_fifo_data,
  OPB_ADDR,
  OPB_DO,
  state_0_d0,
  state_0,
  ping_counter,
  TX_FIFO_WR_FROM_OPB,
  tx_fifo_full,
  N_211,
  N_21_i_0,
  N_34_i,
  N_561_i,
  N_532_i,
  N_214,
  OPB_ADDR_0_rep1,
  OPB_ADDR_18_rep1,
  OPB_RE_rep1,
  OPB_RE_fast,
  DBUG_HEADER6_c,
  rx_fifo_empty,
  N_331,
  N_31_i,
  N_203,
  OPB_RE,
  OPB_WE,
  N_399,
  SYS_CLK,
  RESET_N_c
)
;
input [15:0] OPB_DI ;
output OPB_ADDR_fast_0 ;
output OPB_ADDR_fast_18 ;
output OPB_ADDR_fast_15 ;
output OPB_ADDR_fast_14 ;
output OPB_ADDR_fast_13 ;
input [7:0] rx_fifo_data ;
output [31:0] OPB_ADDR ;
output [15:0] OPB_DO ;
output state_0_d0 ;
output [1:0] state_0 ;
output [3:2] ping_counter ;
output TX_FIFO_WR_FROM_OPB ;
input tx_fifo_full ;
output N_211 ;
output N_21_i_0 ;
output N_34_i ;
output N_561_i ;
output N_532_i ;
output N_214 ;
output OPB_ADDR_0_rep1 ;
output OPB_ADDR_18_rep1 ;
output OPB_RE_rep1 ;
output OPB_RE_fast ;
input DBUG_HEADER6_c ;
input rx_fifo_empty ;
output N_331 ;
output N_31_i ;
output N_203 ;
output OPB_RE ;
output OPB_WE ;
output N_399 ;
input SYS_CLK ;
input RESET_N_c ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_18 ;
wire OPB_ADDR_fast_15 ;
wire OPB_ADDR_fast_14 ;
wire OPB_ADDR_fast_13 ;
wire state_0_d0 ;
wire TX_FIFO_WR_FROM_OPB ;
wire tx_fifo_full ;
wire N_211 ;
wire N_21_i_0 ;
wire N_34_i ;
wire N_561_i ;
wire N_532_i ;
wire N_214 ;
wire OPB_ADDR_0_rep1 ;
wire OPB_ADDR_18_rep1 ;
wire OPB_RE_rep1 ;
wire OPB_RE_fast ;
wire DBUG_HEADER6_c ;
wire rx_fifo_empty ;
wire N_331 ;
wire N_31_i ;
wire N_203 ;
wire OPB_RE ;
wire OPB_WE ;
wire N_399 ;
wire SYS_CLK ;
wire RESET_N_c ;
wire [1:0] state_Z;
wire [1:1] state_RNO_Z;
wire [1:1] ping_counter_Z;
wire [0:0] ping_counter_3;
wire [2:2] ping_counter_RNIMOIFH_0_Z;
wire [31:16] OPB_DO_Z;
wire VCC ;
wire GND ;
wire N_104_i ;
wire pulse_1hz_r_Z ;
wire PULSE_1HZ ;
wire ping_mode_Z ;
wire N_94_1 ;
wire N_201_i ;
wire N_199_i ;
wire N_216_i ;
wire CO0 ;
wire N_547_i ;
wire N_306 ;
wire trigger_per1s_Z ;
wire N_1327 ;
wire N_737 ;
wire N_742 ;
wire N_1317 ;
wire N_1331 ;
wire N_334 ;
wire N_575 ;
wire N_736 ;
wire N_1333 ;
wire N_960 ;
wire m45_i_0_0_0 ;
wire N_563 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire OPB_WE_i ;
// @15:121
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(VCC),
	.EN(state_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:121
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_104_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:113
  SLE pulse_1hz_r (
	.Q(pulse_1hz_r_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(SYS_CLK),
	.D(PULSE_1HZ),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:96
  SLE ping_mode (
	.Q(ping_mode_Z),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(GND),
	.EN(N_94_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:152
  SLE \ping_counter_Z[3]  (
	.Q(ping_counter[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_201_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:152
  SLE \ping_counter_Z[2]  (
	.Q(ping_counter[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_199_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:152
  SLE \ping_counter[1]  (
	.Q(ping_counter_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_216_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:152
  SLE \ping_counter[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(ping_counter_3[0]),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:48
  CFG2 un136_TX_FIFO_DATA_0_o2 (
	.A(N_399),
	.B(N_547_i),
	.Y(N_306)
);
defparam un136_TX_FIFO_DATA_0_o2.INIT=4'hE;
  CFG2 \ping_counter_RNO[0]  (
	.A(ping_counter_RNIMOIFH_0_Z[2]),
	.B(CO0),
	.Y(ping_counter_3[0])
);
defparam \ping_counter_RNO[0] .INIT=4'h2;
  CFG2 \state_RNO[1]  (
	.A(state_Z[0]),
	.B(ping_mode_Z),
	.Y(state_RNO_Z[1])
);
defparam \state_RNO[1] .INIT=4'h1;
// @15:96
  CFG2 ping_mode_65_1 (
	.A(OPB_WE),
	.B(OPB_RE),
	.Y(N_94_1)
);
defparam ping_mode_65_1.INIT=4'hE;
// @15:118
  CFG2 trigger_per1s (
	.A(PULSE_1HZ),
	.B(pulse_1hz_r_Z),
	.Y(trigger_per1s_Z)
);
defparam trigger_per1s.INIT=4'h2;
  CFG3 \ping_counter_RNI24M3D[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter_Z[1]),
	.Y(N_1327)
);
defparam \ping_counter_RNI24M3D[2] .INIT=8'h04;
  CFG3 \ping_counter_RNITVA4E[3]  (
	.A(ping_counter[3]),
	.B(CO0),
	.C(N_306),
	.Y(N_737)
);
defparam \ping_counter_RNITVA4E[3] .INIT=8'h02;
  CFG3 \state_RNO_0[0]  (
	.A(ping_mode_Z),
	.B(state_Z[0]),
	.C(trigger_per1s_Z),
	.Y(N_742)
);
defparam \state_RNO_0[0] .INIT=8'h20;
  CFG4 \ping_counter_RNIMOIFH_1[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter_Z[1]),
	.D(CO0),
	.Y(N_1317)
);
defparam \ping_counter_RNIMOIFH_1[2] .INIT=16'h0444;
  CFG3 \ping_counter_RNI02M3D[3]  (
	.A(ping_counter[3]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.Y(N_1331)
);
defparam \ping_counter_RNI02M3D[3] .INIT=8'hA8;
  CFG2 un136_TX_FIFO_DATA_0_o2_RNO (
	.A(ping_counter[2]),
	.B(ping_counter[3]),
	.Y(N_547_i)
);
defparam un136_TX_FIFO_DATA_0_o2_RNO.INIT=4'h8;
  CFG3 \ping_counter_RNIV0M3D[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.Y(N_334)
);
defparam \ping_counter_RNIV0M3D[2] .INIT=8'h7F;
  CFG3 \ping_counter_RNIU0B4E[3]  (
	.A(ping_counter[3]),
	.B(ping_counter_Z[1]),
	.C(N_306),
	.Y(N_575)
);
defparam \ping_counter_RNIU0B4E[3] .INIT=8'h08;
  CFG4 \ping_counter_RNIHK7GI[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.D(N_306),
	.Y(N_736)
);
defparam \ping_counter_RNIHK7GI[2] .INIT=16'h00C4;
  CFG4 \ping_counter_RNIKN7GI[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter_Z[1]),
	.D(N_306),
	.Y(N_1333)
);
defparam \ping_counter_RNIKN7GI[2] .INIT=16'h00EA;
  CFG4 \ping_counter_RNIMOIFH[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter_Z[1]),
	.D(CO0),
	.Y(N_399)
);
defparam \ping_counter_RNIMOIFH[2] .INIT=16'hA001;
  CFG4 \ping_counter_RNIMOIFH_0[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter_Z[1]),
	.D(CO0),
	.Y(ping_counter_RNIMOIFH_0_Z[2])
);
defparam \ping_counter_RNIMOIFH_0[2] .INIT=16'h5777;
  CFG4 \ping_counter_RNIV318R[2]  (
	.A(ping_counter[2]),
	.B(ping_counter_Z[1]),
	.C(N_1327),
	.D(N_306),
	.Y(N_960)
);
defparam \ping_counter_RNIV318R[2] .INIT=16'h00F4;
// @15:152
  CFG3 \ping_counter_RNO[1]  (
	.A(ping_counter_RNIMOIFH_0_Z[2]),
	.B(ping_counter_Z[1]),
	.C(CO0),
	.Y(N_216_i)
);
defparam \ping_counter_RNO[1] .INIT=8'h28;
// @15:152
  CFG3 \ping_counter_RNO[3]  (
	.A(ping_counter_RNIMOIFH_0_Z[2]),
	.B(ping_counter[3]),
	.C(N_334),
	.Y(N_201_i)
);
defparam \ping_counter_RNO[3] .INIT=8'h82;
// @15:152
  CFG4 \ping_counter_RNO[2]  (
	.A(ping_counter_Z[1]),
	.B(ping_counter[2]),
	.C(ping_counter_RNIMOIFH_0_Z[2]),
	.D(CO0),
	.Y(N_199_i)
);
defparam \ping_counter_RNO[2] .INIT=16'h60C0;
  CFG4 \ping_counter_RNIMAHJF2[0]  (
	.A(CO0),
	.B(N_575),
	.C(m45_i_0_0_0),
	.D(N_960),
	.Y(N_203)
);
defparam \ping_counter_RNIMAHJF2[0] .INIT=16'hFEFC;
// @15:121
  CFG4 \state_RNO[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(ping_counter_RNIMOIFH_0_Z[2]),
	.D(N_742),
	.Y(N_104_i)
);
defparam \state_RNO[0] .INIT=16'h3320;
// @11:149
  CFG3 \ping_counter_RNIJ4EQ42[0]  (
	.A(N_960),
	.B(CO0),
	.C(N_563),
	.Y(N_31_i)
);
defparam \ping_counter_RNIJ4EQ42[0] .INIT=8'h0D;
// @15:65
  msg_read msg_read_inst (
	.state({state_0_d0, state_0[1:0]}),
	.OPB_DO({OPB_DO_Z[31:16], OPB_DO[15:0]}),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast_0),
	.OPB_ADDR_fast_18(OPB_ADDR_fast_18),
	.OPB_ADDR_fast_15(OPB_ADDR_fast_15),
	.OPB_ADDR_fast_14(OPB_ADDR_fast_14),
	.OPB_ADDR_fast_13(OPB_ADDR_fast_13),
	.N_331(N_331),
	.rx_fifo_empty(rx_fifo_empty),
	.OPB_RE_1z(OPB_RE),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.OPB_RE_fast_1z(OPB_RE_fast),
	.OPB_RE_rep1_1z(OPB_RE_rep1),
	.OPB_ADDR_18_rep1_1z(OPB_ADDR_18_rep1),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c),
	.OPB_ADDR_0_rep1_1z(OPB_ADDR_0_rep1),
	.OPB_WE_i(OPB_WE_i),
	.OPB_WE_1z(OPB_WE)
);
// @15:80
  msg_write msg_write_inst (
	.ping_counter_0(ping_counter_Z[1]),
	.OPB_DI(OPB_DI[15:0]),
	.OPB_DO({OPB_DO_Z[31:16], OPB_DO[15:0]}),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.N_214(N_214),
	.N_960(N_960),
	.N_575(N_575),
	.N_532_i(N_532_i),
	.N_1317(N_1317),
	.N_561_i(N_561_i),
	.N_1327(N_1327),
	.N_34_i(N_34_i),
	.N_21_i_0(N_21_i_0),
	.m45_i_0_0_0(m45_i_0_0_0),
	.N_1333(N_1333),
	.CO0(CO0),
	.N_563(N_563),
	.N_1331(N_1331),
	.N_334(N_334),
	.N_211(N_211),
	.N_306(N_306),
	.N_736(N_736),
	.N_737(N_737),
	.OPB_RE(OPB_RE),
	.tx_fifo_full(tx_fifo_full),
	.OPB_WE(OPB_WE),
	.N_94_1(N_94_1),
	.OPB_WE_i(OPB_WE_i),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.SYS_CLK(SYS_CLK),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_c(RESET_N_c)
);
// @15:105
  CLOCK_DIV_0 clkgen_1hz (
	.PULSE_1HZ(PULSE_1HZ),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_c(RESET_N_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* opb_emu_target */

module work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY (
  rgraynext,
  rbin,
  DATA_STREAM_IN,
  DATA_STREAM_OUT,
  N_61_i,
  N_64_i,
  N_63_i,
  N_62_i,
  DATA_STREAM_OUT_ACK,
  N_56,
  N_52_i,
  DBUG_HEADER2_c,
  tx_fifo_empty,
  DATA_STREAM_OUT_STB,
  DBUG_HEADER4_c,
  SYS_CLK,
  RESET_N_c
)
;
output [3:0] rgraynext ;
input [4:0] rbin ;
input [7:0] DATA_STREAM_IN ;
output [7:0] DATA_STREAM_OUT ;
output N_61_i ;
output N_64_i ;
output N_63_i ;
output N_62_i ;
input DATA_STREAM_OUT_ACK ;
output N_56 ;
output N_52_i ;
input DBUG_HEADER2_c ;
input tx_fifo_empty ;
output DATA_STREAM_OUT_STB ;
output DBUG_HEADER4_c ;
input SYS_CLK ;
input RESET_N_c ;
wire N_61_i ;
wire N_64_i ;
wire N_63_i ;
wire N_62_i ;
wire DATA_STREAM_OUT_ACK ;
wire N_56 ;
wire N_52_i ;
wire DBUG_HEADER2_c ;
wire tx_fifo_empty ;
wire DATA_STREAM_OUT_STB ;
wire DBUG_HEADER4_c ;
wire SYS_CLK ;
wire RESET_N_c ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [5:0] oversample_baud_counter_Z;
wire [0:0] oversample_baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:4] uart_tx_state_ns_Z;
wire [1:1] uart_tx_state_RNO_Z;
wire [3:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [0:0] baud_counter_4;
wire [1:0] uart_rx_filter_Z;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire un6_baud_tick ;
wire N_72 ;
wire N_76_i ;
wire un1_oversample_baud_counter_axbxc5_Z ;
wire un1_oversample_baud_counter_axbxc4_Z ;
wire un1_oversample_baud_counter_axbxc2_Z ;
wire N_81_mux_i ;
wire uart_tx_data_RNO_0_Z ;
wire uart_rx_bit_Z ;
wire uart_rx_bit_1 ;
wire un1_uart_rx_state_1_i_0_Z ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_Z ;
wire N_103_i ;
wire N_21_i_i ;
wire N_60_i ;
wire N_57_i ;
wire N_126_i_i ;
wire N_125_i_i ;
wire N_123_i_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_86_mux_i ;
wire N_41_i ;
wire N_80_mux_i ;
wire N_29_0_i ;
wire N_49_i ;
wire oversample_baud_counter6_3 ;
wire un1_oversample_baud_counter_c3_Z ;
wire N_86 ;
wire N_5_0 ;
wire un29_oversample_baud_tick ;
wire un1_uart_rx_state_1_i_a3_0 ;
wire m22_1 ;
wire N_92 ;
wire N_54 ;
wire N_69_i ;
wire N_45 ;
wire i18_mux ;
wire un4_uart_rx_sample_tick ;
wire m7_0_0 ;
wire m22_2 ;
wire N_104 ;
wire N_124 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(oversample_baud_counter_Z[0]),
	.Y(oversample_baud_counter_i[0])
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @27:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_state_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_72),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_76_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:300
  SLE \oversample_baud_counter[5]  (
	.Q(oversample_baud_counter_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un1_oversample_baud_counter_axbxc5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:300
  SLE \oversample_baud_counter[4]  (
	.Q(oversample_baud_counter_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un1_oversample_baud_counter_axbxc4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:300
  SLE \oversample_baud_counter[3]  (
	.Q(oversample_baud_counter_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(oversample_baud_counter_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:300
  SLE \oversample_baud_counter[2]  (
	.Q(oversample_baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(un1_oversample_baud_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:300
  SLE \oversample_baud_counter[1]  (
	.Q(oversample_baud_counter_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:300
  SLE \oversample_baud_counter[0]  (
	.Q(oversample_baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(oversample_baud_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE uart_tx_data (
	.Q(DBUG_HEADER4_c),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_81_mux_i),
	.EN(uart_tx_data_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_rx_bit_1),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(un1_uart_rx_state_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_103_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_21_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_60_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_57_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_126_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_125_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_123_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_86_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_41_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_80_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(baud_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_29_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_c),
	.CLK(SYS_CLK),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:304
  CFG4 \oversample_baud_counter_3[1]  (
	.A(oversample_baud_counter_Z[1]),
	.B(oversample_baud_counter_Z[3]),
	.C(oversample_baud_counter_Z[0]),
	.D(oversample_baud_counter6_3),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=16'hA4A5;
// @27:304
  CFG4 \oversample_baud_counter_3[3]  (
	.A(un1_oversample_baud_counter_c3_Z),
	.B(oversample_baud_counter6_3),
	.C(oversample_baud_counter_Z[3]),
	.D(oversample_baud_counter_Z[0]),
	.Y(oversample_baud_counter_3_Z[3])
);
defparam \oversample_baud_counter_3[3] .INIT=16'hA5A1;
  CFG2 \baud_counter_RNIU0PLA[2]  (
	.A(baud_counter_Z[0]),
	.B(baud_counter_Z[2]),
	.Y(N_86)
);
defparam \baud_counter_RNIU0PLA[2] .INIT=4'h1;
// @27:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(tx_fifo_empty),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h2;
  CFG2 \baud_counter_RNIT9OV7[1]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[1]),
	.Y(N_5_0)
);
defparam \baud_counter_RNIT9OV7[1] .INIT=4'h2;
  CFG2 \baud_counter_RNO[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(baud_counter_4[0])
);
defparam \baud_counter_RNO[0] .INIT=4'h6;
  CFG2 \uart_rx_filter_RNIR66A2_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un29_oversample_baud_tick)
);
defparam \uart_rx_filter_RNIR66A2_0[1] .INIT=4'h8;
// @27:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[6]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hD8;
// @27:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[5]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hD8;
// @27:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hD8;
// @27:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[3]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hD8;
// @27:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[2]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hD8;
// @27:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[1]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hD8;
// @27:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[0]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hD8;
// @27:361
  CFG3 un1_uart_rx_state_1_i_a3_0_0 (
	.A(uart_rx_bit_Z),
	.B(uart_rx_state_Z[0]),
	.C(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_i_a3_0)
);
defparam un1_uart_rx_state_1_i_a3_0_0.INIT=8'h84;
  CFG4 \uart_rx_sync_clock_RNIU6OMC[0]  (
	.A(uart_rx_sync_clock_Z[2]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[0]),
	.Y(m22_1)
);
defparam \uart_rx_sync_clock_RNIU6OMC[0] .INIT=16'h8421;
// @22:2204
  CFG4 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6_3  (
	.A(oversample_baud_counter_Z[5]),
	.B(oversample_baud_counter_Z[4]),
	.C(oversample_baud_counter_Z[2]),
	.D(oversample_baud_counter_Z[1]),
	.Y(oversample_baud_counter6_3)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6_3 .INIT=16'h0001;
  CFG3 \uart_tx_state_RNO_0[1]  (
	.A(uart_tx_count_Z[2]),
	.B(uart_tx_count_Z[1]),
	.C(uart_tx_count_Z[0]),
	.Y(N_92)
);
defparam \uart_tx_state_RNO_0[1] .INIT=8'h80;
// @27:353
  CFG4 uart_rx_state_tr3 (
	.A(oversample_baud_tick_Z),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_bit_Z),
	.D(uart_rx_state_Z[0]),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam uart_rx_state_tr3.INIT=16'h0002;
  CFG3 uart_rx_data_in_ack_RNI79DUG_0 (
	.A(DATA_STREAM_IN_ACK),
	.B(tx_fifo_empty),
	.C(rbin[0]),
	.Y(N_54)
);
defparam uart_rx_data_in_ack_RNI79DUG_0.INIT=8'h20;
  CFG3 uart_rx_bit_RNO (
	.A(uart_rx_bit_Z),
	.B(N_69_i),
	.C(un29_oversample_baud_tick),
	.Y(uart_rx_bit_1)
);
defparam uart_rx_bit_RNO.INIT=8'hC8;
// @27:342
  CFG2 \uart_rx_filter_RNIR66A2[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(N_69_i)
);
defparam \uart_rx_filter_RNIR66A2[1] .INIT=4'hE;
  CFG4 \uart_rx_filter_RNO_0[0]  (
	.A(N_69_i),
	.B(un29_oversample_baud_tick),
	.C(DBUG_HEADER2_c),
	.D(oversample_baud_tick_Z),
	.Y(N_45)
);
defparam \uart_rx_filter_RNO_0[0] .INIT=16'h3A00;
  CFG4 \uart_rx_filter_RNO_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(N_69_i),
	.D(un29_oversample_baud_tick),
	.Y(i18_mux)
);
defparam \uart_rx_filter_RNO_0[1] .INIT=16'h40C8;
// @27:353
  CFG3 \uart_rx_state_ns_1_0_.m7_0_0  (
	.A(uart_rx_sync_clock_0_sqmuxa),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(m7_0_0)
);
defparam \uart_rx_state_ns_1_0_.m7_0_0 .INIT=8'hBA;
  CFG4 \uart_rx_sync_clock_RNI6NU8N[3]  (
	.A(baud_counter_Z[3]),
	.B(m22_1),
	.C(RESET_N_c),
	.D(uart_rx_sync_clock_Z[3]),
	.Y(m22_2)
);
defparam \uart_rx_sync_clock_RNI6NU8N[3] .INIT=16'h8040;
// @22:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(oversample_baud_counter_Z[3]),
	.B(oversample_baud_counter_Z[0]),
	.C(oversample_baud_counter6_3),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h10;
  CFG4 \baud_counter_RNI1687S[3]  (
	.A(N_86),
	.B(N_5_0),
	.C(RESET_N_c),
	.D(baud_counter_Z[3]),
	.Y(un6_baud_tick)
);
defparam \baud_counter_RNI1687S[3] .INIT=16'h0080;
// @27:308
  CFG3 un1_oversample_baud_counter_axbxc2 (
	.A(oversample_baud_counter_Z[2]),
	.B(oversample_baud_counter_Z[1]),
	.C(oversample_baud_counter_Z[0]),
	.Y(un1_oversample_baud_counter_axbxc2_Z)
);
defparam un1_oversample_baud_counter_axbxc2.INIT=8'hA9;
  CFG4 uart_rx_data_in_ack_RNI79J8J (
	.A(tx_fifo_empty),
	.B(DATA_STREAM_IN_ACK),
	.C(rbin[0]),
	.D(rbin[1]),
	.Y(rgraynext[0])
);
defparam uart_rx_data_in_ack_RNI79J8J.INIT=16'h0BF4;
// @27:353
  CFG3 \uart_rx_state_ns_1_0_.m10_0_0  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10_0_0 .INIT=8'h26;
// @27:437
  CFG4 \uart_rx_count_RNIK6PFE1[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_count_Z[0]),
	.D(uart_rx_state_Z[0]),
	.Y(N_104)
);
defparam \uart_rx_count_RNIK6PFE1[0] .INIT=16'hFF7F;
// @27:353
  CFG3 \uart_rx_state_RNIKEFAC1[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(N_103_i)
);
defparam \uart_rx_state_RNIKEFAC1[0] .INIT=8'h08;
// @27:199
  CFG3 \baud_counter_RNO[1]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(N_80_mux_i)
);
defparam \baud_counter_RNO[1] .INIT=8'hB4;
// @11:186
  CFG3 uart_rx_data_in_ack_RNI79DUG (
	.A(DATA_STREAM_IN_ACK),
	.B(tx_fifo_empty),
	.C(rbin[0]),
	.Y(N_52_i)
);
defparam uart_rx_data_in_ack_RNI79DUG.INIT=8'hD2;
// @27:222
  CFG3 uart_tx_data_RNO (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(N_81_mux_i)
);
defparam uart_tx_data_RNO.INIT=8'hEC;
  CFG4 \uart_rx_sync_clock_RNI3K6901[1]  (
	.A(oversample_baud_tick_Z),
	.B(m22_2),
	.C(uart_rx_sync_clock_Z[1]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick)
);
defparam \uart_rx_sync_clock_RNI3K6901[1] .INIT=16'h8008;
  CFG3 uart_tx_data_RNO_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(uart_tx_data_RNO_0_Z)
);
defparam uart_tx_data_RNO_0.INIT=8'h04;
// @27:308
  CFG3 un1_oversample_baud_counter_c3 (
	.A(oversample_baud_counter_Z[2]),
	.B(oversample_baud_counter_Z[1]),
	.C(oversample_baud_counter_Z[0]),
	.Y(un1_oversample_baud_counter_c3_Z)
);
defparam un1_oversample_baud_counter_c3.INIT=8'hFE;
  CFG3 uart_rx_data_in_ack_RNI8APIL (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_54),
	.Y(N_56)
);
defparam uart_rx_data_in_ack_RNI8APIL.INIT=8'h80;
  CFG3 uart_rx_data_in_ack_RNI8APIL_1 (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_54),
	.Y(rgraynext[1])
);
defparam uart_rx_data_in_ack_RNI8APIL_1.INIT=8'h56;
// @27:361
  CFG4 un1_uart_rx_state_1_i_0 (
	.A(uart_rx_state_Z[1]),
	.B(DATA_STREAM_OUT_ACK),
	.C(un4_uart_rx_sample_tick),
	.D(un1_uart_rx_state_1_i_a3_0),
	.Y(un1_uart_rx_state_1_i_0_Z)
);
defparam un1_uart_rx_state_1_i_0.INIT=16'hF444;
// @11:186
  CFG2 uart_rx_data_in_ack_RNI79J8J_0 (
	.A(N_54),
	.B(rbin[1]),
	.Y(N_62_i)
);
defparam uart_rx_data_in_ack_RNI79J8J_0.INIT=4'h6;
// @27:199
  CFG3 \baud_counter_RNO[3]  (
	.A(baud_counter_Z[3]),
	.B(N_86),
	.C(N_5_0),
	.Y(N_86_mux_i)
);
defparam \baud_counter_RNO[3] .INIT=8'h6A;
// @27:199
  CFG3 \baud_counter_RNO[2]  (
	.A(baud_counter_Z[2]),
	.B(baud_counter_Z[0]),
	.C(N_5_0),
	.Y(N_41_i)
);
defparam \baud_counter_RNO[2] .INIT=8'h9A;
// @27:330
  CFG2 \uart_rx_filter_RNO[0]  (
	.A(N_45),
	.B(uart_rx_filter_Z[0]),
	.Y(N_49_i)
);
defparam \uart_rx_filter_RNO[0] .INIT=4'h6;
// @27:231
  CFG3 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[1]),
	.B(uart_rx_data_in_ack_0_sqmuxa),
	.C(un6_baud_tick),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=8'hEC;
  CFG4 uart_rx_data_in_ack_RNIACVSN (
	.A(rbin[3]),
	.B(rbin[2]),
	.C(rbin[1]),
	.D(N_54),
	.Y(rgraynext[2])
);
defparam uart_rx_data_in_ack_RNIACVSN.INIT=16'h5666;
// @27:353
  CFG4 \uart_rx_count_RNO[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_count_Z[0]),
	.D(uart_rx_state_Z[0]),
	.Y(N_57_i)
);
defparam \uart_rx_count_RNO[0] .INIT=16'hF078;
// @11:186
  CFG3 uart_rx_data_in_ack_RNI8APIL_0 (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_54),
	.Y(N_63_i)
);
defparam uart_rx_data_in_ack_RNI8APIL_0.INIT=8'h6A;
  CFG4 \uart_tx_state_RNO[3]  (
	.A(tx_fifo_empty),
	.B(uart_tx_state_Z[3]),
	.C(un6_baud_tick),
	.D(uart_tx_state_Z[4]),
	.Y(N_72)
);
defparam \uart_tx_state_RNO[3] .INIT=16'h550C;
// @27:330
  CFG4 \uart_rx_filter_RNO[1]  (
	.A(DBUG_HEADER2_c),
	.B(uart_rx_filter_Z[1]),
	.C(uart_rx_filter_Z[0]),
	.D(i18_mux),
	.Y(N_29_0_i)
);
defparam \uart_rx_filter_RNO[1] .INIT=16'h69CC;
// @27:353
  CFG4 \uart_rx_state_ns_1_0_.m7_0  (
	.A(m7_0_0),
	.B(N_104),
	.C(uart_rx_count_Z[2]),
	.D(uart_rx_count_Z[1]),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7_0 .INIT=16'hBAAA;
  CFG3 uart_rx_data_in_ack_RNIDF57Q_0 (
	.A(rbin[4]),
	.B(rbin[3]),
	.C(N_56),
	.Y(rgraynext[3])
);
defparam uart_rx_data_in_ack_RNIDF57Q_0.INIT=8'h56;
// @27:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_124)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
// @27:353
  CFG3 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(N_104),
	.Y(N_21_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=8'hA6;
// @27:353
  CFG2 \uart_rx_count_RNO[1]  (
	.A(N_104),
	.B(uart_rx_count_Z[1]),
	.Y(N_60_i)
);
defparam \uart_rx_count_RNO[1] .INIT=4'h9;
// @27:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_123_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @11:186
  CFG2 uart_rx_data_in_ack_RNIACVSN_0 (
	.A(N_56),
	.B(rbin[3]),
	.Y(N_64_i)
);
defparam uart_rx_data_in_ack_RNIACVSN_0.INIT=4'h6;
// @27:222
  CFG4 \uart_tx_state_RNO[4]  (
	.A(tx_fifo_empty),
	.B(uart_tx_state_Z[0]),
	.C(un6_baud_tick),
	.D(uart_tx_state_Z[4]),
	.Y(N_76_i)
);
defparam \uart_tx_state_RNO[4] .INIT=16'hEAC0;
// @27:308
  CFG3 un1_oversample_baud_counter_axbxc4 (
	.A(oversample_baud_counter_Z[3]),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[4]),
	.Y(un1_oversample_baud_counter_axbxc4_Z)
);
defparam un1_oversample_baud_counter_axbxc4.INIT=8'hE1;
// @11:196
  CFG3 uart_rx_data_in_ack_RNIDF57Q (
	.A(rbin[4]),
	.B(rbin[3]),
	.C(N_56),
	.Y(N_61_i)
);
defparam uart_rx_data_in_ack_RNIDF57Q.INIT=8'h6A;
// @27:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_125_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(uart_tx_state_Z[2]),
	.C(un6_baud_tick),
	.D(N_92),
	.Y(uart_tx_state_RNO_Z[1])
);
defparam \uart_tx_state_RNO[1] .INIT=16'hC2E2;
// @27:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_124),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @27:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_124),
	.B(uart_tx_count_Z[2]),
	.Y(N_126_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
// @27:308
  CFG4 un1_oversample_baud_counter_axbxc5 (
	.A(oversample_baud_counter_Z[3]),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[5]),
	.D(oversample_baud_counter_Z[4]),
	.Y(un1_oversample_baud_counter_axbxc5_Z)
);
defparam un1_oversample_baud_counter_axbxc5.INIT=16'hF0E1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY */

module cmd_server (
  OPB_DO,
  OPB_ADDR,
  OPB_ADDR_fast_0,
  OPB_ADDR_fast_18,
  OPB_ADDR_fast_15,
  OPB_ADDR_fast_14,
  OPB_ADDR_fast_13,
  OPB_DI,
  DBUG_HEADER4_c,
  DBUG_HEADER2_c,
  OPB_WE,
  OPB_RE,
  DBUG_HEADER6_c,
  OPB_RE_fast,
  OPB_RE_rep1,
  OPB_ADDR_18_rep1,
  OPB_ADDR_0_rep1,
  RESET_N_c,
  SYS_CLK
)
;
output [15:0] OPB_DO ;
output [31:0] OPB_ADDR ;
output OPB_ADDR_fast_0 ;
output OPB_ADDR_fast_18 ;
output OPB_ADDR_fast_15 ;
output OPB_ADDR_fast_14 ;
output OPB_ADDR_fast_13 ;
input [15:0] OPB_DI ;
output DBUG_HEADER4_c ;
input DBUG_HEADER2_c ;
output OPB_WE ;
output OPB_RE ;
input DBUG_HEADER6_c ;
output OPB_RE_fast ;
output OPB_RE_rep1 ;
output OPB_ADDR_18_rep1 ;
output OPB_ADDR_0_rep1 ;
input RESET_N_c ;
input SYS_CLK ;
wire OPB_ADDR_fast_0 ;
wire OPB_ADDR_fast_18 ;
wire OPB_ADDR_fast_15 ;
wire OPB_ADDR_fast_14 ;
wire OPB_ADDR_fast_13 ;
wire DBUG_HEADER4_c ;
wire DBUG_HEADER2_c ;
wire OPB_WE ;
wire OPB_RE ;
wire DBUG_HEADER6_c ;
wire OPB_RE_fast ;
wire OPB_RE_rep1 ;
wire OPB_ADDR_18_rep1 ;
wire OPB_ADDR_0_rep1 ;
wire RESET_N_c ;
wire SYS_CLK ;
wire [3:0] rgraynext;
wire [4:0] rbin;
wire [7:0] DATA_STREAM_IN;
wire [3:2] ping_counter;
wire [7:0] DATA_STREAM_OUT;
wire [7:0] rx_fifo_data;
wire [2:0] state;
wire tx_fifo_empty ;
wire tx_fifo_full ;
wire N_52_i ;
wire N_61_i ;
wire N_64_i ;
wire N_63_i ;
wire N_62_i ;
wire N_203 ;
wire N_532_i ;
wire N_561_i ;
wire N_34_i ;
wire N_31_i ;
wire N_211 ;
wire N_21_i_0 ;
wire N_214 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_399 ;
wire N_56 ;
wire rx_fifo_empty ;
wire N_331 ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_OUT_ACK ;
wire GND ;
wire VCC ;
// @16:64
  msg_buffer msg_buffer_inst (
	.rgraynext(rgraynext[3:0]),
	.rbin(rbin[4:0]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.ping_counter(ping_counter[3:2]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.state(state[2:0]),
	.tx_fifo_empty(tx_fifo_empty),
	.tx_fifo_full(tx_fifo_full),
	.N_52_i(N_52_i),
	.N_61_i(N_61_i),
	.N_64_i(N_64_i),
	.N_63_i(N_63_i),
	.N_62_i(N_62_i),
	.N_203(N_203),
	.N_532_i(N_532_i),
	.N_561_i(N_561_i),
	.N_34_i(N_34_i),
	.N_31_i(N_31_i),
	.N_211(N_211),
	.N_21_i_0(N_21_i_0),
	.N_214(N_214),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.N_399(N_399),
	.N_56(N_56),
	.rx_fifo_empty(rx_fifo_empty),
	.N_331(N_331),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c),
	.DATA_STREAM_OUT_ACK_1z(DATA_STREAM_OUT_ACK)
);
// @16:83
  opb_emu_target opb_emu_target_inst (
	.OPB_DI(OPB_DI[15:0]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast_0),
	.OPB_ADDR_fast_18(OPB_ADDR_fast_18),
	.OPB_ADDR_fast_15(OPB_ADDR_fast_15),
	.OPB_ADDR_fast_14(OPB_ADDR_fast_14),
	.OPB_ADDR_fast_13(OPB_ADDR_fast_13),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.OPB_DO(OPB_DO[15:0]),
	.state_0_d0(state[2]),
	.state_0(state[1:0]),
	.ping_counter(ping_counter[3:2]),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.tx_fifo_full(tx_fifo_full),
	.N_211(N_211),
	.N_21_i_0(N_21_i_0),
	.N_34_i(N_34_i),
	.N_561_i(N_561_i),
	.N_532_i(N_532_i),
	.N_214(N_214),
	.OPB_ADDR_0_rep1(OPB_ADDR_0_rep1),
	.OPB_ADDR_18_rep1(OPB_ADDR_18_rep1),
	.OPB_RE_rep1(OPB_RE_rep1),
	.OPB_RE_fast(OPB_RE_fast),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.rx_fifo_empty(rx_fifo_empty),
	.N_331(N_331),
	.N_31_i(N_31_i),
	.N_203(N_203),
	.OPB_RE(OPB_RE),
	.OPB_WE(OPB_WE),
	.N_399(N_399),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c)
);
// @16:48
  work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY cmn_uart_inst (
	.rgraynext(rgraynext[3:0]),
	.rbin(rbin[4:0]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.N_61_i(N_61_i),
	.N_64_i(N_64_i),
	.N_63_i(N_63_i),
	.N_62_i(N_62_i),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK),
	.N_56(N_56),
	.N_52_i(N_52_i),
	.DBUG_HEADER2_c(DBUG_HEADER2_c),
	.tx_fifo_empty(tx_fifo_empty),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.DBUG_HEADER4_c(DBUG_HEADER4_c),
	.SYS_CLK(SYS_CLK),
	.RESET_N_c(RESET_N_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmd_server */

module top (
  SYS_CLK,
  RESET_N,
  POWER_GOOD,
  DBUG_HEADER2,
  DBUG_HEADER4,
  DBUG_HEADER6,
  DBUG_HEADER8,
  DBUG_HEADER10
)
;
input SYS_CLK ;
input RESET_N ;
output POWER_GOOD ;
input DBUG_HEADER2 ;
output DBUG_HEADER4 ;
output DBUG_HEADER6 ;
output DBUG_HEADER8 ;
input DBUG_HEADER10 ;
wire SYS_CLK ;
wire RESET_N ;
wire POWER_GOOD ;
wire DBUG_HEADER2 ;
wire DBUG_HEADER4 ;
wire DBUG_HEADER6 ;
wire DBUG_HEADER8 ;
wire DBUG_HEADER10 ;
wire [15:0] OPB_DI;
wire [15:0] OPB_DO;
wire [31:0] OPB_ADDR;
wire [15:0] SP_IN;
wire [15:0] OSC_CT_IN;
wire [3:3] clk_gen_0_clk16khz_div;
wire [7:7] clk_gen_0_CLK_GEN_DO_2_iv_0;
wire [8:8] adder_decode_0_CLK_GEN_IN_m_c;
wire [15:13] cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast;
wire [18:0] OPB_ADDR_fast;
wire NN_1 ;
wire GND ;
wire VCC ;
wire cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE ;
wire cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE ;
wire SP1_WE ;
wire SP1_RE ;
wire adder_decode_0_un9_COUNTER_RE_i ;
wire CLOCK_RE ;
wire adder_decode_0_ILIM_DAC_RE ;
wire adder_decode_0_GANT_MOT_RE ;
wire clk_gen_0_CLK_GEN_DO_1 ;
wire clk_gen_0_un10_CLK_GEN_DO_i ;
wire clk_gen_0_un20_CLK_GEN_DO_i ;
wire clk_gen_0_un30_CLK_GEN_DO_i ;
wire clk_gen_0_un40_CLK_GEN_DO_i ;
wire N_21_2 ;
wire SYS_CLK_ibuf_Z ;
wire RESET_N_c ;
wire DBUG_HEADER2_c ;
wire DBUG_HEADER10_c ;
wire POWER_GOOD_c ;
wire DBUG_HEADER4_c ;
wire DBUG_HEADER6_c ;
wire DBUG_HEADER8_c ;
wire N_166 ;
wire N_149 ;
wire N_154 ;
wire N_158 ;
wire N_42 ;
wire N_153 ;
wire clk_gen_0_CLK_m4_e_1_0 ;
wire adder_decode_0_CLOCK_RE_0_a2_0_a2_0_0 ;
wire clk_gen_0_CLK_m4_e_2 ;
wire clk_gen_0_un10_CLK_GEN_DO_0_a2_3_a2_0_0 ;
wire cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_fast ;
wire cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_rep1 ;
wire OPB_ADDR_18_rep1 ;
wire OPB_ADDR_0_rep1 ;
wire SYS_CLK_i ;
wire N_1765 ;
wire N_1766 ;
wire N_1767 ;
wire N_1768 ;
  CFG1 I_1_RNIPNG2 (
	.A(NN_1),
	.Y(SYS_CLK_i)
);
defparam I_1_RNIPNG2.INIT=2'h1;
// @17:5
  INBUF SYS_CLK_ibuf (
	.Y(SYS_CLK_ibuf_Z),
	.PAD(SYS_CLK)
);
// @17:6
  INBUF RESET_N_ibuf (
	.Y(RESET_N_c),
	.PAD(RESET_N)
);
// @17:10
  INBUF DBUG_HEADER2_ibuf (
	.Y(DBUG_HEADER2_c),
	.PAD(DBUG_HEADER2)
);
// @17:14
  INBUF DBUG_HEADER10_ibuf (
	.Y(DBUG_HEADER10_c),
	.PAD(DBUG_HEADER10)
);
// @17:7
  OUTBUF POWER_GOOD_obuf (
	.PAD(POWER_GOOD),
	.D(POWER_GOOD_c)
);
// @17:11
  OUTBUF DBUG_HEADER4_obuf (
	.PAD(DBUG_HEADER4),
	.D(DBUG_HEADER4_c)
);
// @17:12
  OUTBUF DBUG_HEADER6_obuf (
	.PAD(DBUG_HEADER6),
	.D(DBUG_HEADER6_c)
);
// @17:13
  OUTBUF DBUG_HEADER8_obuf (
	.PAD(DBUG_HEADER8),
	.D(DBUG_HEADER8_c)
);
  CLKINT I_1 (
	.Y(NN_1),
	.A(SYS_CLK_ibuf_Z)
);
// @17:175
  CLOCK_DIV_7 clkgen_2khz (
	.POWER_GOOD_c(POWER_GOOD_c),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_c(RESET_N_c)
);
// @17:199
  AdderDecode adder_decode_0 (
	.CLK_GEN_DO_2_iv_0_0(clk_gen_0_CLK_GEN_DO_2_iv_0[7]),
	.CLK_GEN_IN_m_c_0(adder_decode_0_CLK_GEN_IN_m_c[8]),
	.SP_IN(SP_IN[15:0]),
	.OSC_CT_IN(OSC_CT_IN[15:0]),
	.OPB_ADDR_fast_15(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[15]),
	.OPB_ADDR_fast_14(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[14]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast[0]),
	.OPB_ADDR_fast_13(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[13]),
	.OPB_ADDR_fast_18(OPB_ADDR_fast[18]),
	.OPB_ADDR(OPB_ADDR[19:1]),
	.clk16khz_div_0(clk_gen_0_clk16khz_div[3]),
	.OPB_DI(OPB_DI[15:0]),
	.SP1_WE(SP1_WE),
	.OPB_ADDR_0_rep1(OPB_ADDR_0_rep1),
	.N_153(N_153),
	.N_154(N_154),
	.un10_CLK_GEN_DO_i(clk_gen_0_un10_CLK_GEN_DO_i),
	.N_42(N_42),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.ILIM_DAC_RE(adder_decode_0_ILIM_DAC_RE),
	.GANT_MOT_RE(adder_decode_0_GANT_MOT_RE),
	.N_149(N_149),
	.N_21_2(N_21_2),
	.N_166(N_166),
	.OPB_RE_fast(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_fast),
	.SP1_RE(SP1_RE),
	.OPB_ADDR_18_rep1(OPB_ADDR_18_rep1),
	.CLK_m4_e_1_0(clk_gen_0_CLK_m4_e_1_0),
	.un40_CLK_GEN_DO_i(clk_gen_0_un40_CLK_GEN_DO_i),
	.un30_CLK_GEN_DO_i(clk_gen_0_un30_CLK_GEN_DO_i),
	.un20_CLK_GEN_DO_i(clk_gen_0_un20_CLK_GEN_DO_i),
	.CLK_GEN_DO_1(clk_gen_0_CLK_GEN_DO_1),
	.CLOCK_RE(CLOCK_RE),
	.un9_COUNTER_RE_i(adder_decode_0_un9_COUNTER_RE_i),
	.OPB_RE_rep1(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_rep1),
	.CLK_m4_e_2(clk_gen_0_CLK_m4_e_2),
	.CLOCK_RE_0_a2_0_a2_0_0(adder_decode_0_CLOCK_RE_0_a2_0_a2_0_0),
	.SYS_CLK_i(SYS_CLK_i),
	.RESET_N_c(RESET_N_c)
);
// @17:257
  ClkGen clk_gen_0 (
	.CLK_GEN_IN_m_c_0(adder_decode_0_CLK_GEN_IN_m_c[8]),
	.CLK_GEN_DO_2_iv_0_0(clk_gen_0_CLK_GEN_DO_2_iv_0[7]),
	.OPB_ADDR({OPB_ADDR[31:14], N_1768, OPB_ADDR[12:11], N_1767, N_1766, N_1765, OPB_ADDR[7:1]}),
	.clk16khz_div_0(clk_gen_0_clk16khz_div[3]),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.DBUG_HEADER8_c(DBUG_HEADER8_c),
	.un10_CLK_GEN_DO_i(clk_gen_0_un10_CLK_GEN_DO_i),
	.un30_CLK_GEN_DO_i(clk_gen_0_un30_CLK_GEN_DO_i),
	.un10_CLK_GEN_DO_0_a2_3_a2_0_0_1z(clk_gen_0_un10_CLK_GEN_DO_0_a2_3_a2_0_0),
	.CLK_GEN_DO_1(clk_gen_0_CLK_GEN_DO_1),
	.un20_CLK_GEN_DO_i(clk_gen_0_un20_CLK_GEN_DO_i),
	.un40_CLK_GEN_DO_i(clk_gen_0_un40_CLK_GEN_DO_i),
	.CLOCK_RE(CLOCK_RE),
	.OPB_ADDR_0_rep1(OPB_ADDR_0_rep1),
	.N_153(N_153),
	.CLK_m4_e_1_0(clk_gen_0_CLK_m4_e_1_0),
	.CLK_m4_e_2(clk_gen_0_CLK_m4_e_2),
	.N_158(N_158),
	.N_154(N_154),
	.SYS_CLK(NN_1),
	.RESET_N_c(RESET_N_c)
);
// @17:275
  OSCILLATOR_COUNTER osc_counter_0 (
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_17(OPB_ADDR[17]),
	.OPB_ADDR_16(OPB_ADDR[16]),
	.OPB_ADDR_19(OPB_ADDR[19]),
	.OPB_ADDR_18(OPB_ADDR[18]),
	.OPB_ADDR_2(OPB_ADDR[2]),
	.OPB_ADDR_5(OPB_ADDR[5]),
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OSC_CT_IN(OSC_CT_IN[15:0]),
	.OPB_DO(OPB_DO[15:0]),
	.un9_COUNTER_RE_i(adder_decode_0_un9_COUNTER_RE_i),
	.OPB_RE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE),
	.un10_CLK_GEN_DO_0_a2_3_a2_0_0(clk_gen_0_un10_CLK_GEN_DO_0_a2_3_a2_0_0),
	.N_153(N_153),
	.N_158(N_158),
	.ILIM_DAC_RE(adder_decode_0_ILIM_DAC_RE),
	.GANT_MOT_RE(adder_decode_0_GANT_MOT_RE),
	.CLOCK_RE_0_a2_0_a2_0_0(adder_decode_0_CLOCK_RE_0_a2_0_a2_0_0),
	.CLK_m4_e_1_0(clk_gen_0_CLK_m4_e_1_0),
	.N_149(N_149),
	.N_166(N_166),
	.N_42(N_42),
	.OPB_RE_rep1(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_rep1),
	.OPB_ADDR_18_rep1(OPB_ADDR_18_rep1),
	.SYS_CLK(NN_1),
	.DBUG_HEADER10_c(DBUG_HEADER10_c),
	.RESET_N_c(RESET_N_c)
);
// @17:288
  SCRATCH_PAD_REGISTER scratch_pad_0 (
	.OPB_ADDR_17(OPB_ADDR[18]),
	.OPB_ADDR_16(OPB_ADDR[17]),
	.OPB_ADDR_0(OPB_ADDR[1]),
	.OPB_ADDR_15(OPB_ADDR[16]),
	.SP_IN(SP_IN[15:0]),
	.OPB_DO(OPB_DO[15:0]),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_153(N_153),
	.SP1_RE(SP1_RE),
	.OPB_ADDR_0_rep1(OPB_ADDR_0_rep1),
	.N_21_2(N_21_2),
	.SYS_CLK(NN_1),
	.SP1_WE(SP1_WE),
	.SYS_CLK_i(SYS_CLK_i),
	.RESET_N_c(RESET_N_c)
);
  cmd_server cmd_server_0 (
	.OPB_DO(OPB_DO[15:0]),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.OPB_ADDR_fast_0(OPB_ADDR_fast[0]),
	.OPB_ADDR_fast_18(OPB_ADDR_fast[18]),
	.OPB_ADDR_fast_15(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[15]),
	.OPB_ADDR_fast_14(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[14]),
	.OPB_ADDR_fast_13(cmd_server_0_opb_emu_target_inst_msg_read_inst_OPB_ADDR_fast[13]),
	.OPB_DI(OPB_DI[15:0]),
	.DBUG_HEADER4_c(DBUG_HEADER4_c),
	.DBUG_HEADER2_c(DBUG_HEADER2_c),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.OPB_RE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.OPB_RE_fast(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_fast),
	.OPB_RE_rep1(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_RE_rep1),
	.OPB_ADDR_18_rep1(OPB_ADDR_18_rep1),
	.OPB_ADDR_0_rep1(OPB_ADDR_0_rep1),
	.RESET_N_c(RESET_N_c),
	.SYS_CLK(NN_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top */

