Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct  5 18:34:57 2016
| Host         : magnum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audio_testbench_sv_timing_summary_routed.rpt -rpx audio_testbench_sv_timing_summary_routed.rpx
| Design       : audio_testbench_sv
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clock_generate/counter_reg[1]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: n/nc3/ft/frequency_timer_clock_reg/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sq1/cd/counter_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sq1/sw/ft/frequency_timer_clock_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sq2/sw1/ft/frequency_timer_clock_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: w/vw2/ft/frequency_timer_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.704        0.000                      0                  332        0.054        0.000                      0                  332        1.453        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_100                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clock_generator_clk_wiz_0_0  {0.000 1.953}        3.906           256.000         
  clk_out2_clock_generator_clk_wiz_0_0  {0.000 59.375}       118.750         8.421           
  clk_out3_clock_generator_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
    clk_feedback                        {0.000 25.000}       50.000          20.000          
    zed_audio_clk_48M                   {0.000 10.417}       20.833          48.000          
  clkfbout_clock_generator_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clock_generator_clk_wiz_0_0        2.704        0.000                      0                    2        0.239        0.000                      0                    2        1.453        0.000                       0                     4  
  clk_out2_clock_generator_clk_wiz_0_0      114.614        0.000                      0                   44        0.219        0.000                      0                   44       58.875        0.000                       0                    46  
  clk_out3_clock_generator_clk_wiz_0_0        6.905        0.000                      0                   41        0.149        0.000                      0                   41        3.000        0.000                       0                    27  
    clk_feedback                                                                                                                                                                         48.751        0.000                       0                     2  
    zed_audio_clk_48M                        12.202        0.000                      0                  245        0.054        0.000                      0                  245        9.437        0.000                       0                   118  
  clkfbout_clock_generator_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_generator_clk_wiz_0_0
  To Clock:  clk_out1_clock_generator_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 sq1/cd/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            sq1/cd/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_clock_generator_clk_wiz_0_0 rise@3.906ns - clk_out1_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.765ns (61.181%)  route 0.485ns (38.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 2.519 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.866    -0.746    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.478    -0.268 r  sq1/cd/counter_reg[1]/Q
                         net (fo=27, routed)          0.485     0.218    sq1/cd/Q[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.287     0.505 r  sq1/cd/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.505    sq1/cd/counter[1]_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    Y9                                                0.000     3.906 r  clk_100 (IN)
                         net (fo=0)                   0.000     3.906    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     5.326 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.488    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -0.950 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     0.741    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.832 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.687     2.519    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[1]/C
                         clock pessimism              0.641     3.161    
                         clock uncertainty           -0.070     3.091    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.118     3.209    sq1/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.209    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 sq1/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            sq1/cd/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_clock_generator_clk_wiz_0_0 rise@3.906ns - clk_out1_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 2.519 - 3.906 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.866    -0.746    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.518    -0.228 f  sq1/cd/counter_reg[0]/Q
                         net (fo=2, routed)           0.521     0.294    sq1/cd/counter_reg_n_0_[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.124     0.418 r  sq1/cd/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    sq1/cd/counter[0]_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      3.906     3.906 r  
    Y9                                                0.000     3.906 r  clk_100 (IN)
                         net (fo=0)                   0.000     3.906    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     5.326 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.488    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -0.950 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     0.741    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.832 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.687     2.519    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/C
                         clock pessimism              0.641     3.161    
                         clock uncertainty           -0.070     3.091    
    SLICE_X112Y59        FDCE (Setup_fdce_C_D)        0.077     3.168    sq1/cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.168    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  2.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sq1/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            sq1/cd/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.637    -0.542    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  sq1/cd/counter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.214    sq1/cd/counter_reg_n_0_[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.043    -0.171 r  sq1/cd/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    sq1/cd/counter[1]_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.909    -0.776    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDCE (Hold_fdce_C_D)         0.131    -0.411    sq1/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sq1/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            sq1/cd/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.637    -0.542    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  sq1/cd/counter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.214    sq1/cd/counter_reg_n_0_[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045    -0.169 r  sq1/cd/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    sq1/cd/counter[0]_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.909    -0.776    sq1/cd/clk_256
    SLICE_X112Y59        FDCE                                         r  sq1/cd/counter_reg[0]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDCE (Hold_fdce_C_D)         0.120    -0.422    sq1/cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_generator_clk_wiz_0_0
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.906       1.751      BUFGCTRL_X0Y3    clock_generator_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.906       2.657      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         3.906       2.906      SLICE_X112Y59    sq1/cd/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.906       2.906      SLICE_X112Y59    sq1/cd/counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.906       209.454    MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.953       1.453      SLICE_X112Y59    sq1/cd/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_generator_clk_wiz_0_0
  To Clock:  clk_out2_clock_generator_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      114.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             114.614ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.908ns (48.966%)  route 1.989ns (51.034%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.566 r  w/vw2/ft/counter_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           1.265     2.831    w/vw2/ft/counter_reg[8]_i_2__0_n_6
    SLICE_X113Y50        LUT4 (Prop_lut4_I3_O)        0.334     3.165 r  w/vw2/ft/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.165    w/vw2/ft/p_2_in[6]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[6]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.075   117.779    w/vw2/ft/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.779    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                114.614    

Slack (MET) :             114.674ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.997ns (52.684%)  route 1.794ns (47.316%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.360 r  w/vw2/ft/counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.360    w/vw2/ft/counter_reg[8]_i_2__0_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.683 r  w/vw2/ft/counter_reg[12]_i_4__0/O[1]
                         net (fo=1, routed)           1.070     2.753    w/vw2/ft/counter_reg[12]_i_4__0_n_6
    SLICE_X113Y51        LUT4 (Prop_lut4_I3_O)        0.306     3.059 r  w/vw2/ft/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     3.059    w/vw2/ft/p_2_in[10]
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[10]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y51        FDCE (Setup_fdce_C_D)        0.029   117.733    w/vw2/ft/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        117.733    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                114.674    

Slack (MET) :             115.111ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 2.018ns (59.352%)  route 1.382ns (40.648%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.360 r  w/vw2/ft/counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.360    w/vw2/ft/counter_reg[8]_i_2__0_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.675 r  w/vw2/ft/counter_reg[12]_i_4__0/O[3]
                         net (fo=1, routed)           0.658     2.333    w/vw2/ft/counter_reg[12]_i_4__0_n_4
    SLICE_X113Y51        LUT4 (Prop_lut4_I3_O)        0.335     2.668 r  w/vw2/ft/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.668    w/vw2/ft/p_2_in[12]
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[12]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y51        FDCE (Setup_fdce_C_D)        0.075   117.779    w/vw2/ft/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        117.779    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                115.111    

Slack (MET) :             115.212ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 1.908ns (58.616%)  route 1.347ns (41.384%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.360 r  w/vw2/ft/counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.360    w/vw2/ft/counter_reg[8]_i_2__0_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.599 r  w/vw2/ft/counter_reg[12]_i_4__0/O[2]
                         net (fo=1, routed)           0.623     2.222    w/vw2/ft/counter_reg[12]_i_4__0_n_5
    SLICE_X113Y51        LUT4 (Prop_lut4_I3_O)        0.301     2.523 r  w/vw2/ft/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.523    w/vw2/ft/p_2_in[11]
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[11]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y51        FDCE (Setup_fdce_C_D)        0.031   117.735    w/vw2/ft/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        117.735    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                115.212    

Slack (MET) :             115.254ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.908ns (58.580%)  route 1.349ns (41.420%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.360 r  w/vw2/ft/counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.360    w/vw2/ft/counter_reg[8]_i_2__0_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.579 r  w/vw2/ft/counter_reg[12]_i_4__0/O[0]
                         net (fo=1, routed)           0.625     2.204    w/vw2/ft/counter_reg[12]_i_4__0_n_7
    SLICE_X113Y51        LUT4 (Prop_lut4_I3_O)        0.321     2.525 r  w/vw2/ft/counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.525    w/vw2/ft/p_2_in[9]
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[9]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y51        FDCE (Setup_fdce_C_D)        0.075   117.779    w/vw2/ft/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        117.779    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                115.254    

Slack (MET) :             115.259ns  (required time - arrival time)
  Source:                 sq2/sw1/ft/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            sq2/sw1/ft/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.870ns (54.047%)  route 1.590ns (45.953%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 117.365 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.868    -0.744    sq2/sw1/ft/clk_8
    SLICE_X112Y54        FDCE                                         r  sq2/sw1/ft/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.478    -0.266 f  sq2/sw1/ft/counter_reg[6]/Q
                         net (fo=3, routed)           0.717     0.452    sq2/sw1/ft/counter[6]
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.295     0.747 r  sq2/sw1/ft/counter[8]_i_5__1/O
                         net (fo=1, routed)           0.000     0.747    sq2/sw1/ft/counter[8]_i_5__1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.297 r  sq2/sw1/ft/counter_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     1.297    sq2/sw1/ft/counter_reg[8]_i_2__1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.519 r  sq2/sw1/ft/counter_reg[12]_i_4__1/O[0]
                         net (fo=1, routed)           0.873     2.391    sq2/sw1/ft/counter_reg[12]_i_4__1_n_7
    SLICE_X112Y55        LUT4 (Prop_lut4_I3_O)        0.325     2.716 r  sq2/sw1/ft/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.716    sq2/sw1/ft/p_2_in[9]
    SLICE_X112Y55        FDCE                                         r  sq2/sw1/ft/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.689   117.365    sq2/sw1/ft/clk_8
    SLICE_X112Y55        FDCE                                         r  sq2/sw1/ft/counter_reg[9]/C
                         clock pessimism              0.616   117.981    
                         clock uncertainty           -0.124   117.858    
    SLICE_X112Y55        FDCE (Setup_fdce_C_D)        0.118   117.976    sq2/sw1/ft/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        117.976    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                115.259    

Slack (MET) :             115.263ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.902ns (58.554%)  route 1.346ns (41.446%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.558 r  w/vw2/ft/counter_reg[8]_i_2__0/O[3]
                         net (fo=1, routed)           0.623     2.181    w/vw2/ft/counter_reg[8]_i_2__0_n_4
    SLICE_X113Y50        LUT4 (Prop_lut4_I3_O)        0.336     2.517 r  w/vw2/ft/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.517    w/vw2/ft/p_2_in[8]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[8]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.075   117.779    w/vw2/ft/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        117.779    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                115.263    

Slack (MET) :             115.285ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.128%)  route 2.477ns (77.872%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.456    -0.276 r  w/vw2/ft/counter_reg[3]/Q
                         net (fo=3, routed)           1.246     0.971    w/vw2/ft/counter[3]
    SLICE_X113Y49        LUT6 (Prop_lut6_I2_O)        0.124     1.095 f  w/vw2/ft/counter[12]_i_3__1/O
                         net (fo=14, routed)          1.231     2.326    w/vw2/ft/counter[12]_i_3__1_n_0
    SLICE_X113Y50        LUT4 (Prop_lut4_I2_O)        0.124     2.450 r  w/vw2/ft/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.450    w/vw2/ft/p_2_in[7]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[7]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.031   117.735    w/vw2/ft/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        117.735    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                115.285    

Slack (MET) :             115.288ns  (required time - arrival time)
  Source:                 w/vw2/ft/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 1.765ns (55.520%)  route 1.414ns (44.480%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 117.366 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.880    -0.732    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  w/vw2/ft/counter_reg[2]/Q
                         net (fo=3, routed)           0.723     0.410    w/vw2/ft/counter[2]
    SLICE_X112Y49        LUT1 (Prop_lut1_I0_O)        0.299     0.709 r  w/vw2/ft/counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.709    w/vw2/ft/counter[4]_i_5__0_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.242 r  w/vw2/ft/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.243    w/vw2/ft/counter_reg[4]_i_2__0_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.462 r  w/vw2/ft/counter_reg[8]_i_2__0/O[0]
                         net (fo=1, routed)           0.690     2.152    w/vw2/ft/counter_reg[8]_i_2__0_n_7
    SLICE_X113Y50        LUT4 (Prop_lut4_I3_O)        0.295     2.447 r  w/vw2/ft/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.447    w/vw2/ft/p_2_in[5]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.690   117.366    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[5]/C
                         clock pessimism              0.462   117.828    
                         clock uncertainty           -0.124   117.704    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.031   117.735    w/vw2/ft/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.735    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                115.288    

Slack (MET) :             115.312ns  (required time - arrival time)
  Source:                 n/nc3/ft/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            n/nc3/ft/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            118.750ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@118.750ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.878ns (55.819%)  route 1.486ns (44.181%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 117.362 - 118.750 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.866    -0.746    n/nc3/ft/CLK
    SLICE_X107Y53        FDCE                                         r  n/nc3/ft/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y53        FDCE (Prop_fdce_C_Q)         0.419    -0.327 f  n/nc3/ft/counter_reg[4]/Q
                         net (fo=3, routed)           0.826     0.499    n/nc3/ft/counter[4]
    SLICE_X106Y53        LUT1 (Prop_lut1_I0_O)        0.297     0.796 r  n/nc3/ft/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.796    n/nc3/ft/counter[4]_i_3_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.197 r  n/nc3/ft/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    n/nc3/ft/counter_reg[4]_i_2_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.311 r  n/nc3/ft/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.311    n/nc3/ft/counter_reg[8]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.624 r  n/nc3/ft/counter_reg[12]_i_4/O[3]
                         net (fo=1, routed)           0.661     2.285    n/nc3/ft/counter_reg[12]_i_4_n_4
    SLICE_X107Y55        LUT4 (Prop_lut4_I3_O)        0.334     2.619 r  n/nc3/ft/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.619    n/nc3/ft/p_2_in[12]
    SLICE_X107Y55        FDCE                                         r  n/nc3/ft/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                    118.750   118.750 r  
    Y9                                                0.000   118.750 r  clk_100 (IN)
                         net (fo=0)                   0.000   118.750    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.170 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.332    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   113.894 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   115.585    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   115.676 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.686   117.362    n/nc3/ft/CLK
    SLICE_X107Y55        FDCE                                         r  n/nc3/ft/counter_reg[12]/C
                         clock pessimism              0.617   117.979    
                         clock uncertainty           -0.124   117.856    
    SLICE_X107Y55        FDCE (Setup_fdce_C_D)        0.075   117.931    n/nc3/ft/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                115.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 w/vw2/ft/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.190ns (31.850%)  route 0.407ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.641    -0.538    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  w/vw2/ft/counter_reg[1]/Q
                         net (fo=16, routed)          0.407     0.010    w/vw2/ft/counter[1]
    SLICE_X113Y50        LUT4 (Prop_lut4_I1_O)        0.049     0.059 r  w/vw2/ft/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.059    w/vw2/ft/p_2_in[6]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -0.774    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[6]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X113Y50        FDCE (Hold_fdce_C_D)         0.107    -0.160    w/vw2/ft/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 w/vw2/ft/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.390%)  route 0.407ns (68.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.641    -0.538    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  w/vw2/ft/counter_reg[1]/Q
                         net (fo=16, routed)          0.407     0.010    w/vw2/ft/counter[1]
    SLICE_X113Y50        LUT4 (Prop_lut4_I1_O)        0.045     0.055 r  w/vw2/ft/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.055    w/vw2/ft/p_2_in[5]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -0.774    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[5]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X113Y50        FDCE (Hold_fdce_C_D)         0.092    -0.175    w/vw2/ft/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clock_generate/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            clock_generate/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.541    clock_generate/clk_8
    SLICE_X113Y56        FDRE                                         r  clock_generate/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  clock_generate/counter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.243    clock_generate/counter[0]
    SLICE_X113Y56        LUT2 (Prop_lut2_I0_O)        0.042    -0.201 r  clock_generate/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    clock_generate/p_0_in[1]
    SLICE_X113Y56        FDRE                                         r  clock_generate/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -0.775    clock_generate/clk_8
    SLICE_X113Y56        FDRE                                         r  clock_generate/counter_reg[1]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.107    -0.434    clock_generate/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clock_generate/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            clock_generate/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.541    clock_generate/clk_8
    SLICE_X113Y56        FDRE                                         r  clock_generate/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  clock_generate/counter_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.243    clock_generate/counter[0]
    SLICE_X113Y56        LUT1 (Prop_lut1_I0_O)        0.045    -0.198 r  clock_generate/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    clock_generate/p_0_in[0]
    SLICE_X113Y56        FDRE                                         r  clock_generate/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -0.775    clock_generate/clk_8
    SLICE_X113Y56        FDRE                                         r  clock_generate/counter_reg[0]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.091    -0.450    clock_generate/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sq2/sw1/ft/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            sq2/sw1/ft/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.541    sq2/sw1/ft/clk_8
    SLICE_X112Y53        FDCE                                         r  sq2/sw1/ft/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  sq2/sw1/ft/counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.203    sq2/sw1/ft/counter[0]
    SLICE_X112Y53        LUT4 (Prop_lut4_I3_O)        0.045    -0.158 r  sq2/sw1/ft/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.158    sq2/sw1/ft/p_2_in[0]
    SLICE_X112Y53        FDCE                                         r  sq2/sw1/ft/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -0.775    sq2/sw1/ft/clk_8
    SLICE_X112Y53        FDCE                                         r  sq2/sw1/ft/counter_reg[0]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.120    -0.421    sq2/sw1/ft/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 w/vw2/ft/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.639    -0.540    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  w/vw2/ft/counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.230    w/vw2/ft/counter[0]
    SLICE_X113Y50        LUT4 (Prop_lut4_I3_O)        0.045    -0.185 r  w/vw2/ft/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.185    w/vw2/ft/p_2_in[0]
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -0.774    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/counter_reg[0]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X113Y50        FDCE (Hold_fdce_C_D)         0.091    -0.449    w/vw2/ft/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 sq2/sw1/ft/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            sq2/sw1/ft/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.808%)  route 0.197ns (48.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.541    sq2/sw1/ft/clk_8
    SLICE_X112Y53        FDCE                                         r  sq2/sw1/ft/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  sq2/sw1/ft/counter_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.179    sq2/sw1/ft/counter[1]
    SLICE_X112Y53        LUT4 (Prop_lut4_I1_O)        0.048    -0.131 r  sq2/sw1/ft/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.131    sq2/sw1/ft/p_2_in[2]
    SLICE_X112Y53        FDCE                                         r  sq2/sw1/ft/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -0.775    sq2/sw1/ft/clk_8
    SLICE_X112Y53        FDCE                                         r  sq2/sw1/ft/counter_reg[2]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.131    -0.410    sq2/sw1/ft/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 w/vw2/ft/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.270ns (40.837%)  route 0.391ns (59.163%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.639    -0.540    w/vw2/ft/clk_8
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDCE (Prop_fdce_C_Q)         0.128    -0.412 f  w/vw2/ft/counter_reg[12]/Q
                         net (fo=2, routed)           0.100    -0.311    w/vw2/ft/counter[12]
    SLICE_X113Y51        LUT6 (Prop_lut6_I3_O)        0.098    -0.213 r  w/vw2/ft/counter[12]_i_2__0/O
                         net (fo=14, routed)          0.291     0.078    w/vw2/ft/counter[12]_i_2__0_n_0
    SLICE_X113Y49        LUT4 (Prop_lut4_I0_O)        0.044     0.122 r  w/vw2/ft/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.122    w/vw2/ft/p_2_in[2]
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -0.773    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[2]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X113Y49        FDCE (Hold_fdce_C_D)         0.107    -0.159    w/vw2/ft/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 w/vw2/ft/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.271ns (40.988%)  route 0.390ns (59.012%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.639    -0.540    w/vw2/ft/clk_8
    SLICE_X113Y51        FDCE                                         r  w/vw2/ft/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  w/vw2/ft/counter_reg[12]/Q
                         net (fo=2, routed)           0.100    -0.311    w/vw2/ft/counter[12]
    SLICE_X113Y51        LUT6 (Prop_lut6_I3_O)        0.098    -0.213 f  w/vw2/ft/counter[12]_i_2__0/O
                         net (fo=14, routed)          0.290     0.077    w/vw2/ft/counter[12]_i_2__0_n_0
    SLICE_X113Y49        LUT4 (Prop_lut4_I0_O)        0.045     0.122 r  w/vw2/ft/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.122    w/vw2/ft/p_2_in[4]
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -0.773    w/vw2/ft/clk_8
    SLICE_X113Y49        FDCE                                         r  w/vw2/ft/counter_reg[4]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X113Y49        FDCE (Hold_fdce_C_D)         0.107    -0.159    w/vw2/ft/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 w/vw2/ft/frequency_timer_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Destination:            w/vw2/ft/frequency_timer_clock_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@59.375ns period=118.750ns})
  Path Group:             clk_out2_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.639    -0.540    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/frequency_timer_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  w/vw2/ft/frequency_timer_clock_reg/Q
                         net (fo=6, routed)           0.161    -0.250    w/vw2/ft/frequency_timer_clock
    SLICE_X113Y50        LUT4 (Prop_lut4_I3_O)        0.102    -0.148 r  w/vw2/ft/frequency_timer_clock_i_1__1/O
                         net (fo=1, routed)           0.000    -0.148    w/vw2/ft/frequency_timer_clock_i_1__1_n_0
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/frequency_timer_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -0.774    w/vw2/ft/clk_8
    SLICE_X113Y50        FDCE                                         r  w/vw2/ft/frequency_timer_clock_reg/C
                         clock pessimism              0.234    -0.540    
    SLICE_X113Y50        FDCE (Hold_fdce_C_D)         0.107    -0.433    w/vw2/ft/frequency_timer_clock_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_generator_clk_wiz_0_0
Waveform(ns):       { 0.000 59.375 }
Period(ns):         118.750
Sources:            { clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         118.750     116.595    BUFGCTRL_X0Y1    clock_generator_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         118.750     117.501    MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         118.750     117.750    SLICE_X113Y56    clock_generate/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         118.750     117.750    SLICE_X113Y56    clock_generate/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         118.750     117.750    SLICE_X107Y53    n/nc3/ft/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         118.750     117.750    SLICE_X107Y55    n/nc3/ft/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         118.750     117.750    SLICE_X107Y55    n/nc3/ft/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         118.750     117.750    SLICE_X107Y55    n/nc3/ft/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         118.750     117.750    SLICE_X107Y53    n/nc3/ft/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         118.750     117.750    SLICE_X107Y53    n/nc3/ft/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       118.750     94.610     MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.375      58.875     SLICE_X113Y56    clock_generate/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.375      58.875     SLICE_X113Y56    clock_generate/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y55    sq2/sw1/ft/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y55    sq2/sw1/ft/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y55    sq2/sw1/ft/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.375      58.875     SLICE_X113Y56    clock_generate/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.375      58.875     SLICE_X113Y56    clock_generate/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y55    sq2/sw1/ft/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y55    sq2/sw1/ft/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y55    sq2/sw1/ft/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         59.375      58.875     SLICE_X112Y53    sq2/sw1/ft/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_generator_clk_wiz_0_0
  To Clock:  clk_out3_clock_generator_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 counter_saw_tooth_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_saw_tooth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.833ns (30.187%)  route 1.927ns (69.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.869    -0.743    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.419    -0.324 r  counter_saw_tooth_reg[3]/Q
                         net (fo=4, routed)           0.962     0.638    data4[21]
    SLICE_X108Y51        LUT4 (Prop_lut4_I0_O)        0.297     0.935 r  counter_saw_tooth[5]_i_4/O
                         net (fo=1, routed)           0.574     1.509    top/counter_saw_tooth_reg[3]_0
    SLICE_X110Y52        LUT4 (Prop_lut4_I3_O)        0.117     1.626 r  top/counter_saw_tooth[5]_i_3/O
                         net (fo=1, routed)           0.391     2.017    top_n_7
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[5]/C
                         clock pessimism              0.641     9.257    
                         clock uncertainty           -0.081     9.177    
    SLICE_X110Y52        FDRE (Setup_fdre_C_D)       -0.255     8.922    counter_saw_tooth_reg[5]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.580ns (29.293%)  route 1.400ns (70.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  top/new_sample_reg/Q
                         net (fo=9, routed)           0.855     0.567    top/new_sample
    SLICE_X110Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.691 r  top/hphone_r[23]_i_1/O
                         net (fo=6, routed)           0.545     1.235    top_n_0
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.689     8.615    output_clk_100
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[19]/C
                         clock pessimism              0.576     9.191    
                         clock uncertainty           -0.081     9.111    
    SLICE_X110Y53        FDRE (Setup_fdre_C_R)       -0.429     8.682    hphone_r_reg[19]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.580ns (29.293%)  route 1.400ns (70.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  top/new_sample_reg/Q
                         net (fo=9, routed)           0.855     0.567    top/new_sample
    SLICE_X110Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.691 r  top/hphone_r[23]_i_1/O
                         net (fo=6, routed)           0.545     1.235    top_n_0
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.689     8.615    output_clk_100
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[22]/C
                         clock pessimism              0.576     9.191    
                         clock uncertainty           -0.081     9.111    
    SLICE_X110Y53        FDRE (Setup_fdre_C_R)       -0.429     8.682    hphone_r_reg[22]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.580ns (29.293%)  route 1.400ns (70.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  top/new_sample_reg/Q
                         net (fo=9, routed)           0.855     0.567    top/new_sample
    SLICE_X110Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.691 r  top/hphone_r[23]_i_1/O
                         net (fo=6, routed)           0.545     1.235    top_n_0
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.689     8.615    output_clk_100
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[23]/C
                         clock pessimism              0.576     9.191    
                         clock uncertainty           -0.081     9.111    
    SLICE_X110Y53        FDRE (Setup_fdre_C_R)       -0.429     8.682    hphone_r_reg[23]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.580ns (29.343%)  route 1.397ns (70.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  top/new_sample_reg/Q
                         net (fo=9, routed)           0.855     0.567    top/new_sample
    SLICE_X110Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.691 r  top/hphone_r[23]_i_1/O
                         net (fo=6, routed)           0.541     1.232    top_n_0
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[18]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X111Y52        FDRE (Setup_fdre_C_R)       -0.429     8.683    hphone_r_reg[18]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.580ns (29.343%)  route 1.397ns (70.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  top/new_sample_reg/Q
                         net (fo=9, routed)           0.855     0.567    top/new_sample
    SLICE_X110Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.691 r  top/hphone_r[23]_i_1/O
                         net (fo=6, routed)           0.541     1.232    top_n_0
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[20]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X111Y52        FDRE (Setup_fdre_C_R)       -0.429     8.683    hphone_r_reg[20]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.580ns (29.343%)  route 1.397ns (70.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  top/new_sample_reg/Q
                         net (fo=9, routed)           0.855     0.567    top/new_sample
    SLICE_X110Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.691 r  top/hphone_r[23]_i_1/O
                         net (fo=6, routed)           0.541     1.232    top_n_0
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[21]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X111Y52        FDRE (Setup_fdre_C_R)       -0.429     8.683    hphone_r_reg[21]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_saw_tooth_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.115%)  route 0.866ns (59.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  top/new_sample_reg/Q
                         net (fo=9, routed)           0.319     0.030    top/new_sample
    SLICE_X109Y52        LUT6 (Prop_lut6_I0_O)        0.124     0.154 r  top/counter_saw_tooth[5]_i_2/O
                         net (fo=6, routed)           0.547     0.701    top_n_2
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[0]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X110Y52        FDRE (Setup_fdre_C_CE)      -0.205     8.907    counter_saw_tooth_reg[0]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_saw_tooth_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.115%)  route 0.866ns (59.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  top/new_sample_reg/Q
                         net (fo=9, routed)           0.319     0.030    top/new_sample
    SLICE_X109Y52        LUT6 (Prop_lut6_I0_O)        0.124     0.154 r  top/counter_saw_tooth[5]_i_2/O
                         net (fo=6, routed)           0.547     0.701    top_n_2
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[1]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X110Y52        FDRE (Setup_fdre_C_CE)      -0.205     8.907    counter_saw_tooth_reg[1]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_saw_tooth_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@10.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.580ns (40.115%)  route 0.866ns (59.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.867    -0.745    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  top/new_sample_reg/Q
                         net (fo=9, routed)           0.319     0.030    top/new_sample
    SLICE_X109Y52        LUT6 (Prop_lut6_I0_O)        0.124     0.154 r  top/counter_saw_tooth[5]_i_2/O
                         net (fo=6, routed)           0.547     0.701    top_n_2
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.690     8.616    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[2]/C
                         clock pessimism              0.576     9.192    
                         clock uncertainty           -0.081     9.112    
    SLICE_X110Y52        FDRE (Setup_fdre_C_CE)      -0.205     8.907    counter_saw_tooth_reg[2]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  8.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hphone_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hphone_l_freeze_100_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.638    -0.541    output_clk_100
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  hphone_r_reg[22]/Q
                         net (fo=1, routed)           0.119    -0.281    top/Q[4]
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[22]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.075    -0.430    top/hphone_l_freeze_100_reg[22]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 hphone_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hphone_l_freeze_100_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.829%)  route 0.112ns (44.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.639    -0.540    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  hphone_r_reg[18]/Q
                         net (fo=1, routed)           0.112    -0.287    top/Q[0]
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[18]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.046    -0.459    top/hphone_l_freeze_100_reg[18]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 top/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/new_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.638    -0.541    top/clk_100_buffered
    SLICE_X106Y51        FDRE                                         r  top/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  top/new_sample_100_reg/Q
                         net (fo=1, routed)           0.121    -0.278    top/new_sample_100
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
                         clock pessimism              0.252    -0.525    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.070    -0.455    top/new_sample_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 top/sample_clk_48k_d6_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/new_sample_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.638    -0.541    top/clk_100_buffered
    SLICE_X106Y51        FDRE                                         r  top/sample_clk_48k_d6_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.128    -0.413 f  top/sample_clk_48k_d6_100_reg/Q
                         net (fo=1, routed)           0.062    -0.351    top/sample_clk_48k_d6_100
    SLICE_X106Y51        LUT2 (Prop_lut2_I1_O)        0.099    -0.252 r  top/new_sample_100_i_1/O
                         net (fo=1, routed)           0.000    -0.252    top/new_sample_100_i_1_n_0
    SLICE_X106Y51        FDRE                                         r  top/new_sample_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X106Y51        FDRE                                         r  top/new_sample_100_reg/C
                         clock pessimism              0.236    -0.541    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.091    -0.450    top/new_sample_100_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hphone_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hphone_l_freeze_100_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.024%)  route 0.172ns (54.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.638    -0.541    output_clk_100
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  hphone_r_reg[23]/Q
                         net (fo=1, routed)           0.172    -0.227    top/Q[5]
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[23]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.071    -0.434    top/hphone_l_freeze_100_reg[23]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hphone_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hphone_l_freeze_100_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.639    -0.540    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  hphone_r_reg[21]/Q
                         net (fo=1, routed)           0.177    -0.222    top/Q[3]
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[21]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.072    -0.433    top/hphone_l_freeze_100_reg[21]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hphone_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hphone_l_freeze_100_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.578%)  route 0.175ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.639    -0.540    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  hphone_r_reg[20]/Q
                         net (fo=1, routed)           0.175    -0.223    top/Q[2]
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[20]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.070    -0.435    top/hphone_l_freeze_100_reg[20]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hphone_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top/hphone_l_freeze_100_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.433%)  route 0.169ns (54.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.638    -0.541    output_clk_100
    SLICE_X110Y53        FDRE                                         r  hphone_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  hphone_r_reg[19]/Q
                         net (fo=1, routed)           0.169    -0.230    top/Q[1]
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.908    -0.777    top/clk_100_buffered
    SLICE_X109Y52        FDRE                                         r  top/hphone_l_freeze_100_reg[19]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.047    -0.458    top/hphone_l_freeze_100_reg[19]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_saw_tooth_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.184%)  route 0.192ns (50.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.638    -0.541    top/clk_100_buffered
    SLICE_X106Y52        FDRE                                         r  top/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  top/new_sample_reg/Q
                         net (fo=9, routed)           0.192    -0.207    top/new_sample
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.045    -0.162 r  top/counter_saw_tooth[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    top_n_6
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.911    -0.774    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[4]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.091    -0.411    counter_saw_tooth_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_saw_tooth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_generator_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clock_generator_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns - clk_out3_clock_generator_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.511%)  route 0.182ns (49.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.639    -0.540    output_clk_100
    SLICE_X110Y52        FDRE                                         r  counter_saw_tooth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  counter_saw_tooth_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.216    w/vw2/data4[0]
    SLICE_X111Y52        LUT4 (Prop_lut4_I3_O)        0.045    -0.171 r  w/vw2/hphone_r[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    hphone_r[18]
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_generator_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.911    -0.774    output_clk_100
    SLICE_X111Y52        FDRE                                         r  hphone_r_reg[18]/C
                         clock pessimism              0.247    -0.527    
    SLICE_X111Y52        FDRE (Hold_fdre_C_D)         0.092    -0.435    hphone_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_generator_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_generator_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y52    counter_saw_tooth_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y52    counter_saw_tooth_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y52    counter_saw_tooth_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y52    counter_saw_tooth_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y52    counter_saw_tooth_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y52    counter_saw_tooth_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y52    hphone_r_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y52    counter_saw_tooth_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y52    counter_saw_tooth_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y52    counter_saw_tooth_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y52    counter_saw_tooth_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y52    counter_saw_tooth_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y52    counter_saw_tooth_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y52    hphone_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y53    hphone_r_reg[19]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y52    hphone_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y52    top/hphone_l_freeze_100_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y52    top/hphone_l_freeze_100_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y52    top/hphone_l_freeze_100_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y52    top/hphone_l_freeze_100_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y52    top/hphone_l_freeze_100_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y52    top/hphone_l_freeze_100_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y51    top/new_sample_100_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.202ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.404ns (41.509%)  route 4.797ns (58.491%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.837 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.986    11.255    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.569    22.837    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.985    23.823    
                         clock uncertainty           -0.161    23.662    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    23.457    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                 12.202    

Slack (MET) :             12.202ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.404ns (41.509%)  route 4.797ns (58.491%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.837 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.986    11.255    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.569    22.837    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
                         clock pessimism              0.985    23.823    
                         clock uncertainty           -0.161    23.662    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    23.457    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                 12.202    

Slack (MET) :             12.202ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.404ns (41.509%)  route 4.797ns (58.491%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.837 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.986    11.255    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.569    22.837    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
                         clock pessimism              0.985    23.823    
                         clock uncertainty           -0.161    23.662    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    23.457    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                 12.202    

Slack (MET) :             12.202ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.404ns (41.509%)  route 4.797ns (58.491%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 22.837 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.986    11.255    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.569    22.837    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                         clock pessimism              0.985    23.823    
                         clock uncertainty           -0.161    23.662    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    23.457    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[6]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                 12.202    

Slack (MET) :             12.540ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 3.404ns (43.285%)  route 4.460ns (56.715%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 22.838 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.649    10.918    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.570    22.838    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y17         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.949    23.788    
                         clock uncertainty           -0.161    23.627    
    SLICE_X10Y17         FDRE (Setup_fdre_C_CE)      -0.169    23.458    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         23.458    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 12.540    

Slack (MET) :             12.691ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 3.404ns (43.920%)  route 4.346ns (56.080%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 22.839 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.321     8.742    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.328     9.070 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_4/O
                         net (fo=2, routed)           0.437     9.507    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X4Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=21, routed)          1.173    10.804    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.571    22.839    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
                         clock pessimism              0.985    23.825    
                         clock uncertainty           -0.161    23.664    
    SLICE_X8Y15          FDRE (Setup_fdre_C_CE)      -0.169    23.495    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         23.495    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 12.691    

Slack (MET) :             12.706ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.404ns (43.982%)  route 4.335ns (56.018%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 22.915 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.525    10.793    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.647    22.915    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                         clock pessimism              0.949    23.865    
                         clock uncertainty           -0.161    23.704    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    23.499    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 12.706    

Slack (MET) :             12.748ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 3.404ns (44.013%)  route 4.330ns (55.987%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 22.916 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.887     9.308    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.328     9.636 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_bits_left[3]_i_3/O
                         net (fo=3, routed)           0.508    10.145    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.519    10.788    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.648    22.916    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y16          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.949    23.866    
                         clock uncertainty           -0.161    23.705    
    SLICE_X4Y16          FDRE (Setup_fdre_C_CE)      -0.169    23.536    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 12.748    

Slack (MET) :             12.781ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 3.404ns (44.647%)  route 4.220ns (55.353%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 22.839 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.321     8.742    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.328     9.070 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_4/O
                         net (fo=2, routed)           0.437     9.507    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X4Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=21, routed)          1.047    10.678    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.571    22.839    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/C
                         clock pessimism              0.985    23.825    
                         clock uncertainty           -0.161    23.664    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    23.459    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         23.459    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 12.781    

Slack (MET) :             12.781ns  (required time - arrival time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 3.404ns (44.647%)  route 4.220ns (55.353%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 22.839 - 20.833 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.803    -0.809    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.784     3.054    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.508 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=22, routed)          1.265     6.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I1_O)        0.146     6.919 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=4, routed)           1.151     8.070    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.352     8.422 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9/O
                         net (fo=3, routed)           0.321     8.742    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_9_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.328     9.070 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_4/O
                         net (fo=2, routed)           0.437     9.507    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X4Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=21, routed)          1.047    10.678    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.415    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.977 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    17.669    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.760 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.609    19.369    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.452 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.177    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.268 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         1.571    22.839    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.985    23.825    
                         clock uncertainty           -0.161    23.664    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    23.459    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         23.459    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 12.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.414%)  route 0.150ns (51.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.589     0.610    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y16          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.751 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.150     0.901    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[8]
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.896     0.732    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.067     0.664    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.847    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.590     0.611    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.752 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.209     0.961    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.896     0.732    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.067     0.664    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.847    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.590     0.611    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.752 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.211     0.962    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[7]
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.896     0.732    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.067     0.664    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.847    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.588     0.609    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y17          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     0.773 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.206     0.979    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[4]
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.896     0.732    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.067     0.664    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.847    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.612     0.633    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X94Y47         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y47         FDRE (Prop_fdre_C_Q)         0.164     0.797 r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0/Q
                         net (fo=1, routed)           0.112     0.909    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0_n_0
    SLICE_X94Y48         SRL16E                                       r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.882     0.717    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X94Y48         SRL16E                                       r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
                         clock pessimism             -0.068     0.649    
    SLICE_X94Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.751    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.590     0.611    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.752 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.255     1.007    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[6]
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.896     0.732    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.067     0.664    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.847    top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.719ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.616     0.637    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.778 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.112     0.889    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.934 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.884     0.719    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism             -0.069     0.650    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     0.770    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.387%)  route 0.356ns (71.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.610     0.631    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y50         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y50         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]/Q
                         net (fo=1, routed)           0.356     1.128    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[32]
    SLICE_X94Y49         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.882     0.717    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X94Y49         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33]/C
                         clock pessimism              0.186     0.903    
    SLICE_X94Y49         FDRE (Hold_fdre_C_D)         0.059     0.962    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.680%)  route 0.338ns (67.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.715ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.612     0.633    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X94Y49         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     0.797 r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]/Q
                         net (fo=1, routed)           0.338     1.135    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[35]
    SLICE_X94Y50         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.880     0.715    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X94Y50         FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]/C
                         clock pessimism              0.186     0.901    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.059     0.960    top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.595    -0.584    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.619     0.640    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.781 f  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/Q
                         net (fo=59, routed)          0.123     0.903    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Q[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.948    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[5]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_generator_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_generator_i/clk_wiz_0/inst/clk_in1_clock_generator_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_generator_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.862    -0.823    top/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  top/i_clocking/clkout1_buf/O
                         net (fo=116, routed)         0.887     0.722    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y15          FDRE                                         r  top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C
                         clock pessimism             -0.069     0.653    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     0.773    top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { top/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y6      top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    top/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X6Y16      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  top/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X94Y48     top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X94Y48     top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y52    top/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y52    top/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X94Y48     top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y52    top/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X94Y48     top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y52    top/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y16      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y17      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X2Y18      top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator_clk_wiz_0_0
  To Clock:  clkfbout_clock_generator_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_generator_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_generator_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



