module register_unit(input logic Clk, Reset, LD_REG,
							input logic [15:0] busMuxIn,
							input logic [2:0] DRin,
							input logic [2:0] SR1in,
							input logic [2:0] SR2in,
							output logic [15:0] SR1out,
							output logic [15:0] SR2out);
							
		logic [15:0] tmpRegs;
		
		assign SR1out = tmpRegs[SR1in];
		assign SR2out = tmpRegs[SR2in];
		
		always_ff @ (posedge Clk)
		begin
			if (Reset)
				begin
					for (integer i = 0, i < 8, i = i + 1)
					begin
						tmpRegs[i] <= 16'h0000;
					end
				end
			else if (LD_REG)
				begin
					tmpRegs[DRin] <= busMuxIn;
				end
		end
endmodule
