INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VENKATASAI MANNAVA/project_2/project_2.srcs/sources_1/new/polar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polar_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VENKATASAI MANNAVA/project_2/project_2.srcs/sources_1/new/top_polar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_polar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VENKATASAI MANNAVA/project_2/project_2.srcs/sim_1/new/polar_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polar_tb1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VENKATASAI MANNAVA/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
