

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'
================================================================
* Date:           Thu Apr 20 15:59:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.079 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      143|      143|  1.430 us|  1.430 us|  143|  143|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_dense_size  |      141|      141|        79|          7|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      28|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   11|     929|    1379|    -|
|Memory           |        0|    -|      32|       5|    -|
|Multiplexer      |        -|    -|       -|     359|    -|
|Register         |        -|    -|    1223|     256|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   11|    2184|    2027|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U636   |fadd_32ns_32ns_32_7_full_dsp_1   |        0|   2|  306|  231|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U637   |fadd_32ns_32ns_32_7_full_dsp_1   |        0|   2|  306|  231|    0|
    |fexp_32ns_32ns_32_10_full_dsp_1_U638  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  917|    0|
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                 |        0|  11|  929| 1379|    0|
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_biases_U  |dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb  |        0|  32|   5|    0|    10|   32|     1|          320|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        0|  32|   5|    0|    10|   32|     1|          320|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_185_p2                |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_179_p2               |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          11|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          8|    1|          8|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_1               |   9|          2|    4|          8|
    |ap_sig_allocacmp_exp_sum_load      |   9|          2|   32|         64|
    |d_fu_68                            |   9|          2|    4|          8|
    |dense_to_softmax_streams_0_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_1_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_2_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_3_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_4_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_5_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_6_blk_n   |   9|          2|    1|          2|
    |dense_to_softmax_streams_7_blk_n   |   9|          2|    1|          2|
    |exp_sum_fu_64                      |   9|          2|   32|         64|
    |grp_fu_153_p0                      |  25|          6|   32|        192|
    |grp_fu_153_p1                      |  25|          6|   32|        192|
    |grp_fu_157_p0                      |  21|          5|   32|        160|
    |grp_fu_157_p1                      |  21|          5|   32|        160|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 359|         82|  223|        900|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   7|   0|    7|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                       |   1|   0|    1|          0|
    |d_cast_reg_268                                         |   4|   0|   64|         60|
    |d_fu_68                                                |   4|   0|    4|          0|
    |dense_to_softmax_streams_0_read_reg_283                |  32|   0|   32|          0|
    |dense_to_softmax_streams_1_read_reg_288                |  32|   0|   32|          0|
    |dense_to_softmax_streams_1_read_reg_288_pp0_iter1_reg  |  32|   0|   32|          0|
    |dense_to_softmax_streams_2_read_reg_293                |  32|   0|   32|          0|
    |dense_to_softmax_streams_3_read_reg_298                |  32|   0|   32|          0|
    |dense_to_softmax_streams_4_read_reg_303                |  32|   0|   32|          0|
    |dense_to_softmax_streams_5_read_reg_308                |  32|   0|   32|          0|
    |dense_to_softmax_streams_6_read_reg_313                |  32|   0|   32|          0|
    |dense_to_softmax_streams_7_read_reg_318                |  32|   0|   32|          0|
    |exp_sum_1_reg_414                                      |  32|   0|   32|          0|
    |exp_sum_fu_64                                          |  32|   0|   32|          0|
    |icmp_ln17_reg_264                                      |   1|   0|    1|          0|
    |sum_2_1_reg_338                                        |  32|   0|   32|          0|
    |sum_2_2_reg_348                                        |  32|   0|   32|          0|
    |sum_2_3_reg_358                                        |  32|   0|   32|          0|
    |sum_2_4_reg_368                                        |  32|   0|   32|          0|
    |sum_2_5_reg_378                                        |  32|   0|   32|          0|
    |sum_2_6_reg_388                                        |  32|   0|   32|          0|
    |sum_2_7_reg_398                                        |  32|   0|   32|          0|
    |sum_2_reg_328                                          |  32|   0|   32|          0|
    |sum_reg_278                                            |  32|   0|   32|          0|
    |tmp_reg_403                                            |  32|   0|   32|          0|
    |d_cast_reg_268                                         |  64|  32|   64|         60|
    |dense_to_softmax_streams_2_read_reg_293                |  64|  32|   32|          0|
    |dense_to_softmax_streams_3_read_reg_298                |  64|  32|   32|          0|
    |dense_to_softmax_streams_4_read_reg_303                |  64|  32|   32|          0|
    |dense_to_softmax_streams_5_read_reg_308                |  64|  32|   32|          0|
    |dense_to_softmax_streams_6_read_reg_313                |  64|  32|   32|          0|
    |dense_to_softmax_streams_7_read_reg_318                |  64|  32|   32|          0|
    |icmp_ln17_reg_264                                      |  64|  32|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |1223| 256| 1028|        120|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|dense_to_softmax_streams_0_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_1_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_2_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_3_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_4_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_4|       pointer|
|dense_to_softmax_streams_4_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_4|       pointer|
|dense_to_softmax_streams_4_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_4|       pointer|
|dense_to_softmax_streams_4_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_4|       pointer|
|dense_to_softmax_streams_4_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_4|       pointer|
|dense_to_softmax_streams_5_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_5_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_5_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_5_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_5_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_6_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_6|       pointer|
|dense_to_softmax_streams_6_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_6|       pointer|
|dense_to_softmax_streams_6_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_6|       pointer|
|dense_to_softmax_streams_6_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_6|       pointer|
|dense_to_softmax_streams_6_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_6|       pointer|
|dense_to_softmax_streams_7_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_7|       pointer|
|dense_to_softmax_streams_7_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_7|       pointer|
|dense_to_softmax_streams_7_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_7|       pointer|
|dense_to_softmax_streams_7_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_7|       pointer|
|dense_to_softmax_streams_7_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_7|       pointer|
|prediction_address0                        |  out|    4|   ap_memory|                                                   prediction|         array|
|prediction_ce0                             |  out|    1|   ap_memory|                                                   prediction|         array|
|prediction_we0                             |  out|    1|   ap_memory|                                                   prediction|         array|
|prediction_d0                              |  out|   32|   ap_memory|                                                   prediction|         array|
|exp_sum_out                                |  out|   32|      ap_vld|                                                  exp_sum_out|       pointer|
|exp_sum_out_ap_vld                         |  out|    1|      ap_vld|                                                  exp_sum_out|       pointer|
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 79


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 7, D = 79, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%exp_sum = alloca i32 1"   --->   Operation 82 'alloca' 'exp_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 83 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %d"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 94 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %exp_sum"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_soft_max_for_filters"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [dense.cc:17]   --->   Operation 96 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.44ns)   --->   "%icmp_ln17 = icmp_eq  i4 %d_1, i4 10" [dense.cc:17]   --->   Operation 98 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.77ns)   --->   "%add_ln17 = add i4 %d_1, i4 1" [dense.cc:17]   --->   Operation 100 'add' 'add_ln17' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %dense_soft_max_for_filters.split, void %for.inc21.preheader.exitStub" [dense.cc:17]   --->   Operation 101 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%d_cast = zext i4 %d_1" [dense.cc:17]   --->   Operation 102 'zext' 'd_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dense_biases_addr = getelementptr i32 %dense_biases, i64 0, i64 %d_cast" [dense.cc:19]   --->   Operation 103 'getelementptr' 'dense_biases_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.15ns)   --->   "%sum = load i4 %dense_biases_addr" [dense.cc:19]   --->   Operation 104 'load' 'sum' <Predicate = (!icmp_ln17)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 105 [1/1] (1.61ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %d" [dense.cc:17]   --->   Operation 105 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 106 [1/2] (2.15ns)   --->   "%sum = load i4 %dense_biases_addr" [dense.cc:19]   --->   Operation 106 'load' 'sum' <Predicate = (!icmp_ln17)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 107 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_0" [dense.cc:24]   --->   Operation 107 'read' 'dense_to_softmax_streams_0_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 108 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_1" [dense.cc:24]   --->   Operation 108 'read' 'dense_to_softmax_streams_1_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 109 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_2" [dense.cc:24]   --->   Operation 109 'read' 'dense_to_softmax_streams_2_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 110 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_3" [dense.cc:24]   --->   Operation 110 'read' 'dense_to_softmax_streams_3_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 111 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_4" [dense.cc:24]   --->   Operation 111 'read' 'dense_to_softmax_streams_4_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 112 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_5" [dense.cc:24]   --->   Operation 112 'read' 'dense_to_softmax_streams_5_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 113 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_6" [dense.cc:24]   --->   Operation 113 'read' 'dense_to_softmax_streams_6_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 114 [1/1] (3.65ns)   --->   "%dense_to_softmax_streams_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_7" [dense.cc:24]   --->   Operation 114 'read' 'dense_to_softmax_streams_7_read' <Predicate = (!icmp_ln17)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %dense_to_softmax_streams_0_read" [dense.cc:24]   --->   Operation 115 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 116 [7/7] (6.95ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 116 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 6.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 117 [6/7] (5.92ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 117 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.92>
ST_5 : Operation 118 [5/7] (5.92ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 118 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.92>
ST_6 : Operation 119 [4/7] (5.92ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 119 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 120 [3/7] (5.92ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 120 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 121 [2/7] (5.92ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 121 'fadd' 'sum_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 122 [1/7] (5.92ns)   --->   "%sum_2 = fadd i32 %sum, i32 %bitcast_ln24" [dense.cc:24]   --->   Operation 122 'fadd' 'sum_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i32 %dense_to_softmax_streams_1_read" [dense.cc:24]   --->   Operation 123 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [7/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 124 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 125 [6/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 125 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 126 [5/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 126 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 127 [4/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 127 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 128 [3/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 128 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 129 [2/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 129 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 130 [1/7] (5.92ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %bitcast_ln24_1" [dense.cc:24]   --->   Operation 130 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.95>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln24_2 = bitcast i32 %dense_to_softmax_streams_2_read" [dense.cc:24]   --->   Operation 131 'bitcast' 'bitcast_ln24_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [7/7] (6.95ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 132 'fadd' 'sum_2_2' <Predicate = true> <Delay = 6.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 133 [6/7] (5.92ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 133 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 134 [5/7] (5.92ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 134 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 135 [4/7] (5.92ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 135 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 136 [3/7] (5.92ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 136 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 137 [2/7] (5.92ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 137 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 138 [1/7] (5.92ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %bitcast_ln24_2" [dense.cc:24]   --->   Operation 138 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln24_3 = bitcast i32 %dense_to_softmax_streams_3_read" [dense.cc:24]   --->   Operation 139 'bitcast' 'bitcast_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [7/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 140 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 141 [6/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 141 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.92>
ST_27 : Operation 142 [5/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 142 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.92>
ST_28 : Operation 143 [4/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 143 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.92>
ST_29 : Operation 144 [3/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 144 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.92>
ST_30 : Operation 145 [2/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 145 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.92>
ST_31 : Operation 146 [1/7] (5.92ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %bitcast_ln24_3" [dense.cc:24]   --->   Operation 146 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 6.95>
ST_33 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln24_4 = bitcast i32 %dense_to_softmax_streams_4_read" [dense.cc:24]   --->   Operation 147 'bitcast' 'bitcast_ln24_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 148 [7/7] (6.95ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 148 'fadd' 'sum_2_4' <Predicate = true> <Delay = 6.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.92>
ST_34 : Operation 149 [6/7] (5.92ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 149 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.92>
ST_35 : Operation 150 [5/7] (5.92ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 150 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.92>
ST_36 : Operation 151 [4/7] (5.92ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 151 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.92>
ST_37 : Operation 152 [3/7] (5.92ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 152 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.92>
ST_38 : Operation 153 [2/7] (5.92ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 153 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.92>
ST_39 : Operation 154 [1/7] (5.92ns)   --->   "%sum_2_4 = fadd i32 %sum_2_3, i32 %bitcast_ln24_4" [dense.cc:24]   --->   Operation 154 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.92>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln24_5 = bitcast i32 %dense_to_softmax_streams_5_read" [dense.cc:24]   --->   Operation 155 'bitcast' 'bitcast_ln24_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 156 [7/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 156 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.92>
ST_41 : Operation 157 [6/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 157 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.92>
ST_42 : Operation 158 [5/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 158 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.92>
ST_43 : Operation 159 [4/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 159 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.92>
ST_44 : Operation 160 [3/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 160 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.92>
ST_45 : Operation 161 [2/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 161 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.92>
ST_46 : Operation 162 [1/7] (5.92ns)   --->   "%sum_2_5 = fadd i32 %sum_2_4, i32 %bitcast_ln24_5" [dense.cc:24]   --->   Operation 162 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.95>
ST_48 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln24_6 = bitcast i32 %dense_to_softmax_streams_6_read" [dense.cc:24]   --->   Operation 163 'bitcast' 'bitcast_ln24_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 164 [7/7] (6.95ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 164 'fadd' 'sum_2_6' <Predicate = true> <Delay = 6.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.92>
ST_49 : Operation 165 [6/7] (5.92ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 165 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.92>
ST_50 : Operation 166 [5/7] (5.92ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 166 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.92>
ST_51 : Operation 167 [4/7] (5.92ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 167 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.92>
ST_52 : Operation 168 [3/7] (5.92ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 168 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.92>
ST_53 : Operation 169 [2/7] (5.92ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 169 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.92>
ST_54 : Operation 170 [1/7] (5.92ns)   --->   "%sum_2_6 = fadd i32 %sum_2_5, i32 %bitcast_ln24_6" [dense.cc:24]   --->   Operation 170 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.92>
ST_55 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln24_7 = bitcast i32 %dense_to_softmax_streams_7_read" [dense.cc:24]   --->   Operation 171 'bitcast' 'bitcast_ln24_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 172 [7/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 172 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.92>
ST_56 : Operation 173 [6/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 173 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.92>
ST_57 : Operation 174 [5/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 174 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.92>
ST_58 : Operation 175 [4/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 175 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.92>
ST_59 : Operation 176 [3/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 176 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.92>
ST_60 : Operation 177 [2/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 177 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.92>
ST_61 : Operation 178 [1/7] (5.92ns)   --->   "%sum_2_7 = fadd i32 %sum_2_6, i32 %bitcast_ln24_7" [dense.cc:24]   --->   Operation 178 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.07>
ST_62 : Operation 179 [10/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 179 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.07>
ST_63 : Operation 180 [9/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 180 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.07>
ST_64 : Operation 181 [8/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 181 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.07>
ST_65 : Operation 182 [7/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 182 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.07>
ST_66 : Operation 183 [6/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 183 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.07>
ST_67 : Operation 184 [5/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 184 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.07>
ST_68 : Operation 185 [4/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 185 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.07>
ST_69 : Operation 186 [3/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 186 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.07>
ST_70 : Operation 187 [2/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 187 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.07>
ST_71 : Operation 188 [1/10] (7.07ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_2_7" [dense.cc:27]   --->   Operation 188 'fexp' 'tmp' <Predicate = true> <Delay = 7.07> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.95>
ST_72 : Operation 189 [1/1] (0.00ns)   --->   "%exp_sum_load = load i32 %exp_sum" [dense.cc:27]   --->   Operation 189 'load' 'exp_sum_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %tmp" [dense.cc:27]   --->   Operation 190 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 191 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %d_cast" [dense.cc:27]   --->   Operation 191 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 192 [1/1] (2.15ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i4 %prediction_addr" [dense.cc:27]   --->   Operation 192 'store' 'store_ln27' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 193 [7/7] (6.95ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 193 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 6.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 203 [1/1] (0.00ns)   --->   "%exp_sum_load_1 = load i32 %exp_sum"   --->   Operation 203 'load' 'exp_sum_load_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_72 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %exp_sum_out, i32 %exp_sum_load_1"   --->   Operation 204 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_72 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 205 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 5.92>
ST_73 : Operation 194 [6/7] (5.92ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 194 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.92>
ST_74 : Operation 195 [5/7] (5.92ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 195 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.92>
ST_75 : Operation 196 [4/7] (5.92ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 196 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.92>
ST_76 : Operation 197 [3/7] (5.92ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 197 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.92>
ST_77 : Operation 198 [2/7] (5.92ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 198 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.92>
ST_78 : Operation 199 [1/7] (5.92ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [dense.cc:27]   --->   Operation 199 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.61>
ST_79 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [dense.cc:17]   --->   Operation 200 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 201 [1/1] (1.61ns)   --->   "%store_ln17 = store i32 %exp_sum_1, i32 %exp_sum" [dense.cc:17]   --->   Operation 201 'store' 'store_ln17' <Predicate = true> <Delay = 1.61>
ST_79 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln17 = br void %dense_soft_max_for_filters" [dense.cc:17]   --->   Operation 202 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_to_softmax_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ exp_sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_sum                         (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111]
d                               (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_1                             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0                (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln17                       (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111110000000]
empty                           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln17                        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_cast                          (zext             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111110000000]
dense_biases_addr               (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln17                      (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                             (load             ) [ 01111111110000000000000000000000000000000000000000000000000000000000000000000000]
dense_to_softmax_streams_0_read (read             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
dense_to_softmax_streams_1_read (read             ) [ 01111111111000000000000000000000000000000000000000000000000000000000000000000000]
dense_to_softmax_streams_2_read (read             ) [ 01111111111111111110000000000000000000000000000000000000000000000000000000000000]
dense_to_softmax_streams_3_read (read             ) [ 01111111111111111111111111000000000000000000000000000000000000000000000000000000]
dense_to_softmax_streams_4_read (read             ) [ 01111111111111111111111111111111110000000000000000000000000000000000000000000000]
dense_to_softmax_streams_5_read (read             ) [ 01111111111111111111111111111111111111111000000000000000000000000000000000000000]
dense_to_softmax_streams_6_read (read             ) [ 01111111111111111111111111111111111111111111111110000000000000000000000000000000]
dense_to_softmax_streams_7_read (read             ) [ 01111111111111111111111111111111111111111111111111111111000000000000000000000000]
bitcast_ln24                    (bitcast          ) [ 01101111110000000000000000000000000000000000000000000000000000000000000000000000]
sum_2                           (fadd             ) [ 01111111001111111000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_1                  (bitcast          ) [ 01101111000111111000000000000000000000000000000000000000000000000000000000000000]
sum_2_1                         (fadd             ) [ 01111111000000000111111110000000000000000000000000000000000000000000000000000000]
bitcast_ln24_2                  (bitcast          ) [ 01110111000000000001111110000000000000000000000000000000000000000000000000000000]
sum_2_2                         (fadd             ) [ 01111111000000000000000001111111000000000000000000000000000000000000000000000000]
bitcast_ln24_3                  (bitcast          ) [ 01110111000000000000000000111111000000000000000000000000000000000000000000000000]
sum_2_3                         (fadd             ) [ 01111111000000000000000000000000111111110000000000000000000000000000000000000000]
bitcast_ln24_4                  (bitcast          ) [ 01111011000000000000000000000000001111110000000000000000000000000000000000000000]
sum_2_4                         (fadd             ) [ 01111111000000000000000000000000000000001111111000000000000000000000000000000000]
bitcast_ln24_5                  (bitcast          ) [ 01111011000000000000000000000000000000000111111000000000000000000000000000000000]
sum_2_5                         (fadd             ) [ 01111111000000000000000000000000000000000000000111111110000000000000000000000000]
bitcast_ln24_6                  (bitcast          ) [ 01111101000000000000000000000000000000000000000001111110000000000000000000000000]
sum_2_6                         (fadd             ) [ 01111111000000000000000000000000000000000000000000000001111111000000000000000000]
bitcast_ln24_7                  (bitcast          ) [ 01111101000000000000000000000000000000000000000000000000111111000000000000000000]
sum_2_7                         (fadd             ) [ 01111111000000000000000000000000000000000000000000000000000000111111111100000000]
tmp                             (fexp             ) [ 01111111000000000000000000000000000000000000000000000000000000000000000011111110]
exp_sum_load                    (load             ) [ 01011111000000000000000000000000000000000000000000000000000000000000000001111110]
bitcast_ln27                    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
prediction_addr                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27                      (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_sum_1                       (fadd             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln17               (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln17                      (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                         (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_sum_load_1                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln0                       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                         (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_to_softmax_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_to_softmax_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_to_softmax_streams_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_to_softmax_streams_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_to_softmax_streams_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_to_softmax_streams_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_to_softmax_streams_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_to_softmax_streams_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prediction">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="exp_sum_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_sum_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_biases">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="exp_sum_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_sum/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="d_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dense_to_softmax_streams_0_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_0_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="dense_to_softmax_streams_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_1_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dense_to_softmax_streams_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_2_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dense_to_softmax_streams_3_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_3_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="dense_to_softmax_streams_4_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_4_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dense_to_softmax_streams_5_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_5_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dense_to_softmax_streams_6_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="46"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_6_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_to_softmax_streams_7_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="53"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_7_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/72 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_biases_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_biases_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="prediction_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="71"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/72 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln27_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/72 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/3 sum_2_2/18 sum_2_4/33 sum_2_6/48 exp_sum_1/72 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2_1/10 sum_2_3/25 sum_2_5/40 sum_2_7/55 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/62 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="d_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln17_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln17_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="d_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln17_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bitcast_ln24_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bitcast_ln24_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="8"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bitcast_ln24_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="16"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_2/18 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bitcast_ln24_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="23"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_3/25 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bitcast_ln24_4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="31"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_4/33 "/>
</bind>
</comp>

<comp id="221" class="1004" name="bitcast_ln24_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="38"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_5/40 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln24_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="46"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_6/48 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bitcast_ln24_7_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="53"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_7/55 "/>
</bind>
</comp>

<comp id="233" class="1004" name="exp_sum_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="71"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_sum_load/72 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln27_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/72 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln17_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="78"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/79 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exp_sum_load_1_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="71"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_sum_load_1/72 "/>
</bind>
</comp>

<comp id="249" class="1005" name="exp_sum_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="exp_sum "/>
</bind>
</comp>

<comp id="257" class="1005" name="d_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="264" class="1005" name="icmp_ln17_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="268" class="1005" name="d_cast_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="71"/>
<pin id="270" dir="1" index="1" bw="64" slack="71"/>
</pin_list>
<bind>
<opset="d_cast "/>
</bind>
</comp>

<comp id="273" class="1005" name="dense_biases_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_biases_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="sum_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="283" class="1005" name="dense_to_softmax_streams_0_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_0_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="dense_to_softmax_streams_1_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="8"/>
<pin id="290" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_1_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="dense_to_softmax_streams_2_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="16"/>
<pin id="295" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_2_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="dense_to_softmax_streams_3_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="23"/>
<pin id="300" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_3_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="dense_to_softmax_streams_4_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="31"/>
<pin id="305" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_4_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="dense_to_softmax_streams_5_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="38"/>
<pin id="310" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_5_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="dense_to_softmax_streams_6_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="46"/>
<pin id="315" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_6_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="dense_to_softmax_streams_7_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="53"/>
<pin id="320" dir="1" index="1" bw="32" slack="53"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_7_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="bitcast_ln24_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="328" class="1005" name="sum_2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="bitcast_ln24_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sum_2_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_2_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="bitcast_ln24_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="sum_2_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="bitcast_ln24_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="sum_2_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_2_3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="bitcast_ln24_4_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_4 "/>
</bind>
</comp>

<comp id="368" class="1005" name="sum_2_4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="bitcast_ln24_5_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_5 "/>
</bind>
</comp>

<comp id="378" class="1005" name="sum_2_5_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_2_5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="bitcast_ln24_6_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_6 "/>
</bind>
</comp>

<comp id="388" class="1005" name="sum_2_6_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_6 "/>
</bind>
</comp>

<comp id="393" class="1005" name="bitcast_ln24_7_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_7 "/>
</bind>
</comp>

<comp id="398" class="1005" name="sum_2_7_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_7 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="409" class="1005" name="exp_sum_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_sum_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="exp_sum_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="176" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="200"><net_src comp="185" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="252"><net_src comp="64" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="68" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="267"><net_src comp="179" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="191" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="276"><net_src comp="127" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="281"><net_src comp="134" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="286"><net_src comp="72" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="291"><net_src comp="78" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="296"><net_src comp="84" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="301"><net_src comp="90" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="306"><net_src comp="96" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="311"><net_src comp="102" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="316"><net_src comp="108" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="321"><net_src comp="114" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="326"><net_src comp="201" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="331"><net_src comp="153" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="336"><net_src comp="205" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="341"><net_src comp="157" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="346"><net_src comp="209" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="351"><net_src comp="153" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="356"><net_src comp="213" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="361"><net_src comp="157" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="366"><net_src comp="217" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="371"><net_src comp="153" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="376"><net_src comp="221" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="381"><net_src comp="157" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="386"><net_src comp="225" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="391"><net_src comp="153" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="396"><net_src comp="229" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="401"><net_src comp="157" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="406"><net_src comp="161" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="412"><net_src comp="233" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="417"><net_src comp="153" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_to_softmax_streams_0 | {}
	Port: dense_to_softmax_streams_1 | {}
	Port: dense_to_softmax_streams_2 | {}
	Port: dense_to_softmax_streams_3 | {}
	Port: dense_to_softmax_streams_4 | {}
	Port: dense_to_softmax_streams_5 | {}
	Port: dense_to_softmax_streams_6 | {}
	Port: dense_to_softmax_streams_7 | {}
	Port: prediction | {72 }
	Port: exp_sum_out | {72 }
	Port: dense_biases | {}
 - Input state : 
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_0 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_1 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_2 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_3 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_4 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_5 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_6 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_7 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : prediction | {}
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_biases | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		d_1 : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		d_cast : 2
		dense_biases_addr : 3
		sum : 4
		store_ln17 : 3
	State 2
	State 3
		sum_2 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sum_2_1 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		sum_2_2 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		sum_2_3 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		sum_2_4 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		sum_2_5 : 1
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		sum_2_6 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		sum_2_7 : 1
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		store_ln27 : 1
		exp_sum_1 : 1
		write_ln0 : 1
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|   fexp   |                  grp_fu_161                 |    7    |   317   |   917   |
|----------|---------------------------------------------|---------|---------|---------|
|   fadd   |                  grp_fu_153                 |    2    |   306   |   231   |
|          |                  grp_fu_157                 |    2    |   306   |   231   |
|----------|---------------------------------------------|---------|---------|---------|
|    add   |               add_ln17_fu_185               |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln17_fu_179              |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|
|          |  dense_to_softmax_streams_0_read_read_fu_72 |    0    |    0    |    0    |
|          |  dense_to_softmax_streams_1_read_read_fu_78 |    0    |    0    |    0    |
|          |  dense_to_softmax_streams_2_read_read_fu_84 |    0    |    0    |    0    |
|   read   |  dense_to_softmax_streams_3_read_read_fu_90 |    0    |    0    |    0    |
|          |  dense_to_softmax_streams_4_read_read_fu_96 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_5_read_read_fu_102 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_6_read_read_fu_108 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_7_read_read_fu_114 |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   write  |            write_ln0_write_fu_120           |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   zext   |                d_cast_fu_191                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |    11   |   929   |   1401  |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|         bitcast_ln24_1_reg_333        |   32   |
|         bitcast_ln24_2_reg_343        |   32   |
|         bitcast_ln24_3_reg_353        |   32   |
|         bitcast_ln24_4_reg_363        |   32   |
|         bitcast_ln24_5_reg_373        |   32   |
|         bitcast_ln24_6_reg_383        |   32   |
|         bitcast_ln24_7_reg_393        |   32   |
|          bitcast_ln24_reg_323         |   32   |
|             d_cast_reg_268            |   64   |
|               d_reg_257               |    4   |
|       dense_biases_addr_reg_273       |    4   |
|dense_to_softmax_streams_0_read_reg_283|   32   |
|dense_to_softmax_streams_1_read_reg_288|   32   |
|dense_to_softmax_streams_2_read_reg_293|   32   |
|dense_to_softmax_streams_3_read_reg_298|   32   |
|dense_to_softmax_streams_4_read_reg_303|   32   |
|dense_to_softmax_streams_5_read_reg_308|   32   |
|dense_to_softmax_streams_6_read_reg_313|   32   |
|dense_to_softmax_streams_7_read_reg_318|   32   |
|           exp_sum_1_reg_414           |   32   |
|          exp_sum_load_reg_409         |   32   |
|            exp_sum_reg_249            |   32   |
|           icmp_ln17_reg_264           |    1   |
|            sum_2_1_reg_338            |   32   |
|            sum_2_2_reg_348            |   32   |
|            sum_2_3_reg_358            |   32   |
|            sum_2_4_reg_368            |   32   |
|            sum_2_5_reg_378            |   32   |
|            sum_2_6_reg_388            |   32   |
|            sum_2_7_reg_398            |   32   |
|             sum_2_reg_328             |   32   |
|              sum_reg_278              |   32   |
|              tmp_reg_403              |   32   |
+---------------------------------------+--------+
|                 Total                 |  1001  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_153    |  p0  |   6  |  32  |   192  ||    25   |
|     grp_fu_153    |  p1  |   9  |  32  |   288  ||    37   |
|     grp_fu_157    |  p0  |   4  |  32  |   128  ||    17   |
|     grp_fu_157    |  p1  |   8  |  32  |   256  ||    33   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   872  || 8.66614 ||   121   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   929  |  1401  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   121  |
|  Register |    -   |    -   |  1001  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    8   |  1930  |  1522  |
+-----------+--------+--------+--------+--------+
