Analysis & Synthesis report for processor
Fri Jul 12 18:53:40 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_vii1:auto_generated
 16. Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated
 17. Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_m5d1:auto_generated
 18. Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_2ji1:auto_generated
 19. Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_m5d1:auto_generated
 20. Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_1ji1:auto_generated
 21. Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated
 22. Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_0ji1:auto_generated
 23. Parameter Settings for User Entity Instance: inst_rom:InstructionMemory
 24. Parameter Settings for User Entity Instance: mux:InstructMux
 25. Parameter Settings for User Entity Instance: mux:ALUMux
 26. Parameter Settings for User Entity Instance: data_memory:DataMemory
 27. Parameter Settings for User Entity Instance: data_memory:DataMemory|async_memory:data_seg
 28. Parameter Settings for User Entity Instance: data_memory:DataMemory|async_memory:stack_seg
 29. Parameter Settings for User Entity Instance: data_memory:DataMemory|serial_buffer:ser
 30. Parameter Settings for User Entity Instance: mux:DataMux
 31. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0
 32. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0
 33. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0
 34. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0
 35. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0
 36. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0
 37. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0
 38. Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "data_memory:DataMemory"
 41. Port Connectivity Checks: "alu:ALU"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 12 18:53:40 2019      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; processor                                  ;
; Top-level Entity Name              ; processor                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,680                                      ;
;     Total combinational functions  ; 1,720                                      ;
;     Dedicated logic registers      ; 1,031                                      ;
; Total registers                    ; 1031                                       ;
; Total pins                         ; 22                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 65,536                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F29C6       ;                    ;
; Top-level entity name                                                      ; processor          ; processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                       ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; reg_file.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/reg_file.v                                      ;         ;
; processor.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/processor.v                                     ;         ;
; serial_buf.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/serial_buf.v                                    ;         ;
; inst_rom.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/inst_rom.v                                      ;         ;
; data_memory.v                                   ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/data_memory.v                                   ;         ;
; async_memory.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/async_memory.v                                  ;         ;
; alu.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/alu.v                                           ;         ;
; control.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Documents/School/CSE_141L/Lab_2/control.v                                       ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal150.inc                                  ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/aglobal150.inc         ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_vii1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_vii1.tdf                          ;         ;
; db/processor.ram0_async_memory_5978eeb5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_async_memory_5978eeb5.hdl.mif ;         ;
; db/altsyncram_m5d1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_m5d1.tdf                          ;         ;
; db/altsyncram_2ji1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_2ji1.tdf                          ;         ;
; db/processor.ram3_async_memory_5978eeb5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/School/CSE_141L/Lab_2/db/processor.ram3_async_memory_5978eeb5.hdl.mif ;         ;
; db/altsyncram_1ji1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_1ji1.tdf                          ;         ;
; db/processor.ram2_async_memory_5978eeb5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/School/CSE_141L/Lab_2/db/processor.ram2_async_memory_5978eeb5.hdl.mif ;         ;
; db/altsyncram_0ji1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_0ji1.tdf                          ;         ;
; db/processor.ram1_async_memory_5978eeb5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/School/CSE_141L/Lab_2/db/processor.ram1_async_memory_5978eeb5.hdl.mif ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,680       ;
;                                             ;             ;
; Total combinational functions               ; 1720        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1450        ;
;     -- 3 input functions                    ; 227         ;
;     -- <=2 input functions                  ; 43          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1619        ;
;     -- arithmetic mode                      ; 101         ;
;                                             ;             ;
; Total registers                             ; 1031        ;
;     -- Dedicated logic registers            ; 1031        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 22          ;
; Total memory bits                           ; 65536       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1095        ;
; Total fan-out                               ; 10514       ;
; Average fan-out                             ; 3.68        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |processor                                   ; 1720 (16)         ; 1031 (8)     ; 65536       ; 0            ; 0       ; 0         ; 22   ; 0            ; |processor                                                                                                    ; work         ;
;    |alu:ALU|                                 ; 220 (220)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:ALU                                                                                            ; work         ;
;    |control:Controller|                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:Controller                                                                                 ; work         ;
;    |data_memory:DataMemory|                  ; 41 (25)           ; 9 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory                                                                             ; work         ;
;       |async_memory:data_seg|                ; 2 (2)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg                                                       ; work         ;
;          |altsyncram:mem0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0                                 ; work         ;
;             |altsyncram_vii1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_vii1:auto_generated  ; work         ;
;          |altsyncram:mem1_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0                                 ; work         ;
;             |altsyncram_0ji1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_0ji1:auto_generated  ; work         ;
;          |altsyncram:mem2_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0                                 ; work         ;
;             |altsyncram_1ji1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_1ji1:auto_generated  ; work         ;
;          |altsyncram:mem3_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0                                 ; work         ;
;             |altsyncram_2ji1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_2ji1:auto_generated  ; work         ;
;       |async_memory:stack_seg|               ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg                                                      ; work         ;
;          |altsyncram:mem0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0                                ; work         ;
;             |altsyncram_m5d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated ; work         ;
;          |altsyncram:mem1_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0                                ; work         ;
;             |altsyncram_m5d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated ; work         ;
;          |altsyncram:mem2_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0                                ; work         ;
;             |altsyncram_m5d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_m5d1:auto_generated ; work         ;
;          |altsyncram:mem3_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0                                ; work         ;
;             |altsyncram_m5d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_m5d1:auto_generated ; work         ;
;       |serial_buffer:ser|                    ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:DataMemory|serial_buffer:ser                                                           ; work         ;
;    |inst_rom:InstructionMemory|              ; 271 (271)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|inst_rom:InstructionMemory                                                                         ; work         ;
;    |mux:ALUMux|                              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux:ALUMux                                                                                         ; work         ;
;    |mux:DataMux|                             ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux:DataMux                                                                                        ; work         ;
;    |mux:InstructMux|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux:InstructMux                                                                                    ; work         ;
;    |reg_file:RegisterFile|                   ; 1097 (1097)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|reg_file:RegisterFile                                                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_vii1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/processor.ram0_async_memory_5978eeb5.hdl.mif ;
; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_0ji1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/processor.ram1_async_memory_5978eeb5.hdl.mif ;
; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_1ji1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/processor.ram2_async_memory_5978eeb5.hdl.mif ;
; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/processor.ram3_async_memory_5978eeb5.hdl.mif ;
; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                            ;
; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                            ;
; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                            ;
; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_m5d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                            ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; control:Controller|MemoryWE                        ; GND                 ; yes                    ;
; control:Controller|MemoryToReg                     ; GND                 ; yes                    ;
; control:Controller|RegWriteEnable                  ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+----------------------------------------------------+-----------------------------------------------+
; Register name                                      ; Reason for Removal                            ;
+----------------------------------------------------+-----------------------------------------------+
; data_memory:DataMemory|serial_buffer:ser|read_en   ; Stuck at GND due to stuck port data_in        ;
; inst_rom:InstructionMemory|out[1,4,6,16..18,23,31] ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][31]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][30]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][29]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][28]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][27]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][26]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][25]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][24]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][23]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][22]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][21]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][20]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][19]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][18]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][17]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][16]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][15]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][14]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][13]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][12]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][11]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][10]             ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][9]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][8]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][7]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][6]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][5]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][4]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][3]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][2]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][1]              ; Stuck at GND due to stuck port data_in        ;
; reg_file:RegisterFile|registers[0][0]              ; Stuck at GND due to stuck port data_in        ;
; inst_rom:InstructionMemory|out[3,7]                ; Merged with inst_rom:InstructionMemory|out[2] ;
; PC[10..31]                                         ; Lost fanout                                   ;
; Total Number of Removed Registers = 65             ;                                               ;
+----------------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                                                                  ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------+
; inst_rom:InstructionMemory|out[6]  ; Stuck at GND              ; reg_file:RegisterFile|registers[0][30], reg_file:RegisterFile|registers[0][29],                         ;
;                                    ; due to stuck port data_in ; reg_file:RegisterFile|registers[0][28], reg_file:RegisterFile|registers[0][27],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][26], reg_file:RegisterFile|registers[0][25],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][24], reg_file:RegisterFile|registers[0][23],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][22], reg_file:RegisterFile|registers[0][21],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][20], reg_file:RegisterFile|registers[0][19],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][18], reg_file:RegisterFile|registers[0][17],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][16], reg_file:RegisterFile|registers[0][15],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][14], reg_file:RegisterFile|registers[0][13],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][12], reg_file:RegisterFile|registers[0][11],                         ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][10], reg_file:RegisterFile|registers[0][9],                          ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][8], reg_file:RegisterFile|registers[0][7],                           ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][6], reg_file:RegisterFile|registers[0][5],                           ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][4], reg_file:RegisterFile|registers[0][3],                           ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][2], reg_file:RegisterFile|registers[0][1],                           ;
;                                    ;                           ; reg_file:RegisterFile|registers[0][0]                                                                   ;
; PC[31]                             ; Lost Fanouts              ; PC[30], PC[29], PC[28], PC[27], PC[26], PC[25], PC[24], PC[23], PC[22], PC[21], PC[20], PC[19], PC[18], ;
;                                    ;                           ; PC[17], PC[16], PC[15], PC[14], PC[13], PC[12], PC[11], PC[10]                                          ;
; inst_rom:InstructionMemory|out[18] ; Stuck at GND              ; reg_file:RegisterFile|registers[0][31]                                                                  ;
;                                    ; due to stuck port data_in ;                                                                                                         ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1031  ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1000  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                            ; Megafunction                                             ; Type ;
+----------------------------------------------------------+----------------------------------------------------------+------+
; data_memory:DataMemory|async_memory:data_seg|rd[0..7]    ; data_memory:DataMemory|async_memory:data_seg|mem0_rtl_0  ; RAM  ;
; data_memory:DataMemory|async_memory:stack_seg|rd[0..7]   ; data_memory:DataMemory|async_memory:stack_seg|mem0_rtl_0 ; RAM  ;
; data_memory:DataMemory|async_memory:stack_seg|rd[24..31] ; data_memory:DataMemory|async_memory:stack_seg|mem3_rtl_0 ; RAM  ;
; data_memory:DataMemory|async_memory:data_seg|rd[24..31]  ; data_memory:DataMemory|async_memory:data_seg|mem3_rtl_0  ; RAM  ;
; data_memory:DataMemory|async_memory:stack_seg|rd[16..23] ; data_memory:DataMemory|async_memory:stack_seg|mem2_rtl_0 ; RAM  ;
; data_memory:DataMemory|async_memory:data_seg|rd[16..23]  ; data_memory:DataMemory|async_memory:data_seg|mem2_rtl_0  ; RAM  ;
; data_memory:DataMemory|async_memory:stack_seg|rd[8..15]  ; data_memory:DataMemory|async_memory:stack_seg|mem1_rtl_0 ; RAM  ;
; data_memory:DataMemory|async_memory:data_seg|rd[8..15]   ; data_memory:DataMemory|async_memory:data_seg|mem1_rtl_0  ; RAM  ;
+----------------------------------------------------------+----------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|data_memory:DataMemory|serial_buffer:ser|sbyte[1] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[31][30]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[30][29]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[29][8]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[28][14]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[27][17]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[26][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[25][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[24][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[23][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[22][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[21][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[20][18]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[19][7]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[18][31]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[17][29]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[16][17]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[15][8]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[14][13]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[13][7]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[12][2]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[11][10]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[10][13]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[9][14]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[8][1]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[7][10]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[6][3]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[5][9]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[4][19]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[3][19]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[2][30]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[1][6]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |processor|reg_file:RegisterFile|registers[0][16]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |processor|control:Controller|MemoryWE                       ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |processor|reg_file:RegisterFile|Mux7                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |processor|reg_file:RegisterFile|Mux46                       ;
; 7:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |processor|alu:ALU|O_out[17]                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |processor|mux:DataMux|out[12]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |processor|mux:DataMux|out[1]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_vii1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_m5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_m5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_2ji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_m5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_1ji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_m5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_0ji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_rom:InstructionMemory                                ;
+----------------+----------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                ; Type           ;
+----------------+----------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 8                                                                    ; Signed Integer ;
; INIT_PROGRAM   ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.inst_rom.memh ; String         ;
+----------------+----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:InstructMux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:ALUMux ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:DataMemory                             ;
+----------------+-----------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                 ; Type   ;
+----------------+-----------------------------------------------------------------------+--------+
; INIT_PROGRAM0  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram0.memh ; String ;
; INIT_PROGRAM1  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram1.memh ; String ;
; INIT_PROGRAM2  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram2.memh ; String ;
; INIT_PROGRAM3  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram3.memh ; String ;
+----------------+-----------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:DataMemory|async_memory:data_seg                ;
+----------------+-----------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                 ; Type            ;
+----------------+-----------------------------------------------------------------------+-----------------+
; MEM_ADDR       ; 0001000000000000                                                      ; Unsigned Binary ;
; DO_INIT        ; 1                                                                     ; Signed Integer  ;
; INIT_PROGRAM0  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram0.memh ; String          ;
; INIT_PROGRAM1  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram1.memh ; String          ;
; INIT_PROGRAM2  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram2.memh ; String          ;
; INIT_PROGRAM3  ; D:/Documents/School/CSE_141L/Lab_2/lab3-test/lab3-test.data_ram3.memh ; String          ;
+----------------+-----------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:DataMemory|async_memory:stack_seg ;
+----------------+--------------------------------------------------+------------------------+
; Parameter Name ; Value                                            ; Type                   ;
+----------------+--------------------------------------------------+------------------------+
; MEM_ADDR       ; 0111111111111111                                 ; Unsigned Binary        ;
; DO_INIT        ; 0                                                ; Signed Integer         ;
; INIT_PROGRAM0  ; c:/altera/11.1sp1/141/hello_world.data_ram0.memh ; String                 ;
; INIT_PROGRAM1  ; c:/altera/11.1sp1/141/hello_world.data_ram1.memh ; String                 ;
; INIT_PROGRAM2  ; c:/altera/11.1sp1/141/hello_world.data_ram2.memh ; String                 ;
; INIT_PROGRAM3  ; c:/altera/11.1sp1/141/hello_world.data_ram3.memh ; String                 ;
+----------------+--------------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:DataMemory|serial_buffer:ser ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; MEM_ADDR       ; 1111111111111111 ; Unsigned Binary                                   ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:DataMux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; W              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 10                                              ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                            ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 8                                               ; Untyped                      ;
; WIDTHAD_B                          ; 10                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1024                                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/processor.ram0_async_memory_5978eeb5.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_vii1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_m5d1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_m5d1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 10                                              ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                            ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 8                                               ; Untyped                      ;
; WIDTHAD_B                          ; 10                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1024                                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/processor.ram3_async_memory_5978eeb5.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_2ji1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_m5d1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 10                                              ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                            ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 8                                               ; Untyped                      ;
; WIDTHAD_B                          ; 10                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1024                                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/processor.ram2_async_memory_5978eeb5.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_1ji1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_m5d1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 10                                              ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                            ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 8                                               ; Untyped                      ;
; WIDTHAD_B                          ; 10                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1024                                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/processor.ram1_async_memory_5978eeb5.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0ji1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                   ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem3_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "data_memory:DataMemory" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; size_in ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU"                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Branch_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Jump_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 1031                        ;
;     ENA               ; 1000                        ;
;     SCLR              ; 23                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 1721                        ;
;     arith             ; 101                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 94                          ;
;     normal            ; 1620                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 1450                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 19.10                       ;
; Average LUT depth     ; 14.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Jul 12 18:53:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file
Warning (12090): Entity "mux" obtained from "processor.v" instead of from Quartus II megafunction library
Info (12021): Found 3 design units, including 3 entities, in source file processor.v
    Info (12023): Found entity 1: processor
    Info (12023): Found entity 2: sign_extend
    Info (12023): Found entity 3: mux
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file serial_buf.v
    Info (12023): Found entity 1: serial_buffer
Info (12021): Found 1 design units, including 1 entities, in source file inst_rom.v
    Info (12023): Found entity 1: inst_rom
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file async_memory.v
    Info (12023): Found entity 1: async_memory
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(135): created implicit net for "clk"
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "control" for hierarchy "control:Controller"
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "RegWriteEnable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "ALUFunction", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "MemoryRE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "MemoryWE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable "MemoryToReg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MemoryToReg" at control.v(29)
Info (10041): Inferred latch for "MemoryWE" at control.v(29)
Info (10041): Inferred latch for "MemoryRE" at control.v(29)
Info (10041): Inferred latch for "ALUFunction[0]" at control.v(29)
Info (10041): Inferred latch for "ALUFunction[1]" at control.v(29)
Info (10041): Inferred latch for "ALUFunction[2]" at control.v(29)
Info (10041): Inferred latch for "ALUFunction[3]" at control.v(29)
Info (10041): Inferred latch for "ALUFunction[4]" at control.v(29)
Info (10041): Inferred latch for "ALUFunction[5]" at control.v(29)
Info (10041): Inferred latch for "ALUSrc" at control.v(29)
Info (10041): Inferred latch for "RegWriteEnable" at control.v(29)
Info (10041): Inferred latch for "RegDst" at control.v(29)
Info (12128): Elaborating entity "inst_rom" for hierarchy "inst_rom:InstructionMemory"
Warning (10850): Verilog HDL warning at inst_rom.v(31): number of words (224) in memory file does not match the number of elements in the address range [0:255]
Warning (10030): Net "rom.data_a" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "mux" for hierarchy "mux:InstructMux"
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:RegisterFile"
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:SignExt"
Info (12128): Elaborating entity "mux" for hierarchy "mux:ALUMux"
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:DataMemory"
Info (12128): Elaborating entity "async_memory" for hierarchy "data_memory:DataMemory|async_memory:data_seg"
Warning (10850): Verilog HDL warning at async_memory.v(45): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10850): Verilog HDL warning at async_memory.v(46): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10850): Verilog HDL warning at async_memory.v(47): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10850): Verilog HDL warning at async_memory.v(48): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Info (12128): Elaborating entity "async_memory" for hierarchy "data_memory:DataMemory|async_memory:stack_seg"
Info (12128): Elaborating entity "serial_buffer" for hierarchy "data_memory:DataMemory|serial_buffer:ser"
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:data_seg|mem0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:stack_seg|mem0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:stack_seg|mem3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:data_seg|mem3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:stack_seg|mem2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:data_seg|mem2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:stack_seg|mem1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_memory:DataMemory|async_memory:data_seg|mem1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "inst_rom:InstructionMemory|rom" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_inst_rom_355e450e.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14026): LATCH primitive "control:Controller|ALUFunction[1]" is permanently enabled
Warning (14026): LATCH primitive "control:Controller|ALUFunction[0]" is permanently enabled
Warning (14026): LATCH primitive "control:Controller|ALUFunction[3]" is permanently enabled
Warning (14026): LATCH primitive "control:Controller|ALUFunction[4]" is permanently enabled
Warning (14026): LATCH primitive "control:Controller|ALUFunction[5]" is permanently enabled
Warning (14026): LATCH primitive "control:Controller|ALUFunction[2]" is permanently enabled
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:data_seg|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram0_async_memory_5978eeb5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:stack_seg|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:stack_seg|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:data_seg|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram3_async_memory_5978eeb5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:stack_seg|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:data_seg|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram2_async_memory_5978eeb5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:stack_seg|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DataMemory|async_memory:data_seg|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor.ram1_async_memory_5978eeb5.hdl.mif
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0"
Info (12133): Instantiated megafunction "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram0_async_memory_5978eeb5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vii1.tdf
    Info (12023): Found entity 1: altsyncram_vii1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0"
Info (12133): Instantiated megafunction "data_memory:DataMemory|async_memory:stack_seg|altsyncram:mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf
    Info (12023): Found entity 1: altsyncram_m5d1
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram3_async_memory_5978eeb5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ji1.tdf
    Info (12023): Found entity 1: altsyncram_2ji1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram3_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram3_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0"
Info (12133): Instantiated megafunction "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram2_async_memory_5978eeb5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ji1.tdf
    Info (12023): Found entity 1: altsyncram_1ji1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram2_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram2_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "data_memory:DataMemory|async_memory:data_seg|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor.ram1_async_memory_5978eeb5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ji1.tdf
    Info (12023): Found entity 1: altsyncram_0ji1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram1_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Documents/School/CSE_141L/Lab_2/db/processor.ram1_async_memory_5978eeb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "serial_rden_out" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Documents/School/CSE_141L/Lab_2/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2798 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2712 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Fri Jul 12 18:53:40 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documents/School/CSE_141L/Lab_2/output_files/processor.map.smsg.


