# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" --include "../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" --include "../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" --include "../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../CCD_controller_TestBench.srcs/sim_1/new/tb.v" --include "../../../CCD_controller_TestBench.srcs/sources_1/bd/design_1/ipshared/9c7f"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
