# ğŸš€ Maktab e Digital Systems (MEDS) â€“ UET Lahore  

Welcome to the official GitHub organization of **Maktab e Digital Systems (MEDS)**, Department of Electrical Engineering, **University of Engineering & Technology (UET) Lahore**.  

We are a **research and teaching lab** dedicated to advancing **Digital Design, Verification, VLSI, and RISC-V** through innovation, open-source contribution, and strong industryâ€“academia collaboration.  

---

## ğŸ¯ Mission
To become a **self-sustainable hub** for digital design and verification â€” developing industry-leading IPs, contributing to the global RISC-V community, and producing **highly skilled graduates** who excel locally and internationally.  

---

## ğŸŒ Vision
To be recognized as a **leading research lab in digital systems**, known for:  
- ğŸ’¡ Innovative Intellectual Property (IPs)  
- ğŸ† Successful industrial & funded projects  
- ğŸ“ High-caliber graduates shaping the future of digital design and verification  

---

## ğŸ“Œ Objectives
- ğŸ“š **Education & Training** â€“ Hands-on training for students, producing graduates sought by academia & industry worldwide  
- ğŸ› ï¸ **Open-Source Contribution** â€“ Active contributions to **RISC-V design and verification** projects  
- ğŸ”— **Interdisciplinary Collaboration** â€“ Involving students & faculty across UET in R&D  
- ğŸ¤ **Industry-Academia Partnership** â€“ Bridging research with real-world applications  
- ğŸ’° **Financial Sustainability** â€“ Building through industrial projects & Verification IP development  
- ğŸ… **Competitions & Funded Projects** â€“ Competing internationally & winning funded RISC-V projects  
- ğŸŒ **Global Presence** â€“ Strong representation in the worldwide **RISC-V community**  

---

## ğŸ›ï¸ Operational Structure
- **Lab Director**: Dr. Muhammad Tahir â€“ Overall strategy & vision  
- **Faculty Managers**: Umer Shahid & Shehzeen Malik â€“ Research & project guidance  
- **Student Researchers**: 15â€“20 UG students â€“ Hands-on R&D  

**Recruitment:**  
- ğŸ”¹ **Janâ€“Feb:** 3rd-year undergraduates  
- ğŸ”¹ **Summer:** 2nd-year undergraduates  
- â³ Full-time (Summer) | Part-time (Academic Year)  

---

## âš¡ Key Activities
- ğŸ”¬ RISC-V design & verification research projects  
- ğŸ“ Summer training & year-round student research  
- ğŸ› ï¸ Technical + soft skills + project management training  
- ğŸ­ Industrial workshops, hackathons, and seminars  
- ğŸ“‘ Publications in digital systems & verification  
- ğŸ’» Open-source RISC-V contributions  
- ğŸŒ International competitions & collaborations  

---

## ğŸŒŸ Connect With Us
ğŸ’¡ Explore our projects here on GitHub, contribute, and collaborate with us in shaping the **future of open-source hardware and RISC-V innovation**.  

ğŸ“© For collaborations, partnerships, or inquiries, reach out via our organization page.  
