m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vD_latch
Z1 IifZ6F`WJ_`[`[[^^LcC4=0
Z2 VHg<jCXIf9mL<DH1VAK6?h0
Z3 dE:\TAILIEUHOCTAP\VerilogHDL\BaiTap\SRAM\simulation\preSynthesis
Z4 w1603207304
Z5 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v
Z6 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v
L0 14
Z7 OV;L;10.1d;51
r1
31
Z8 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v|
Z9 o-work work -O0
Z10 n@d_latch
Z11 !s100 RKnSUTG?_fgHfW2d?i>Dl1
Z12 !s108 1603207751.068000
Z13 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v|
!i10b 1
!s85 0
!s101 -O0
vdecoder
Z14 !s100 hLKCGUoT]1PgFX[dFEPHP0
Z15 ImXPm]11RhdlZ?OSP9PX<^3
Z16 VcjVQMY2UIaXHYaF3cmW<?3
R3
Z17 w1603186405
Z18 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder.v
Z19 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder.v
L0 2
R7
r1
31
Z20 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder.v|
R9
Z21 !s108 1603207751.240000
Z22 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder.v|
!i10b 1
!s85 0
!s101 -O0
vdecoder_main
Z23 !s100 2G?9VDB98K]TRT1d?17Gb2
Z24 II6>G48:o[WAe2d1FdJ`PA1
Z25 ViP8>X2^BNTiLKb]h90TD@2
R3
Z26 w1603186425
Z27 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v
Z28 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v
L0 1
R7
r1
31
Z29 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v|
R9
Z30 !s108 1603207751.395000
Z31 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v|
!i10b 1
!s85 0
!s101 -O0
vMemoryCell
Z32 !s100 BW[JRK1DZW:Mk<B51FjWl1
Z33 IFd:4dJPFR]g`E6S431N@F0
Z34 VAj8ZNk0In5O5C^LEU3Q:R2
R3
Z35 w1603186442
Z36 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v
Z37 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v
L0 1
R7
r1
31
Z38 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v|
R9
Z39 n@memory@cell
Z40 !s108 1603207751.585000
Z41 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM
Z42 !s100 6S6UdNg4:0l;6H<zT8OLC2
Z43 I4MC2HQl7a1:P:;^JhA6mY3
Z44 V?mC4nR0]f0Oc<OGV;f;193
R3
Z45 w1603189379
Z46 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v
Z47 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v
L0 4
R7
r1
31
Z48 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v|
R9
Z49 n@s@r@a@m
Z50 !s108 1603207751.741000
Z51 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM_tb
Z52 !s100 aZ1Q2`1^68UYC0PcTllIa1
Z53 Im3OI[ZA3S>^MXAFTohmY^1
Z54 VYiHVVUgSMPLilB1BUBN3J2
R3
Z55 w1603187919
Z56 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/simulation/preSynthesis/SRAM_tb.v
Z57 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/simulation/preSynthesis/SRAM_tb.v
L0 2
R7
r1
31
Z58 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/simulation/preSynthesis/SRAM_tb.v|
R9
Z59 n@s@r@a@m_tb
Z60 !s108 1603207750.884000
Z61 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/simulation/preSynthesis/SRAM_tb.v|
!i10b 1
!s85 0
!s101 -O0
vtristate
Z62 !s100 R`_Lm<ELM_Vh0XiWXkzjA3
Z63 IDoiL;HOm8C<kkao_JYB;J3
Z64 V5iFh72iK?60fR0U]mY_Mh3
R3
Z65 w1603186478
Z66 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v
Z67 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v
L0 1
R7
r1
31
Z68 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v|
R9
!i10b 1
!s85 0
Z69 !s108 1603207751.925000
Z70 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v|
!s101 -O0
vword
!i10b 1
Z71 !s100 fZmP;`WSR=7b24JTIT9_73
Z72 IzECMXcYmNgS^Ld[nAB=eO2
Z73 V_][0d4bh[DW1I:68=AbaE3
R3
Z74 w1603186490
Z75 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v
Z76 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v
L0 1
R7
r1
!s85 0
31
!s108 1603207752.116000
!s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v|
Z77 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v|
!s101 -O0
R9
