
/* ============================================================================
 *
 *            TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION
 *
 *  Property of Texas Instruments
 *  For Unrestricted Internal Use Only
 *  Unauthorized reproduction and/or distribution is strictly prohibited.
 *  This product is protected under copyright law and trade secret law
 *  as an unpublished work.
 *  Created 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved.
 *
 */

/**
 *  @Component:   EDEN_CLKRST
 *
 *  @Filename:    eden_clkrst_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __EDEN_CLKRST_CRED_H
#define __EDEN_CLKRST_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance CLKRST of component EDEN_CLKRST mapped in EDEN at address 0x8181800
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component EDEN_CLKRST
 *
 */


/*
 *  List of bundle arrays for component EDEN_CLKRST
 *
 */

/*
 *  List of bundles for component EDEN_CLKRST
 *
 */


/*
 * List of registers for component EDEN_CLKRST
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE1_CPU_RSTN__1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE1_CPU_RSTN__1                      0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE2_CPU_RSTN__1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE2_CPU_RSTN__1                      0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE3_CPU_RSTN__1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE3_CPU_RSTN__1                      0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE4_CPU_RSTN__1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE4_CPU_RSTN__1                      0xCul


/*
 * List of register bitfields for component EDEN_CLKRST
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE1_CPU_RSTN__1__RSTN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE1_CPU_RSTN__1__RSTN           BITFIELD(0, 0)
#define EDEN_CLKRST__EVE1_CPU_RSTN__1__RSTN__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE2_CPU_RSTN__1__RSTN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE2_CPU_RSTN__1__RSTN           BITFIELD(0, 0)
#define EDEN_CLKRST__EVE2_CPU_RSTN__1__RSTN__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE3_CPU_RSTN__1__RSTN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE3_CPU_RSTN__1__RSTN           BITFIELD(0, 0)
#define EDEN_CLKRST__EVE3_CPU_RSTN__1__RSTN__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_CLKRST__EVE4_CPU_RSTN__1__RSTN   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_CLKRST__EVE4_CPU_RSTN__1__RSTN           BITFIELD(0, 0)
#define EDEN_CLKRST__EVE4_CPU_RSTN__1__RSTN__POS      0


/*
 * List of register bitfields values for component EDEN_CLKRST
 *
 */


#ifdef __cplusplus
}
#endif
#endif  /* __EDEN_CLKRST_CRED_H */
 
