// Seed: 4101764953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout tri1 id_14;
  output wire id_13;
  output wire id_12;
  output uwire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1'b0] = "" == ~id_17;
  wire [-1  + "" : 1 'b0] id_24;
  assign id_11 = 1 << 1'b0 || id_16;
  assign id_14 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_3,
      id_3,
      id_5,
      id_3,
      id_6,
      id_6,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_11 = 0;
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  output supply0 id_2;
  output wire id_1;
  parameter id_7 = 1;
  assign id_2 = id_4 == id_7;
  logic id_8 = id_4[1 :-1];
endmodule
