Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/41-openroad-repairantennas/1-diodeinsertion/clk_int_div.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   clk_int_div
Die area:                 ( 0 0 ) ( 60760 71480 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     183
Number of terminals:      17
Number of snets:          2
Number of nets:           126

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 86.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4134.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 636.
[INFO DRT-0033] via shape region query size = 95.
[INFO DRT-0033] met2 shape region query size = 60.
[INFO DRT-0033] via2 shape region query size = 76.
[INFO DRT-0033] met3 shape region query size = 69.
[INFO DRT-0033] via3 shape region query size = 76.
[INFO DRT-0033] met4 shape region query size = 23.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 287 pins.
[INFO DRT-0081]   Complete 80 unique inst patterns.
[INFO DRT-0084]   Complete 77 groups.
#scanned instances     = 183
#unique  instances     = 86
#stdCellGenAp          = 2216
#stdCellValidPlanarAp  = 38
#stdCellValidViaAp     = 1674
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 404
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:01, memory = 138.12 (MB), peak = 138.12 (MB)

[INFO DRT-0157] Number of guides:     785

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 280.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 215.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 119.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 399 vertical wires in 1 frboxes and 227 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 35 vertical wires in 1 frboxes and 52 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.85 (MB), peak = 140.85 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.85 (MB), peak = 140.85 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 149.85 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 152.74 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 156.61 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 157.28 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2   met3
Metal Spacing        7      2      6
Recheck             10      5      0
Short                6      0      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 519.02 (MB), peak = 519.02 (MB)
Total wire length = 2023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 978 um.
Total wire length on LAYER met2 = 988 um.
Total wire length on LAYER met3 = 56 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 805.
Up-via summary (total 805):

----------------------
 FR_MASTERSLICE      0
            li1    388
           met1    405
           met2     12
           met3      0
           met4      0
----------------------
                   805


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 527.26 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:00, memory = 535.00 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 535.00 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 535.00 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                9      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 535.34 (MB), peak = 535.34 (MB)
Total wire length = 2020 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 982 um.
Total wire length on LAYER met2 = 982 um.
Total wire length on LAYER met3 = 55 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 787.
Up-via summary (total 787):

----------------------
 FR_MASTERSLICE      0
            li1    388
           met1    385
           met2     14
           met3      0
           met4      0
----------------------
                   787


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 535.34 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 535.34 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 535.34 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 535.34 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 535.34 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 535.34 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                4      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 538.43 (MB), peak = 538.43 (MB)
Total wire length = 2015 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 970 um.
Total wire length on LAYER met2 = 991 um.
Total wire length on LAYER met3 = 53 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 785.
Up-via summary (total 785):

----------------------
 FR_MASTERSLICE      0
            li1    388
           met1    385
           met2     12
           met3      0
           met4      0
----------------------
                   785


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 549.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 549.34 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 549.34 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 549.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 549.34 (MB), peak = 564.21 (MB)
Total wire length = 2018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 955 um.
Total wire length on LAYER met2 = 1003 um.
Total wire length on LAYER met3 = 59 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 789.
Up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    388
           met1    385
           met2     16
           met3      0
           met4      0
----------------------
                   789


[INFO DRT-0198] Complete detail routing.
Total wire length = 2018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 955 um.
Total wire length on LAYER met2 = 1003 um.
Total wire length on LAYER met3 = 59 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 789.
Up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    388
           met1    385
           met2     16
           met3      0
           met4      0
----------------------
                   789


[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:03, memory = 549.34 (MB), peak = 564.21 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                36     135.13
  Tap cell                                 30      37.54
  Timing Repair Buffer                     19     100.10
  Inverter                                  7      26.28
  Sequential cell                          17     435.42
  Multi-Input combinational cell           74     588.06
  Total                                   183    1322.52
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/43-openroad-detailedrouting/clk_int_div.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/43-openroad-detailedrouting/clk_int_div.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/43-openroad-detailedrouting/clk_int_div.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/43-openroad-detailedrouting/clk_int_div.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/43-openroad-detailedrouting/clk_int_div.sdc'…
