,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ChFrenkel/ReckOn.git,2022-02-18 22:56:59+00:00,ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.,18,ChFrenkel/ReckOn,461030115,Verilog,ReckOn,366,60,2024-03-13 13:51:02+00:00,[],
1,https://github.com/hi631/tang-nano-9K.git,2022-03-03 02:20:54+00:00,,5,hi631/tang-nano-9K,465538080,Verilog,tang-nano-9K,15465,57,2024-04-04 13:26:57+00:00,[],None
2,https://github.com/sylefeb/Silixel.git,2022-02-05 17:42:52+00:00,Exploring gate level simulation,4,sylefeb/Silixel,455940806,Verilog,Silixel,1170,51,2024-02-26 16:30:19+00:00,[],https://api.github.com/licenses/bsd-3-clause
3,https://github.com/codedchip/AMSGateArray.git,2022-02-07 11:01:13+00:00,Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.,4,codedchip/AMSGateArray,456468799,Verilog,AMSGateArray,8425,51,2024-04-07 15:56:58+00:00,[],https://api.github.com/licenses/gpl-3.0
4,https://github.com/Peter-van-Tol/LiteX-CNC.git,2022-02-28 21:58:22+00:00,Generic CNC firmware and driver for FPGA cards which are supported by LiteX,19,Peter-van-Tol/LiteX-CNC,464657430,Verilog,LiteX-CNC,77688,49,2024-03-04 07:49:56+00:00,"['cnc', 'cnc-controller', 'cnc-machine', 'fpga', 'linuxcnc', 'linuxcnc-fpga', 'litex', 'verilog', 'python3']",https://api.github.com/licenses/gpl-3.0
5,https://github.com/AngeloJacobo/RISC-V.git,2022-03-04 15:10:44+00:00,Design implementation of the RV32I Core in Verilog HDL with Zicsr extension,2,AngeloJacobo/RISC-V,466168448,Verilog,RISC-V,6988,40,2024-03-27 13:53:04+00:00,"['risc-v', 'verilog', 'rv32i', 'rv32', 'cpu', 'riscv', '5-stage-pipeline', 'formal-verification']",https://api.github.com/licenses/mit
6,https://github.com/AUCOHL/Lighter.git,2022-02-22 14:03:02+00:00,An automatic clock gating utility,5,AUCOHL/Lighter,462323524,Verilog,Lighter,165579,36,2024-04-11 06:33:42+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/os-fpga/Raptor.git,2022-03-02 07:21:57+00:00,Raptor end-to-end FPGA Compiler and GUI,15,os-fpga/Raptor,465199162,Verilog,Raptor,111626,34,2024-03-17 09:05:18+00:00,['sw'],
8,https://github.com/derek8955/ic_contest.git,2022-03-01 08:43:41+00:00,IC Contest,6,derek8955/ic_contest,464811556,Verilog,ic_contest,116406,18,2024-03-20 18:05:08+00:00,[],None
9,https://github.com/tastynoob/ritter-soc.git,2022-02-25 09:56:52+00:00,"a  4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog",5,tastynoob/ritter-soc,463481430,Verilog,ritter-soc,3021,17,2024-03-21 11:35:19+00:00,[],https://api.github.com/licenses/gpl-3.0
10,https://github.com/CHN-ChenYi/RISC-Core-on-FPGA-Arch2021.git,2022-02-10 06:53:17+00:00,A course project for Computer Architecture Course at ZJU.,7,CHN-ChenYi/RISC-Core-on-FPGA-Arch2021,457664316,Verilog,RISC-Core-on-FPGA-Arch2021,127,17,2024-03-14 09:51:20+00:00,[],None
11,https://github.com/yasnakateb/PipelinedARM.git,2022-02-11 23:35:35+00:00,üíé A 32-bit ARM Processor Implementation in Verilog HDL ,6,yasnakateb/PipelinedARM,458371413,Verilog,PipelinedARM,57,16,2024-03-27 02:15:12+00:00,"['cpu', 'arm', 'arm-processor', 'verilog', 'icarus-verilog', 'verilog-hdl', 'iverilog', 'arm-pipeline']",None
12,https://github.com/Xilinx/hydra.git,2022-02-10 00:36:38+00:00,,3,Xilinx/hydra,457576926,Verilog,hydra,104,12,2023-12-18 17:12:09+00:00,[],https://api.github.com/licenses/apache-2.0
13,https://github.com/Geetima2021/vsdpcvrd.git,2022-02-21 05:12:14+00:00,,5,Geetima2021/vsdpcvrd,461713854,Verilog,vsdpcvrd,39058,9,2023-12-17 05:44:01+00:00,[],https://api.github.com/licenses/apache-2.0
14,https://github.com/uchan-nos/comproc.git,2022-02-07 09:24:34+00:00,ComProc project home,0,uchan-nos/comproc,456436315,Verilog,comproc,2088,9,2023-11-28 12:38:11+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/tomstorey/vga_crtc.git,2022-02-16 21:27:39+00:00,A simple text-mode VGA CRTC implemented in Verilog,0,tomstorey/vga_crtc,460183508,Verilog,vga_crtc,41,8,2024-01-15 07:03:25+00:00,"['verilog', 'vga', 'cpld', 'crtc', 'dos', 'text-mode', '80x25', 'cursor']",https://api.github.com/licenses/bsd-3-clause
16,https://github.com/Rishabh-zhcet/Analog-to-Digital-Converter.git,2022-03-07 19:43:28+00:00,"This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is simulated on Makerchip tool. All the Simulations are done using Esim and Makerchip tool only. Since the counter used is taken to be 4-Bit, the input voltage that can be converted to analog is limited to 0-15V. A 4-Bit Digital to Analog Converter (DAC) is used as an internal part, having the step size of 1V.",3,Rishabh-zhcet/Analog-to-Digital-Converter,467236179,Verilog,Analog-to-Digital-Converter,3229,8,2024-03-13 13:20:28+00:00,[],None
17,https://github.com/WebKingdom/bitcoin_asic.git,2022-03-04 07:19:45+00:00,A Bitcoin mining ASIC,2,WebKingdom/bitcoin_asic,466022941,Verilog,bitcoin_asic,227928,8,2023-11-13 04:01:05+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/Xyhi/myFile.git,2022-03-07 14:16:56+00:00,,0,Xyhi/myFile,467123616,Verilog,myFile,82812,7,2024-04-10 07:16:31+00:00,[],None
19,https://github.com/kimweng01/OpenMIPS_KIMWENG_sopc.git,2022-02-17 12:51:41+00:00,Êú¨ProjectÁµêÂêà‰∫ÜÁ¢©Â£´Áè≠‰∏äË™≤ÁöÑÂÖßÂÆπ„ÄÅÊõ∏Á±ç„ÄåCPUËá™Âà∂ÂÖ•ÈñÄ„Äç„ÄÅÊõ∏Á±ç„ÄåËá™Â∑±ÂãïÊâãÂØ´CPU„Äç‰æÜÂÆåÊàê‰∏ÄÂÄãMIPS32Êû∂ÊßãÁöÑCPU„ÄÇ,1,kimweng01/OpenMIPS_KIMWENG_sopc,460434047,Verilog,OpenMIPS_KIMWENG_sopc,38710,7,2024-04-05 17:21:23+00:00,[],None
20,https://github.com/acyanbird/flappyGhost.git,2022-02-18 11:09:52+00:00,FPGA implement of flappy bird like game/ FPGA ÂÆûÁé∞ÁöÑ flappy bird like Ê∏∏Êàè,0,acyanbird/flappyGhost,460820685,Verilog,flappyGhost,30452,7,2023-12-24 05:59:14+00:00,[],
21,https://github.com/efabless/clear_old.git,2022-03-02 20:34:00+00:00,CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it.,0,efabless/clear_old,465460723,Verilog,clear_old,277502,7,2024-01-25 13:24:57+00:00,"['efpga', 'fpga', 'open-source', 'caravel', 'chipignite', 'openlane', 'openfpga']",https://api.github.com/licenses/apache-2.0
22,https://github.com/AmeyKhobragade09/AHB2APB--bridge-design.git,2022-02-26 17:38:11+00:00,"AHB-APB Bridge:-The AHB-APB interfaces AHB and APB. It buffers address, controls, and data from the AHB, drives the APB peripherals, and return data along with response signal to the AHB [4]. The AHB2APB interface is designed to operate when AHB and APB clocks have any combination of frequency and phase. TheAHB-APB performs transfer of data from AHB to APB for write cycle and APB to AHB for Read cycle. ",0,AmeyKhobragade09/AHB2APB--bridge-design,463922717,Verilog,AHB2APB--bridge-design,42,7,2024-03-13 04:25:42+00:00,[],None
23,https://github.com/cyyself/pblaze_soc.git,2022-02-28 08:54:52+00:00,SoC for Pblaze FPGA,1,cyyself/pblaze_soc,464406011,Verilog,pblaze_soc,176,7,2023-10-03 10:45:45+00:00,[],None
24,https://github.com/cam-n/human-detection-hog-svm.git,2022-03-06 13:33:15+00:00,"A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classified with/without human by using Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) algorithm, respectively.",2,cam-n/human-detection-hog-svm,466746843,Verilog,human-detection-hog-svm,2406,6,2024-03-27 00:37:06+00:00,[],None
25,https://github.com/GauravSingh789/Cascaded-SVM-on-FPGA.git,2022-02-09 07:19:18+00:00,Implementing a cascaded SVM on FPGA,2,GauravSingh789/Cascaded-SVM-on-FPGA,457250753,Verilog,Cascaded-SVM-on-FPGA,4776,6,2024-03-11 07:24:56+00:00,[],None
26,https://github.com/angelo93109/16x16-Systolic-Array-by-Verilog.git,2022-02-10 09:55:07+00:00,Construct PE (Process Elements) module and assemble it to a 16x16 PE array,0,angelo93109/16x16-Systolic-Array-by-Verilog,457721546,Verilog,16x16-Systolic-Array-by-Verilog,12,6,2024-03-29 16:17:15+00:00,[],None
27,https://github.com/khaHesham/Serial-Peripheral-Interface.git,2022-03-04 17:18:27+00:00,"Serial peripheral interface (SPI) is one of the most widely used interfaces  between microcontroller and peripheral ICs such as sensors, ADCs, DACs,  shift registers, SRAM, and others. This article provides a brief description  of the SPI interface followed by an introduction to Analog Devices‚Äô SPI  enabled switches and muxes, and how they help reduce the number of  digital GPIOs in system board design.",0,khaHesham/Serial-Peripheral-Interface,466209916,Verilog,Serial-Peripheral-Interface,2432,6,2023-12-29 16:00:16+00:00,[],None
28,https://github.com/nguyendao-uom/open_eFPGA.git,2022-03-10 14:44:36+00:00,,4,nguyendao-uom/open_eFPGA,468384194,Verilog,open_eFPGA,116370,6,2024-01-21 00:11:51+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/reglin2000/NCTU-ICLAB-2021-FALL.git,2022-02-13 08:43:40+00:00,,0,reglin2000/NCTU-ICLAB-2021-FALL,458754705,Verilog,NCTU-ICLAB-2021-FALL,24436,6,2024-03-31 04:43:39+00:00,[],None
30,https://github.com/Megumism/4K_60fps_ME.git,2022-02-22 10:56:29+00:00,Motion Vector Estimaion on 4K@60fps Video ËøêÂä®ÂêëÈáè‰º∞ËÆ°Á°¨‰ª∂ÁîµË∑ØËÆæËÆ°,7,Megumism/4K_60fps_ME,462256454,Verilog,4K_60fps_ME,53210,5,2023-05-26 14:01:00+00:00,[],None
31,https://github.com/hankshyu/TaskScheduler.git,2022-02-09 10:54:52+00:00,a hardware task scheduler design,2,hankshyu/TaskScheduler,457319611,Verilog,TaskScheduler,21362,5,2023-09-18 16:36:55+00:00,"['cpu-scheduling', 'scheduling-algorithms', 'hardware', 'verilog']",https://api.github.com/licenses/mit
32,https://github.com/GasaiYU/UCAS-CA-LOONGARCH.git,2022-02-22 23:57:32+00:00,,0,GasaiYU/UCAS-CA-LOONGARCH,462516593,Verilog,UCAS-CA-LOONGARCH,31,5,2023-06-19 16:33:52+00:00,[],None
33,https://github.com/hankshyu/SnakeGame.git,2022-02-09 11:04:00+00:00,a verilog snake game program,0,hankshyu/SnakeGame,457322378,Verilog,SnakeGame,45889,5,2023-09-18 16:36:50+00:00,"['game', 'verilog', 'fpga', 'hardware', 'snake-game']",None
34,https://github.com/efabless/openrcx-calibration.git,2022-02-17 18:25:58+00:00,,0,efabless/openrcx-calibration,460558081,Verilog,openrcx-calibration,98269,5,2022-10-29 16:03:12+00:00,[],https://api.github.com/licenses/apache-2.0
35,https://github.com/ykqiu/image-processing.git,2022-02-21 15:44:29+00:00,Real-Time Image Processing for ASIC/FGPA,3,ykqiu/image-processing,461926933,Verilog,image-processing,342,5,2023-12-11 10:20:24+00:00,[],None
36,https://github.com/CSY-tvgo/Learn-Verilog-with-YADAN-Board.git,2022-02-18 12:43:52+00:00,Some examples of using Verilog to implement some simple digital designs on YADAN Board. // Áî® Verilog Âú® YADAN ÂºÄÂèëÊùø‰∏äÂÆûÁé∞‰∏Ä‰∫õÁÆÄÂçïÊï∞Â≠óÁ≥ªÁªüÁöÑÊ°à‰æã„ÄÇ,2,CSY-tvgo/Learn-Verilog-with-YADAN-Board,460849608,Verilog,Learn-Verilog-with-YADAN-Board,5592,4,2024-01-11 14:11:37+00:00,"['verilog', 'fpga', 'tutorial']",None
37,https://github.com/Eyantra698Sumanto/XOR-XNOR-Gate.git,2022-03-02 14:12:00+00:00,,11,Eyantra698Sumanto/XOR-XNOR-Gate,465333316,Verilog,XOR-XNOR-Gate,3967,4,2023-01-02 10:08:17+00:00,[],https://api.github.com/licenses/gpl-3.0
38,https://github.com/umang-garg21/Unsupervised_SNN.git,2022-02-06 06:58:26+00:00,Designed as part of UCSB ECE Neuromorphic Computing Course. Includes lateral inhibition effects and unsupervised STDP learning. Classifies visual inputs '0' and '1'. ,0,umang-garg21/Unsupervised_SNN,456078939,Verilog,Unsupervised_SNN,344,4,2023-12-27 11:10:46+00:00,[],None
39,https://github.com/guillermofbriceno/bicantor.git,2022-02-12 06:00:26+00:00,A superscalar RISC-V implementation,1,guillermofbriceno/bicantor,458435600,Verilog,bicantor,403,4,2022-05-08 22:55:59+00:00,[],None
40,https://github.com/H4de5-7/MIPS.git,2022-03-01 08:50:15+00:00,ÊµÅÊ∞¥Á∫øMIPS‰∏ªÊú∫ÁöÑverilogÂÆûÁé∞,3,H4de5-7/MIPS,464813832,Verilog,MIPS,11,4,2023-09-28 11:36:34+00:00,[],None
41,https://github.com/angl-dev/caravel_mpw5_prga.git,2022-02-21 20:26:17+00:00,Tapeout of PRGA on MPW-5,2,angl-dev/caravel_mpw5_prga,462020556,Verilog,caravel_mpw5_prga,1147429,4,2023-12-06 12:28:19+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/Licheng-Guo/Lightweight-AXI-Pipeline.git,2022-02-09 21:14:04+00:00,A lightweight pipeline between the AXI master interface and the AXI slave interface,0,Licheng-Guo/Lightweight-AXI-Pipeline,457530447,Verilog,Lightweight-AXI-Pipeline,6,4,2022-09-06 23:51:46+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/iamraufu/BRACUCSE460.git,2022-03-07 03:40:05+00:00,VLSI Design - Spring 2022,1,iamraufu/BRACUCSE460,466931592,Verilog,BRACUCSE460,4276,4,2023-02-14 20:32:41+00:00,"['solution', 'lab', 'cse', 'cse460', 'solves', 'bracu', 'bracucse', 'bracucse460', 'brac', 'university', 'vlsi-design', 'brac-university', 'lab-solves', 'lab-solutions']",None
44,https://github.com/hohaicongthuan/RV64IF.git,2022-02-08 08:45:00+00:00,RISC-V 64-bit with 32-bit floating point extension support.,0,hohaicongthuan/RV64IF,456850621,Verilog,RV64IF,15276,4,2023-10-23 00:59:22+00:00,"['floating-point', 'instruction-set-architecture', 'risc-v', 'verilog']",None
45,https://github.com/liuguangxi/ec_sec2.git,2022-02-16 03:30:52+00:00,Elliptic curve for SEC 2 Verilog IP core,0,liuguangxi/ec_sec2,459838989,Verilog,ec_sec2,2518,4,2023-08-21 01:48:06+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/steelerfan107/x86-Processor.git,2022-02-16 03:04:25+00:00,Project for Microarchitecture,2,steelerfan107/x86-Processor,459832669,Verilog,x86-Processor,1163,4,2022-04-12 07:58:18+00:00,[],None
47,https://github.com/danodus/xgsoc.git,2022-02-17 20:40:10+00:00,FPGA based system on chip with audio and video,1,danodus/xgsoc,460600765,Verilog,xgsoc,774,4,2023-12-16 08:21:59+00:00,"['fpga', 'risc-v']",https://api.github.com/licenses/mit
48,https://github.com/yuyuranium/fpga-hw0.git,2022-02-22 05:30:43+00:00,Homework 0 of FPGA design,0,yuyuranium/fpga-hw0,462152611,Verilog,fpga-hw0,26,3,2022-03-08 06:32:03+00:00,[],None
49,https://github.com/chochain/eJsv32.git,2022-02-07 03:40:16+00:00,Forth in SystemVerilog with Java opcodes VM,0,chochain/eJsv32,456347256,Verilog,eJsv32,48546,3,2024-03-17 17:56:25+00:00,"['forth', 'fpga', 'verilog', 'ice40']",None
50,https://github.com/IObundle/iob-axi.git,2022-02-07 13:48:21+00:00,,4,IObundle/iob-axi,456524525,Verilog,iob-axi,68,3,2023-07-25 14:54:10+00:00,[],None
51,https://github.com/Kronowx/CREME_DIGITAL.git,2022-03-07 14:29:31+00:00,,0,Kronowx/CREME_DIGITAL,467128599,Verilog,CREME_DIGITAL,74931,3,2022-06-14 19:30:36+00:00,[],None
52,https://github.com/ATaylorCEngFIET/MZ_433.git,2022-03-02 10:05:35+00:00,For MicroZed Chronicles Blog 433 Partial Reconfiguration,0,ATaylorCEngFIET/MZ_433,465250920,Verilog,MZ_433,11,3,2024-03-03 16:00:06+00:00,[],None
53,https://github.com/ac2-prod/fpga_sort.git,2022-02-04 04:33:12+00:00,A sorting library for FPGA implementation,1,ac2-prod/fpga_sort,455421905,Verilog,fpga_sort,410,3,2023-08-20 14:24:31+00:00,[],https://api.github.com/licenses/apache-2.0
54,https://github.com/navaneethans/NAND_FLASH.git,2022-02-25 06:32:53+00:00,,1,navaneethans/NAND_FLASH,463424086,Verilog,NAND_FLASH,2115,3,2024-03-21 05:39:20+00:00,[],None
55,https://github.com/santoslucas/Registrador-nao-bloqueante.git,2022-02-10 23:01:42+00:00,Verilog HDL,0,santoslucas/Registrador-nao-bloqueante,457975455,Verilog,Registrador-nao-bloqueante,41,3,2022-10-21 02:27:56+00:00,[],None
56,https://github.com/Ljfanny/SUSTech_CS207_2021_fall_proj.git,2022-02-07 09:53:05+00:00,Get full marks(120/120).,1,Ljfanny/SUSTech_CS207_2021_fall_proj,456446089,Verilog,SUSTech_CS207_2021_fall_proj,9956,3,2023-05-27 19:15:16+00:00,[],None
57,https://github.com/xvalme/Arm-Legv8-CPU.git,2022-02-10 10:50:12+00:00,"An implementation of a soft core ARM LEGv8 CPU (Not all functions implemented, though)",1,xvalme/Arm-Legv8-CPU,457739884,Verilog,Arm-Legv8-CPU,208,3,2022-09-14 09:09:42+00:00,"['verilog', 'hdl', 'arm', 'armv8', 'legv8', 'computer']",None
58,https://github.com/Joposhnick/BSUIR.git,2022-02-21 15:42:16+00:00,Lab works BSUIR,0,Joposhnick/BSUIR,461926094,Verilog,BSUIR,90630,3,2024-02-04 09:19:35+00:00,[],None
59,https://github.com/mohanjan/Fagprojekt2022_Grp9.git,2022-02-07 12:20:14+00:00,,0,mohanjan/Fagprojekt2022_Grp9,456493528,Verilog,Fagprojekt2022_Grp9,33239,3,2022-09-10 11:53:49+00:00,[],https://api.github.com/licenses/unlicense
60,https://github.com/Qian-Jiaxin/FPGA_FOC.git,2022-03-09 12:15:08+00:00,,0,Qian-Jiaxin/FPGA_FOC,467913341,Verilog,FPGA_FOC,172,3,2024-03-19 10:25:43+00:00,[],None
61,https://github.com/StoneXu0117/USC_EE457.git,2022-02-16 16:49:30+00:00,Making some records about my lab ,0,StoneXu0117/USC_EE457,460093422,Verilog,USC_EE457,791,3,2024-03-31 09:42:59+00:00,[],None
62,https://github.com/DigitalRabbit85/DualImageUpgradeMax10.git,2022-02-21 11:31:18+00:00,FPGA project- remote upgrade dual image,1,DigitalRabbit85/DualImageUpgradeMax10,461831654,Verilog,DualImageUpgradeMax10,194,3,2022-06-18 22:28:47+00:00,[],None
63,https://github.com/xiaowuzxc/Yduck-processor.git,2022-02-07 13:59:57+00:00,,0,xiaowuzxc/Yduck-processor,456528918,Verilog,Yduck-processor,8921,3,2023-12-25 03:04:32+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/krutideepanpanda/RISC-V-based-micro-controller-using-OpenLane.git,2022-03-03 12:59:34+00:00,This is part of EC383 - Mini Project in VLSI Design.,0,krutideepanpanda/RISC-V-based-micro-controller-using-OpenLane,465720036,Verilog,RISC-V-based-micro-controller-using-OpenLane,17428,3,2024-02-21 15:12:02+00:00,"['openlane', 'openlane-flow', 'verilog', 'verilog-processor', 'verilog-project', 'vlsi', 'vlsi-design']",https://api.github.com/licenses/mit
65,https://github.com/derekcom17/caravel_user_project_ddr3_sstl.git,2022-02-13 23:29:15+00:00,DDR3 SSTL Test analog caravel user project,3,derekcom17/caravel_user_project_ddr3_sstl,458958636,Verilog,caravel_user_project_ddr3_sstl,4178,3,2023-11-03 07:22:21+00:00,[],https://api.github.com/licenses/apache-2.0
66,https://github.com/zgw598243565/MapTec4.git,2022-02-08 03:01:46+00:00,There are some based IPs for imageprocess,0,zgw598243565/MapTec4,456762006,Verilog,MapTec4,299,3,2024-04-02 14:27:41+00:00,[],https://api.github.com/licenses/bsd-3-clause
67,https://github.com/RafiMoldovsky/M152A_W22_FinalProject_Wordle.git,2022-02-24 19:50:04+00:00,Final project for CS M152A - implementing wordle using FPGA board,0,RafiMoldovsky/M152A_W22_FinalProject_Wordle,463281659,Verilog,M152A_W22_FinalProject_Wordle,450,2,2022-03-01 21:48:46+00:00,[],None
68,https://github.com/russ-klein/ac_ml.git,2022-02-20 02:08:35+00:00,,0,russ-klein/ac_ml,461361570,Verilog,ac_ml,19386,2,2022-03-21 11:55:00+00:00,[],None
69,https://github.com/machdyne/krote.git,2022-02-19 14:49:55+00:00,Kr√∂te FPGA Board,0,machdyne/krote,461221366,Verilog,krote,327,2,2023-10-01 11:59:37+00:00,"['fpga', 'ice40']",
70,https://github.com/IsharaNawa/CO224_Single_Cycle_Processor_Using_Verilog.git,2022-02-09 16:21:10+00:00,Single Cycle Processor (Similar to MIPS) using Verilog HDL. Also Data memory and Cache and Instruction Memory and Cache are also implemented.,0,IsharaNawa/CO224_Single_Cycle_Processor_Using_Verilog,457435901,Verilog,CO224_Single_Cycle_Processor_Using_Verilog,4816,2,2023-03-15 14:00:01+00:00,[],None
71,https://github.com/choucl/FPGA-TrafficLight.git,2022-03-09 15:13:04+00:00,NCKU FPGA course homework 1. Implementing traffic light simulation on PYNQ-Z2,0,choucl/FPGA-TrafficLight,467978359,Verilog,FPGA-TrafficLight,302,2,2022-03-11 14:06:59+00:00,[],None
72,https://github.com/krishnakumarbhat/verilog.git,2022-02-15 16:57:10+00:00,,0,krishnakumarbhat/verilog,459669927,Verilog,verilog,26,2,2023-12-16 13:29:25+00:00,[],None
73,https://github.com/MINEKING987/PUF-based-Random-Number-generator.git,2022-02-28 06:40:17+00:00,A PUF based random number generator based on the paper : https://arxiv.org/ftp/arxiv/papers/1204/1204.2516.pdf,0,MINEKING987/PUF-based-Random-Number-generator,464367715,Verilog,PUF-based-Random-Number-generator,156,2,2023-11-22 13:11:59+00:00,[],https://api.github.com/licenses/apache-2.0
74,https://github.com/mqhuangGit/systolic_array.git,2022-02-27 14:32:48+00:00,CNN Accelerator,0,mqhuangGit/systolic_array,464160784,Verilog,systolic_array,25,2,2024-01-16 08:09:38+00:00,[],https://api.github.com/licenses/apache-2.0
75,https://github.com/sbaldzenka/venera_cpu_1.git,2022-02-15 22:52:21+00:00,Simple 8-bit software CPU for FPGA.,0,sbaldzenka/venera_cpu_1,459776294,Verilog,venera_cpu_1,5,2,2022-10-11 01:46:43+00:00,"['cpu', 'fpga', '8bit', 'verilog', 'modelsim']",None
76,https://github.com/ckswjd99-at-snu/ComputerArchitecture-2021-2.git,2022-02-19 09:17:40+00:00,SNU ECE Computer Architecture (430.322) - 2021 Autumn,0,ckswjd99-at-snu/ComputerArchitecture-2021-2,461141714,Verilog,ComputerArchitecture-2021-2,529,2,2024-03-13 05:27:32+00:00,"['verilog', 'tsc-isa', 'computer-architecture', 'cpu']",https://api.github.com/licenses/gpl-2.0
77,https://github.com/Wolf-Tungsten/hdlbits.01xz.net.git,2022-02-09 02:51:06+00:00,ÊØèÊó•‰∏ÄÂà∑ hdlbits.01xz.net,0,Wolf-Tungsten/hdlbits.01xz.net,457184887,Verilog,hdlbits.01xz.net,7,2,2022-04-30 20:03:17+00:00,[],None
78,https://github.com/ali-mehrabi/ODESA.git,2022-03-02 05:30:19+00:00,,1,ali-mehrabi/ODESA,465169776,Verilog,ODESA,21,2,2023-12-27 11:14:20+00:00,[],None
79,https://github.com/NippunKumaar/19CSE211_COA.git,2022-02-08 11:01:06+00:00,This repository contains all the experiment programs for 19CSE211 course. It is verilog code compiled using Icarus-Verilog tool.,4,NippunKumaar/19CSE211_COA,456895697,Verilog,19CSE211_COA,51,2,2023-02-27 09:50:13+00:00,[],None
80,https://github.com/tybliddell/PID_Ball_Balancer.git,2022-02-11 18:15:24+00:00,"Final for a group project in ECE 3710. PID-controlled ball balancing system, written from scratch in Verilog based on a EECS 427 RISC processor.",0,tybliddell/PID_Ball_Balancer,458294284,Verilog,PID_Ball_Balancer,30482,2,2023-06-05 13:24:58+00:00,[],None
81,https://github.com/samin50/skribblnios.git,2022-02-22 20:13:17+00:00,,2,samin50/skribblnios,462458675,Verilog,skribblnios,133747,2,2023-11-11 02:32:49+00:00,[],None
82,https://github.com/Nick-Markels/32_Bit_RISC.git,2022-03-05 03:11:43+00:00,,1,Nick-Markels/32_Bit_RISC,466335333,Verilog,32_Bit_RISC,96,2,2023-04-13 04:42:09+00:00,[],None
83,https://github.com/parnabghosh1004/Booth-Multiplier-in-Verilog.git,2022-03-02 10:23:33+00:00,Implementation of booth's multiplier algorithm for signed numbers in verilog.,0,parnabghosh1004/Booth-Multiplier-in-Verilog,465256838,Verilog,Booth-Multiplier-in-Verilog,7,2,2022-10-27 23:41:18+00:00,[],None
84,https://github.com/ZiyingN/SIKE_Verilog.git,2022-02-14 02:38:11+00:00,,0,ZiyingN/SIKE_Verilog,458992205,Verilog,SIKE_Verilog,24,2,2022-02-14 06:37:21+00:00,[],None
85,https://github.com/canbozaci/FPGA---University-Classes.git,2022-02-11 10:10:18+00:00,FPGA Projects Done For the University Class - Verilog,0,canbozaci/FPGA---University-Classes,458135267,Verilog,FPGA---University-Classes,297,2,2023-03-30 13:33:31+00:00,[],None
86,https://github.com/g3gg0/CRSF_RevEng_SPILog.git,2022-02-08 20:16:36+00:00,,1,g3gg0/CRSF_RevEng_SPILog,457089417,Verilog,CRSF_RevEng_SPILog,38,2,2024-01-05 09:55:25+00:00,[],None
87,https://github.com/scpcom/DkVideo.git,2022-03-07 00:24:22+00:00,Chisel translation of TangNano-4K-example/dk_video,1,scpcom/DkVideo,466891497,Verilog,DkVideo,1630,2,2023-02-18 19:21:49+00:00,[],None
88,https://github.com/padiyarsandesh/VerilogProjects.git,2022-02-11 10:19:21+00:00,This repository contains projects implemented using Verilog both as part of course work as well as self learning.,0,padiyarsandesh/VerilogProjects,458138069,Verilog,VerilogProjects,523,2,2022-08-05 15:53:25+00:00,[],None
89,https://github.com/priyanka-p01/SoC-with-VerilogHDL-and-Verilog-conceptsheet.git,2022-02-09 16:40:20+00:00,"Documented my learnings of the System-on-Chip course using Verilog. Verilog enthusiasts interested in adding more VHDL concepts into this repository are more than welcome to fork, clone and add contributions! ",0,priyanka-p01/SoC-with-VerilogHDL-and-Verilog-conceptsheet,457443052,Verilog,SoC-with-VerilogHDL-and-Verilog-conceptsheet,9,2,2024-02-02 06:17:58+00:00,"['verilog', 'system-on-chip-design', 'system-on-chip', 'vhdl']",None
90,https://github.com/dadwadw233/MIPS-CPU.git,2022-02-06 14:35:50+00:00,,0,dadwadw233/MIPS-CPU,456176047,Verilog,MIPS-CPU,46,2,2022-12-25 06:29:52+00:00,[],None
91,https://github.com/georgetoader/RISCV-CPU.git,2022-02-23 20:31:10+00:00,Implementation of a simple RISCV architecture CPU using a 5-stage pipeline in Verilog.,0,georgetoader/RISCV-CPU,462895943,Verilog,RISCV-CPU,845,2,2023-05-30 08:25:53+00:00,[],None
92,https://github.com/adhammo/mips.git,2022-02-23 14:04:52+00:00,Design and a Verilog implementation of a pipelined RISC processor (similar to MIPS).,1,adhammo/mips,462760228,Verilog,mips,145,2,2022-05-08 22:31:25+00:00,[],None
93,https://github.com/qwerty-po/CSED331.git,2022-03-03 10:57:28+00:00,CSED331-LAB,0,qwerty-po/CSED331,465681529,Verilog,CSED331,1790,2,2023-01-31 10:48:17+00:00,[],None
94,https://github.com/berkinanik/pos-terminal-verilog.git,2022-02-19 18:20:02+00:00,METU EE314 Digital Electronics Laboratory Verilog Design Term Project,0,berkinanik/pos-terminal-verilog,461276507,Verilog,pos-terminal-verilog,11117,2,2023-09-24 02:28:57+00:00,"['fpga', 'verilog', 'digital-electronics', 'metu-ee', 'metu', 'term-project']",https://api.github.com/licenses/gpl-3.0
95,https://github.com/vicky089f/RV32I.git,2022-03-07 09:47:17+00:00,Implementation of the 5-stage pipelined processor based on the RV32I ISA,0,vicky089f/RV32I,467032837,Verilog,RV32I,14,2,2023-12-02 20:11:18+00:00,[],None
96,https://github.com/wkxfudan/verilog_case.git,2022-02-11 05:50:24+00:00,,5,wkxfudan/verilog_case,458062276,Verilog,verilog_case,1753,2,2024-01-02 01:53:13+00:00,[],None
97,https://github.com/tucanae47/ulx3s-experiments.git,2022-02-12 18:09:59+00:00,,0,tucanae47/ulx3s-experiments,458601671,Verilog,ulx3s-experiments,670,2,2023-01-19 06:28:07+00:00,[],None
98,https://github.com/yossibodek/ecc_enc_dec.git,2022-02-27 14:18:27+00:00,"Encoder decoder- design, verification and synthesis project",1,yossibodek/ecc_enc_dec,464156974,Verilog,ecc_enc_dec,3544,2,2023-05-05 09:19:38+00:00,[],None
99,https://github.com/PAOK-2001/Verilog_Labs.git,2022-02-17 20:22:44+00:00,Verilog scripts made for FPGA programming.,0,PAOK-2001/Verilog_Labs,460595298,Verilog,Verilog_Labs,111758,1,2022-02-26 00:27:02+00:00,[],None
100,https://github.com/J-oseph/RISC-Processor-on-FPGA.git,2022-02-18 20:45:04+00:00,Verilog implimentation of a 5-stage RISC-V (-ish) processor,0,J-oseph/RISC-Processor-on-FPGA,461000256,Verilog,RISC-Processor-on-FPGA,1409,1,2022-02-20 23:14:43+00:00,"['verilog', 'risc-v', 'fpga']",https://api.github.com/licenses/gpl-3.0
101,https://github.com/GasaiYU/UCAS-COD.git,2022-02-23 04:23:52+00:00,,0,GasaiYU/UCAS-COD,462579618,Verilog,UCAS-COD,2716,1,2023-03-22 03:30:47+00:00,[],None
102,https://github.com/InformationProcessing/Medusa_IO.git,2022-02-20 15:42:30+00:00,EIE2 InfoProcessing Coursework group 13,0,InformationProcessing/Medusa_IO,461533432,Verilog,Medusa_IO,178025,1,2022-10-06 20:15:51+00:00,[],None
103,https://github.com/reneherrerac/RVfpgaSoC-Herrera-Arciniegas.git,2022-03-03 16:21:28+00:00,RVfpgaSoC Imagination,0,reneherrerac/RVfpgaSoC-Herrera-Arciniegas,465795772,Verilog,RVfpgaSoC-Herrera-Arciniegas,248662,1,2022-10-10 08:24:54+00:00,[],None
104,https://github.com/vicky089f/Approximate_Multiplier_Momeni_2015.git,2022-03-07 15:14:17+00:00,,0,vicky089f/Approximate_Multiplier_Momeni_2015,467145835,Verilog,Approximate_Multiplier_Momeni_2015,3,1,2022-03-07 17:21:13+00:00,[],None
105,https://github.com/Sowbhagya-appalla/8-bit-MAC.git,2022-03-08 02:15:46+00:00,includes VLSI circuit implementations in Verilog ,0,Sowbhagya-appalla/8-bit-MAC,467331162,Verilog,8-bit-MAC,1,1,2022-03-08 03:39:08+00:00,[],None
106,https://github.com/Hemanth432/Mixed-Signal-simulation-Hackathon.git,2022-03-08 05:13:05+00:00,,0,Hemanth432/Mixed-Signal-simulation-Hackathon,467372728,Verilog,Mixed-Signal-simulation-Hackathon,696,1,2022-10-08 12:39:57+00:00,[],None
107,https://github.com/abdelazeem201/Layout-of-OR1200-based-SOC-implementation.-.git,2022-02-23 06:23:13+00:00,"The aim of this project is to design and maintain an OpenRISC 1200 IP Core. OpenRISC 1200 is an implementation of OpenRISC 1000 processor family. The OR1200 is a 32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities.",0,abdelazeem201/Layout-of-OR1200-based-SOC-implementation.-,462608388,Verilog,Layout-of-OR1200-based-SOC-implementation.-,4487,1,2022-04-05 01:09:56+00:00,[],https://api.github.com/licenses/mit
108,https://github.com/lslxcode/LC-3-verilog.git,2022-02-26 15:59:40+00:00,,0,lslxcode/LC-3-verilog,463898770,Verilog,LC-3-verilog,689,1,2024-04-10 12:17:46+00:00,[],None
109,https://github.com/Hadi80A/Morse-Code.git,2022-02-17 12:16:57+00:00, Morse code decoder and encoder,0,Hadi80A/Morse-Code,460422190,Verilog,Morse-Code,2,1,2023-10-31 14:11:31+00:00,[],None
110,https://github.com/mostafamohsen99/PCI_SLAVE_MASTER.git,2022-02-24 02:19:45+00:00,,0,mostafamohsen99/PCI_SLAVE_MASTER,462978580,Verilog,PCI_SLAVE_MASTER,1305,1,2023-05-17 05:25:35+00:00,[],None
111,https://github.com/angelo93109/DIC_HW3_Sequential-Circuit.git,2022-02-10 08:02:06+00:00,Construct a 3x3 convolution circuit with pipeline and non-pipeline respectively and analysis it with IC design tools,0,angelo93109/DIC_HW3_Sequential-Circuit,457684467,Verilog,DIC_HW3_Sequential-Circuit,4876,1,2022-04-17 22:16:51+00:00,[],None
112,https://github.com/angelo93109/DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog.git,2022-02-10 08:22:30+00:00,Building a SRAM Module and utilize it on a merge sort algorithm ,0,angelo93109/DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog,457690847,Verilog,DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog,1415,1,2022-04-17 22:15:45+00:00,[],None
113,https://github.com/rumia0601/ALU-DMAC.git,2022-03-08 12:50:54+00:00,,0,rumia0601/ALU-DMAC,467510260,Verilog,ALU-DMAC,42,1,2022-03-08 12:55:50+00:00,[],None
114,https://github.com/armleo/armleo_gpio_mpw5.git,2022-03-05 13:43:09+00:00,A test chip tapeout for MPW5 (confirmed); HighSpeed LVCMOS IO Cell IP for sky130: https://github.com/armleo/armleo_gpio,1,armleo/armleo_gpio_mpw5,466464687,Verilog,armleo_gpio_mpw5,18878,1,2022-08-15 16:48:40+00:00,[],https://api.github.com/licenses/gpl-3.0
115,https://github.com/xevozen/3bit-PWM-Generator-using-eSim.git,2022-03-05 22:05:08+00:00,"3bit digitally controlled PWM Generator using eSim, using ngveri(Makerchip) and ngspice",0,xevozen/3bit-PWM-Generator-using-eSim,466577924,Verilog,3bit-PWM-Generator-using-eSim,5322,1,2023-04-15 04:35:13+00:00,"['esim', 'ngspice', 'makerchip', 'verilog', 'fossee', 'circuit-design', 'mixed-signal', 'pwm-generator', 'pwm']",None
116,https://github.com/szilagyigabor/logterv.git,2022-03-09 20:38:17+00:00,Logikai tervez√©s t√°rgy (8. f√©l√©v),0,szilagyigabor/logterv,468084922,Verilog,logterv,18548,1,2022-04-20 07:27:19+00:00,[],None
117,https://github.com/psrpsrpsr/ahead_adder32.git,2022-02-19 06:59:37+00:00,32‰ΩçË∂ÖÂâçËøõ‰ΩçÂä†Ê≥ïÂô®,0,psrpsrpsr/ahead_adder32,461113087,Verilog,ahead_adder32,6,1,2023-11-20 16:42:54+00:00,[],None
118,https://github.com/Strawberry57/MMSE-detector-for-2x2-MIMO-receiver.git,2022-03-03 14:41:57+00:00,,0,Strawberry57/MMSE-detector-for-2x2-MIMO-receiver,465758272,Verilog,MMSE-detector-for-2x2-MIMO-receiver,29,1,2023-12-13 09:06:06+00:00,[],None
119,https://github.com/hlchen23/BUAA_CO.git,2022-02-24 09:07:15+00:00,BUAAËÆ°ÁÆóÊú∫ÁªÑÊàêËØæËÆæ,0,hlchen23/BUAA_CO,463078653,Verilog,BUAA_CO,1819,1,2023-12-23 02:02:41+00:00,[],None
120,https://github.com/nargesi-gholami/DLD-LAB-projects.git,2022-02-09 08:15:40+00:00,,0,nargesi-gholami/DLD-LAB-projects,457267501,Verilog,DLD-LAB-projects,2419,1,2022-06-30 14:27:59+00:00,[],None
121,https://github.com/tmct-web/hdmi_demo_tmct.git,2022-02-27 05:33:09+00:00,Send video/audio over HDMI on an FPGA: Quartus Prime project included,1,tmct-web/hdmi_demo_tmct,464047355,Verilog,hdmi_demo_tmct,679,1,2023-05-22 09:49:30+00:00,"['dvi', 'fpga', 'hdmi', 'verilog']",https://api.github.com/licenses/mit
122,https://github.com/mihaelanego/Maze-Verilog.git,2022-02-28 20:01:41+00:00,Maze verilog,0,mihaelanego/Maze-Verilog,464626309,Verilog,Maze-Verilog,444,1,2022-02-28 20:05:50+00:00,[],None
123,https://github.com/YiminGao0113/UART_TX.git,2022-02-27 00:47:11+00:00,A simple uart project implemented on FPGA,0,YiminGao0113/UART_TX,464002812,Verilog,UART_TX,5,1,2022-03-06 02:20:59+00:00,[],None
124,https://github.com/yuktaa21/Hexadecimal-Keypad-Scanner-using-Verilog.git,2022-02-11 21:19:17+00:00,Hexadecimal Keypad Scanner and Encoder is used to detect and encode a pressed key,2,yuktaa21/Hexadecimal-Keypad-Scanner-using-Verilog,458343243,Verilog,Hexadecimal-Keypad-Scanner-using-Verilog,4,1,2024-02-04 17:39:39+00:00,[],None
125,https://github.com/asadian98/802.11a-PHY.git,2022-02-19 15:50:45+00:00,Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of WLAN PHY.,0,asadian98/802.11a-PHY,461237707,Verilog,802.11a-PHY,2597,1,2024-03-25 21:31:27+00:00,[],None
126,https://github.com/FoRTE-Research/TDC2.git,2022-02-08 20:39:34+00:00,,0,FoRTE-Research/TDC2,457095874,Verilog,TDC2,13,1,2024-04-09 12:19:08+00:00,[],None
127,https://github.com/Abdalla2030/N_Bit_Arithmetic_Logical_Unit.git,2022-03-07 12:57:44+00:00,N Bit Arithmetic Logic Unit implemented using Verilog for the Computer Organization and Architecture Course,0,Abdalla2030/N_Bit_Arithmetic_Logical_Unit,467094858,Verilog,N_Bit_Arithmetic_Logical_Unit,10,1,2022-12-16 23:01:27+00:00,[],None
128,https://github.com/ghota97/ECE260B_final_project.git,2022-03-06 19:13:59+00:00,Dual-Core Machine Learning Accelerator for Attention mechanism,1,ghota97/ECE260B_final_project,466832232,Verilog,ECE260B_final_project,379721,1,2022-08-04 11:28:44+00:00,[],None
129,https://github.com/vicky089f/8_bit_Processor.git,2022-03-06 17:30:43+00:00,Implementation of a simple 8-bit processor in Verilog,0,vicky089f/8_bit_Processor,466808178,Verilog,8_bit_Processor,4310,1,2022-03-07 05:04:00+00:00,[],None
130,https://github.com/sohilaakram/Single_Cycle_MIPS_Processor.git,2022-03-06 15:08:12+00:00,,0,sohilaakram/Single_Cycle_MIPS_Processor,466771717,Verilog,Single_Cycle_MIPS_Processor,204,1,2022-08-16 01:27:32+00:00,[],None
131,https://github.com/Sowbhagya-appalla/Non-Restoring-Division-ALgorithm.git,2022-03-08 02:30:57+00:00,"16 bit Non restoring Division Algorithm ---------------------- Any missing modules, refer Utilities",0,Sowbhagya-appalla/Non-Restoring-Division-ALgorithm,467334885,Verilog,Non-Restoring-Division-ALgorithm,3,1,2022-03-08 03:38:25+00:00,[],None
132,https://github.com/Sowbhagya-appalla/Utilities.git,2022-03-08 02:27:43+00:00,"Flipflops, Multiplexers",0,Sowbhagya-appalla/Utilities,467334051,Verilog,Utilities,3,1,2022-03-08 03:38:28+00:00,[],None
133,https://github.com/bilalahmed-RS/uart16550_axi.git,2022-03-02 12:43:13+00:00,Uart16550 with axi,1,bilalahmed-RS/uart16550_axi,465301454,Verilog,uart16550_axi,46,1,2022-03-22 07:53:24+00:00,[],
134,https://github.com/Manju-212/Recursive_Doubling_Adder.git,2022-02-07 17:56:59+00:00,Recursive Doubling Adder  64 bit ,0,Manju-212/Recursive_Doubling_Adder,456617405,Verilog,Recursive_Doubling_Adder,11,1,2022-02-08 06:54:41+00:00,[],None
135,https://github.com/Ibru1729/Fpga_Ledarray.git,2022-02-05 17:48:26+00:00,Design and Testbench files for Fpga to interface with MAX7219 based Led Array,0,Ibru1729/Fpga_Ledarray,455942219,Verilog,Fpga_Ledarray,19,1,2022-02-14 12:25:24+00:00,[],None
136,https://github.com/nargesi-gholami/CAD-projects.git,2022-02-09 08:09:57+00:00,Implementing recursive functions and Feed Forward Neural Network in Verilog.,0,nargesi-gholami/CAD-projects,457265757,Verilog,CAD-projects,6692,1,2022-06-30 14:28:01+00:00,[],None
137,https://github.com/nortont/WS2812B_8x8_Driver.git,2022-02-17 11:05:11+00:00,Driver for 64 Neopixel matirx,0,nortont/WS2812B_8x8_Driver,460398376,Verilog,WS2812B_8x8_Driver,8,1,2022-07-15 22:21:31+00:00,[],None
138,https://github.com/LSX-s-Software/Tiny-RISCV-CPU.git,2022-02-25 04:23:56+00:00,"An implementation of RV32I ISA, including a single-cycle version and a pipelined version.",0,LSX-s-Software/Tiny-RISCV-CPU,463395574,Verilog,Tiny-RISCV-CPU,5374,1,2023-04-11 10:39:34+00:00,"['risc-v', 'verilog', 'pipeline', 'cpu']",https://api.github.com/licenses/gpl-3.0
139,https://github.com/PhanQuocLinh/Project_VGG16.git,2022-02-22 02:43:00+00:00,,0,PhanQuocLinh/Project_VGG16,462111012,Verilog,Project_VGG16,4912,1,2024-02-06 11:29:47+00:00,[],None
140,https://github.com/stopaimme/Cache-Controller-for-TMS320C621xC671-DSP.git,2022-03-10 11:59:37+00:00,,0,stopaimme/Cache-Controller-for-TMS320C621xC671-DSP,468323898,Verilog,Cache-Controller-for-TMS320C621xC671-DSP,1376,1,2022-06-21 17:06:23+00:00,[],https://api.github.com/licenses/apache-2.0
141,https://github.com/EngMostafaKhaled/32-bit-single-cycle-microarchitecture.git,2022-03-09 10:39:52+00:00,"MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an  entire instruction in one cycle. In other words instruction fetch, instruction decode, execute,  write back, and program counter update occurs within a single clock cycle.  ",0,EngMostafaKhaled/32-bit-single-cycle-microarchitecture,467883782,Verilog,32-bit-single-cycle-microarchitecture,85,1,2022-03-09 12:12:44+00:00,[],None
142,https://github.com/MANoj7755163/3_bit_flash_adc.git,2022-03-09 18:17:15+00:00,,0,MANoj7755163/3_bit_flash_adc,468043480,Verilog,3_bit_flash_adc,23,1,2022-08-04 12:52:06+00:00,[],None
143,https://github.com/rileydturner/basys3-uart-tx-rx.git,2022-02-27 03:02:07+00:00,SDSU Lab project to create a Universal Asynchronous Transmitter and Receiver (UART) device to serially receive and transmit 8-bit data.,0,rileydturner/basys3-uart-tx-rx,464022939,Verilog,basys3-uart-tx-rx,7,1,2023-06-23 09:22:06+00:00,[],None
144,https://github.com/nargesi-gholami/Computer-Architecture-Course-Projects-.git,2022-02-09 07:58:30+00:00,implementing various processor in Verilog.,0,nargesi-gholami/Computer-Architecture-Course-Projects-,457262306,Verilog,Computer-Architecture-Course-Projects-,1528,1,2022-06-30 14:28:02+00:00,[],None
145,https://github.com/jogeshsingh/Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA.git,2022-03-02 09:31:57+00:00,"This project is a basic introduction to blinking a led using switch as switches are mechanically operated in boards ,so synchronizer is used for the perfect operation of debouncing of a switch to turn the led on . It was designed in XILINX ISE 14.7 using Verilog HDL.",0,jogeshsingh/Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA,465239880,Verilog,Switch_Debouncing_on_Xilinx_SPARTAN-6_FPGA,17,1,2022-07-20 18:59:59+00:00,[],https://api.github.com/licenses/apache-2.0
146,https://github.com/cjhonlyone/axi_dna.git,2022-03-05 01:57:45+00:00,read xilinx fpga device id from axi,0,cjhonlyone/axi_dna,466322887,Verilog,axi_dna,10,1,2023-07-17 03:22:35+00:00,[],None
147,https://github.com/dilipboidya/boost-converter.git,2022-03-05 06:08:39+00:00,A boost converter is  designed and simulated  using eSim and maker chip tools.,0,dilipboidya/boost-converter,466366448,Verilog,boost-converter,672,1,2024-03-18 02:58:17+00:00,"['boost-converter', 'electronics', 'esim-design', 'verilog']",https://api.github.com/licenses/mit
148,https://github.com/davidhoo1988/gaussian-elimination-hardware.git,2022-03-02 07:38:55+00:00,universal GE hardware utility,0,davidhoo1988/gaussian-elimination-hardware,465203943,Verilog,gaussian-elimination-hardware,177885,1,2022-07-19 21:06:56+00:00,[],https://api.github.com/licenses/mit
149,https://github.com/Rylan-Bumbasi/VerilogDDS.git,2022-02-17 20:08:51+00:00,Created an DDS simulation in Vivado Verilog using a LUT implementation and added a feature to simulate Major Chord Waves,0,Rylan-Bumbasi/VerilogDDS,460591224,Verilog,VerilogDDS,587,1,2022-05-19 02:47:11+00:00,[],None
150,https://github.com/hassanraza164/Customized-RISC-V-Pipelined-Processor.git,2022-02-09 06:58:56+00:00,RISCV pipelined processor (customized)  has been implemented in verilog HDL.,0,hassanraza164/Customized-RISC-V-Pipelined-Processor,457244835,Verilog,Customized-RISC-V-Pipelined-Processor,10,1,2022-05-02 22:03:01+00:00,[],None
151,https://github.com/likewise/vexriscv-axi4-axi4l-complex.git,2022-02-05 15:24:39+00:00,"The VexRiscv with AXI4 crossbar, AXI4 memory and AXI4L crossbar, AXI4L PCIe, AXI4L peripherals",0,likewise/vexriscv-axi4-axi4l-complex,455906147,Verilog,vexriscv-axi4-axi4l-complex,44,1,2023-07-25 14:54:07+00:00,[],None
152,https://github.com/dicethrow/amaram.git,2022-02-05 01:25:43+00:00,"A HDL library providing a max-bandwidth, n-async-FIFO interface for SDRAM chips, written in amaranth. ",0,dicethrow/amaram,455745712,Verilog,amaram,11629,1,2022-04-09 07:23:45+00:00,[],None
153,https://github.com/Abhishek7799-max/SPI-Protocol-using-Verilog.git,2022-02-08 05:18:28+00:00,This is a Verilog Implementation of SPI protocol for serial communication. ,0,Abhishek7799-max/SPI-Protocol-using-Verilog,456793193,Verilog,SPI-Protocol-using-Verilog,175,1,2022-02-08 05:49:40+00:00,[],https://api.github.com/licenses/mit
154,https://github.com/norhanreda/SPI.git,2022-02-08 14:17:52+00:00,,1,norhanreda/SPI,456962717,Verilog,SPI,2495,1,2022-08-11 09:40:40+00:00,[],None
155,https://github.com/Muhd-Waleed/Quad_SPI.git,2022-03-09 11:11:53+00:00,Xilinx Quad SPI with the flash available on Arty a7-35t,0,Muhd-Waleed/Quad_SPI,467893714,Verilog,Quad_SPI,34,1,2022-07-19 12:32:14+00:00,[],None
156,https://github.com/Utkar5hM/RISC_SPM_Assignment.git,2022-02-10 19:34:54+00:00,adding new instruction RD2 ,0,Utkar5hM/RISC_SPM_Assignment,457920788,Verilog,RISC_SPM_Assignment,13,1,2022-03-20 21:22:34+00:00,[],None
157,https://github.com/BobLouis/IC_design_Homework.git,2022-03-02 16:40:52+00:00,,0,BobLouis/IC_design_Homework,465387899,Verilog,IC_design_Homework,144232,1,2023-01-21 12:56:22+00:00,[],None
158,https://github.com/movie5/AES_Verilog.git,2022-03-02 10:50:44+00:00,[SDS] 2022ÎÖÑ 1ÌïôÍ∏∞ AES ÏïåÍ≥†Î¶¨Ï¶òÏùÑ verilogÎ°ú ÏûëÏÑ±ÌïòÏó¨ FPGAÏóêÏÑú Íµ¨ÌòÑÌïòÍ∏∞,2,movie5/AES_Verilog,465265398,Verilog,AES_Verilog,32,1,2022-05-05 01:12:11+00:00,[],None
159,https://github.com/yasnakateb/AES.git,2022-02-23 17:04:23+00:00,üîê Hardware Implementation Of AES Algorithm in Verilog HDL,0,yasnakateb/AES,462829877,Verilog,AES,33,1,2023-04-07 17:01:00+00:00,"['aes', 'aes-encryption', 'aes-128', 'verilog', 'verilog-hdl', 'iverilog', 'icarus-verilog', 'encryption', 'encryption-algorithm']",None
160,https://github.com/akash-ambekar/IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC.git,2022-03-05 06:29:31+00:00,,1,akash-ambekar/IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC,466370496,Verilog,IMPLEMENTATION-OF-HIGH-SPEED-3-BIT-FLASH-TYPE-ADC,732,1,2024-01-04 10:36:58+00:00,[],None
161,https://github.com/benclifford/shittycpu40.git,2022-02-05 12:19:35+00:00,Hacking around on a CPU+friends for a TinyFPGA BX,0,benclifford/shittycpu40,455861803,Verilog,shittycpu40,128,1,2024-03-03 05:56:29+00:00,[],None
162,https://github.com/Percilot/CPU.git,2022-03-10 12:33:51+00:00,,0,Percilot/CPU,468335220,Verilog,CPU,54,1,2022-06-05 16:01:37+00:00,[],None
163,https://github.com/aolwyn/CPU-Construction-Zone.git,2022-02-04 18:39:38+00:00,The development of a RISC-style processor / computer in Verilog,0,aolwyn/CPU-Construction-Zone,455657973,Verilog,CPU-Construction-Zone,459,1,2023-03-03 19:39:04+00:00,[],https://api.github.com/licenses/mit
164,https://github.com/jogeshsingh/Gray-Counter-Design-using-Verilog.git,2022-02-07 08:49:37+00:00,"This Project Deals with Implementing Gray Counter using Two modules (Binary to Gray || and || Gray to binary) , Gray encoding is helpful technique used in FIFO based design where data has to be synchronized and should include lesser number of bit repetition changes . as more the number of bit flips , higher the chances become of metastability and data incoherency , so to deal with that gray encoding is used , in which I engineered Gray Counter which could be used as an intermediate design unit to process the data at coherent rate . This was designed in Quartus 20.1 Lite Edition and simulated in Modelsim Environment .",0,jogeshsingh/Gray-Counter-Design-using-Verilog,456424671,Verilog,Gray-Counter-Design-using-Verilog,754,1,2022-07-20 19:00:10+00:00,[],https://api.github.com/licenses/bsd-2-clause
165,https://github.com/V1per3/MIPS_CPU.git,2022-03-06 16:12:32+00:00,,0,V1per3/MIPS_CPU,466788541,Verilog,MIPS_CPU,128,1,2022-06-29 01:02:19+00:00,[],None
166,https://github.com/yuyuranium/fpga-hw1.git,2022-03-08 01:51:22+00:00,Homework 1 of FPGA design,0,yuyuranium/fpga-hw1,467325086,Verilog,fpga-hw1,55,1,2022-03-08 06:24:44+00:00,[],None
167,https://github.com/jogeshsingh/Random_Number_Generator_On_FPGA.git,2022-03-04 06:30:27+00:00,"This project is based upon generating random numbers which are predominantly used in communication , hardware security and encryption algorithms . This project was done in XILINX ISE 14.7 using Verilog HDL. ",0,jogeshsingh/Random_Number_Generator_On_FPGA,466009483,Verilog,Random_Number_Generator_On_FPGA,23,1,2022-07-20 18:59:10+00:00,[],https://api.github.com/licenses/mit
168,https://github.com/iamflinks/StopWatch.git,2022-02-17 23:35:31+00:00,,0,iamflinks/StopWatch,460643851,Verilog,StopWatch,801,1,2024-03-18 03:12:02+00:00,[],https://api.github.com/licenses/gpl-3.0
169,https://github.com/z4yx/BGASolderingLab.git,2022-02-26 01:38:16+00:00,BGA soldering test PCB,0,z4yx/BGASolderingLab,463724730,Verilog,BGASolderingLab,255,1,2024-04-01 02:41:57+00:00,"['soldering', 'bga', 'fpga', 'cyclone-iv']",None
170,https://github.com/anassteama/Partial_PCI_Target.git,2022-02-05 11:13:35+00:00,,0,anassteama/Partial_PCI_Target,455847988,Verilog,Partial_PCI_Target,2849,1,2023-05-17 05:25:37+00:00,[],None
171,https://github.com/Sowbhagya-appalla/Galois-Field-Multiplication-and-inverse.git,2022-03-08 02:39:06+00:00,"Galois Field Multiplication using Direct and LSB First method and Multiplication inverse -------------------- Any missing modules, refer utilities",0,Sowbhagya-appalla/Galois-Field-Multiplication-and-inverse,467336960,Verilog,Galois-Field-Multiplication-and-inverse,4,1,2022-03-08 03:38:18+00:00,[],None
172,https://github.com/shflte/verilog_tetris.git,2022-03-08 18:07:40+00:00,Tetris game implemented in verilog.,2,shflte/verilog_tetris,467624260,Verilog,verilog_tetris,42571,1,2022-03-10 08:25:24+00:00,[],None
173,https://github.com/Kanittan/ECE241---Digital-Systems.git,2022-02-21 11:16:23+00:00,,0,Kanittan/ECE241---Digital-Systems,461826620,Verilog,ECE241---Digital-Systems,43,1,2022-05-08 12:41:26+00:00,[],None
174,https://github.com/imnzainudin/SerialAdder_FSM.git,2022-02-07 23:17:38+00:00,,0,imnzainudin/SerialAdder_FSM,456710664,Verilog,SerialAdder_FSM,1,1,2022-02-07 23:19:52+00:00,[],None
175,https://github.com/choucl/FPGA-Set.git,2022-02-24 02:01:41+00:00,,0,choucl/FPGA-Set,462974206,Verilog,FPGA-Set,392,1,2022-02-26 05:57:05+00:00,[],None
176,https://github.com/wasifijaz/Digital-System-Design-Verilog-Implementation.git,2022-02-26 17:27:10+00:00,Digital System Design Verilog Implementation,0,wasifijaz/Digital-System-Design-Verilog-Implementation,463920133,Verilog,Digital-System-Design-Verilog-Implementation,50,1,2023-03-05 14:07:37+00:00,"['digital-system-design', 'verilog', 'verilog-code', 'verilog-simulator', 'lifo', 'fifo', 'logic-gates', 'adders', 'subtractor']",None
177,https://github.com/zuob-1861523/APU-Design.git,2022-02-25 19:49:00+00:00,common git for the APU design and test bench,0,zuob-1861523/APU-Design,463657510,Verilog,APU-Design,41642,1,2022-06-08 00:05:02+00:00,[],None
178,https://github.com/arturs-lab/EPM7128S-test-board.git,2022-03-03 21:24:54+00:00,board for experimenting with Altera EPM7128S CPLD,0,arturs-lab/EPM7128S-test-board,465889267,Verilog,EPM7128S-test-board,153,1,2023-07-01 05:07:22+00:00,[],https://api.github.com/licenses/gpl-3.0
179,https://github.com/yasnakateb/UARTCommunication.git,2022-03-03 09:59:41+00:00,‚òéÔ∏è UART Communication Implementation in Verilog HDL,0,yasnakateb/UARTCommunication,465662486,Verilog,UARTCommunication,5,1,2023-08-31 07:52:51+00:00,"['verilog', 'iverilog', 'icarus-verilog', 'uart', 'uart-verilog', 'uart-interface', 'uart-protocol', 'serial-communication']",None
180,https://github.com/brosnan-tran/eecs112l-mips-processor.git,2022-02-24 06:44:25+00:00,Pipelined MIPS processor with forwarding and hazard detection,0,brosnan-tran/eecs112l-mips-processor,463038339,Verilog,eecs112l-mips-processor,7,1,2024-02-03 21:58:59+00:00,[],None
181,https://github.com/HALxmont/Tutti-Frutti.git,2022-02-27 20:48:10+00:00,Tutti-Frutti chip ,0,HALxmont/Tutti-Frutti,464249745,Verilog,Tutti-Frutti,52186,1,2024-02-27 21:25:35+00:00,[],https://api.github.com/licenses/apache-2.0
182,https://github.com/puvali/4-bit-Absolute-Value-Detector.git,2022-03-06 23:44:48+00:00,,0,puvali/4-bit-Absolute-Value-Detector,466885017,Verilog,4-bit-Absolute-Value-Detector,2170,1,2022-07-25 02:47:10+00:00,[],None
183,https://github.com/Sowbhagya-appalla/Ripple-Carry-Adder.git,2022-03-08 02:32:24+00:00,"16 bit Ripple Carry Adder with and without pipeline ------------------ Any missing modules, refer utilities ",0,Sowbhagya-appalla/Ripple-Carry-Adder,467335229,Verilog,Ripple-Carry-Adder,2,1,2022-03-08 03:38:21+00:00,[],None
184,https://github.com/Gio200023/UPDuino2.git,2022-02-14 17:21:52+00:00,,0,Gio200023/UPDuino2,459256859,Verilog,UPDuino2,73049,1,2022-03-23 13:09:38+00:00,[],None
185,https://github.com/timvdp314/RetroGame-FPGA.git,2022-02-24 12:38:49+00:00,,0,timvdp314/RetroGame-FPGA,463143094,Verilog,RetroGame-FPGA,69922,1,2022-03-16 16:39:31+00:00,[],None
186,https://github.com/noice-noise/noice-verilog.git,2022-02-16 08:51:06+00:00,Verilog struggles collection,0,noice-noise/noice-verilog,459922235,Verilog,noice-verilog,97,1,2022-02-22 02:14:28+00:00,[],None
187,https://github.com/WebKingdom/custom_ASIC_design.git,2022-02-09 06:05:20+00:00,A repository for the custom ASIC design project.,0,WebKingdom/custom_ASIC_design,457230294,Verilog,custom_ASIC_design,14364,1,2022-05-07 19:22:47+00:00,[],https://api.github.com/licenses/apache-2.0
188,https://github.com/SeedVGP/DLPR32.git,2022-03-03 05:25:36+00:00,RISC V 32 bit with GRU enable Processor design,2,SeedVGP/DLPR32,465580112,Verilog,DLPR32,680,1,2022-05-19 02:35:32+00:00,"['fpga', 'verilog', 'riscv']",https://api.github.com/licenses/gpl-3.0
189,https://github.com/jogeshsingh/Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-.git,2022-03-07 03:16:04+00:00,"Encompassed registers which were compared using comparator unit , depending upon the output sign if it was greater , less than or equal to , generated an output which computed the result considering the FSM chart and various states that were required for the perfect sequencing of operations .Designed in Xilinx VIVADO tool using Verilog HDL. ",0,jogeshsingh/Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-,466926510,Verilog,Greatest-Common-Divisor-Algorithm-Implementation-at-RTL-Level-,358,1,2022-07-20 18:59:52+00:00,[],https://api.github.com/licenses/apache-2.0
190,https://github.com/Ganapathi28/4-bit-Johnson-Counter-with-ring-oscillator.git,2022-03-09 16:10:41+00:00,,0,Ganapathi28/4-bit-Johnson-Counter-with-ring-oscillator,468000328,Verilog,4-bit-Johnson-Counter-with-ring-oscillator,2630,1,2022-06-24 06:02:29+00:00,[],None
191,https://github.com/saleh1204/rv32im.git,2022-03-09 19:31:45+00:00,RV32IM System-on-Chip (SoC),1,saleh1204/rv32im,468066752,Verilog,rv32im,6751,1,2023-10-19 13:15:31+00:00,"['rv32im', 'fpga', 'de2-115']",https://api.github.com/licenses/gpl-3.0
192,https://github.com/medAzizLHB/LTC2308-ADC-vhdl-code.git,2022-03-04 11:52:47+00:00,vhdl code to interface LTC2308 ADC,0,medAzizLHB/LTC2308-ADC-vhdl-code,466104097,Verilog,LTC2308-ADC-vhdl-code,7,1,2022-06-07 03:50:19+00:00,[],None
193,https://github.com/hhh2639168682/Digital-IC-basic-knowledge.git,2022-02-20 16:13:56+00:00,Config files for my GitHub profile.,0,hhh2639168682/Digital-IC-basic-knowledge,461542131,Verilog,Digital-IC-basic-knowledge,618,1,2023-09-06 18:24:42+00:00,"['config', 'github-config']",None
194,https://github.com/SM2A/Computer_Aided_Design_Course_Projects.git,2022-02-18 18:43:50+00:00,üéìüíªUniversity of Tehran CAD Course Projects - Fall 2021,0,SM2A/Computer_Aided_Design_Course_Projects,460967667,Verilog,Computer_Aided_Design_Course_Projects,7087,1,2024-04-01 13:14:47+00:00,"['cad', 'verilog', 'computer-aided-design', 'recursion']",None
195,https://github.com/acmachado14/CircuitosCombinacionais.git,2022-02-18 13:42:51+00:00,Circuitos Combinacionais em Verilog | Trabalho pratico pra disciplina de Introdu√ß√£o aos Sistemas L√≥gicos - UFV,0,acmachado14/CircuitosCombinacionais,460868676,Verilog,CircuitosCombinacionais,307,1,2022-08-08 11:50:56+00:00,['verilog'],None
196,https://github.com/alokvishwa10/Personal.git,2022-02-17 07:42:05+00:00,32-bit ALU,0,alokvishwa10/Personal,460330536,Verilog,Personal,4,1,2023-10-18 13:16:08+00:00,"['alu', 'algorithms', 'verilog', 'verilog-project']",None
197,https://github.com/nargesi-gholami/cosine-in-verilog.git,2022-02-09 08:18:36+00:00,Implementing cosine hardware in verilog,0,nargesi-gholami/cosine-in-verilog,457268439,Verilog,cosine-in-verilog,1012,1,2022-06-30 14:27:55+00:00,[],None
198,https://github.com/smabbasht/RISC-V-Single-Cycle-Processor.git,2022-02-25 04:48:03+00:00,,1,smabbasht/RISC-V-Single-Cycle-Processor,463400353,Verilog,RISC-V-Single-Cycle-Processor,6464,1,2023-04-01 21:32:26+00:00,[],None
199,https://github.com/pratt12/Dadda_Multiplier.git,2022-03-08 10:01:51+00:00,,0,pratt12/Dadda_Multiplier,467456219,Verilog,Dadda_Multiplier,571,1,2023-06-23 16:10:17+00:00,[],None
200,https://github.com/RudeNinja/5-Stage-Pipelined-Y86-64-processor-.git,2022-02-15 04:02:34+00:00,,0,RudeNinja/5-Stage-Pipelined-Y86-64-processor-,459421171,Verilog,5-Stage-Pipelined-Y86-64-processor-,1154,1,2022-04-20 05:03:39+00:00,[],https://api.github.com/licenses/mit
201,https://github.com/majiddrn/MIPS-CPU-Simiulator.git,2022-02-10 18:27:21+00:00,32 bit MIPS CPU Simulator,0,majiddrn/MIPS-CPU-Simiulator,457899907,Verilog,MIPS-CPU-Simiulator,6,1,2022-05-14 10:17:38+00:00,[],None
202,https://github.com/AnushTadevosyan/M152A---Rhytm-Game.git,2022-02-24 19:02:39+00:00,,0,AnushTadevosyan/M152A---Rhytm-Game,463268726,Verilog,M152A---Rhytm-Game,16,1,2023-12-14 15:13:27+00:00,[],None
203,https://github.com/thomasbiv/CDA4203L-TeamLGSB.git,2022-02-07 17:48:16+00:00,GitHub Repo for storing all CDA4203L ISE Group Projects ,0,thomasbiv/CDA4203L-TeamLGSB,456614567,Verilog,CDA4203L-TeamLGSB,96111,1,2023-01-03 18:29:00+00:00,[],None
204,https://github.com/zgw598243565/HistogramCnt.git,2022-02-08 05:59:00+00:00,This is a repository for histogram manipulation in image processing,0,zgw598243565/HistogramCnt,456803043,Verilog,HistogramCnt,10,1,2023-08-07 18:41:17+00:00,[],https://api.github.com/licenses/bsd-3-clause
205,https://github.com/Eva52/testing-vga-game.git,2022-02-23 01:25:51+00:00,,0,Eva52/testing-vga-game,462537051,Verilog,testing-vga-game,109,1,2023-02-12 02:48:06+00:00,[],None
206,https://github.com/mihaelanego/Baggage-drop---Verilog.git,2022-02-28 19:59:15+00:00,Baggage drop - verilog,0,mihaelanego/Baggage-drop---Verilog,464625514,Verilog,Baggage-drop---Verilog,386,1,2022-02-28 20:05:53+00:00,[],None
207,https://github.com/vicky089f/Approximate_Multiplier_Liu_2014.git,2022-03-07 15:13:51+00:00,,0,vicky089f/Approximate_Multiplier_Liu_2014,467145650,Verilog,Approximate_Multiplier_Liu_2014,3,1,2022-03-07 17:21:14+00:00,[],None
208,https://github.com/Sowbhagya-appalla/Wallace-multiplier.git,2022-03-08 02:26:21+00:00,8 bit wallace multiplier with and without pipeline------------------- Any missing modules refer utilities ,0,Sowbhagya-appalla/Wallace-multiplier,467333744,Verilog,Wallace-multiplier,7,1,2022-03-08 03:39:07+00:00,[],None
209,https://github.com/inderjit303/digital_sine_wave_generator.git,2022-03-10 10:50:22+00:00,This repository contains an attempt to mixed signal design of a 8-bit Digital Sine wave generator using eSim,0,inderjit303/digital_sine_wave_generator,468301915,Verilog,digital_sine_wave_generator,8184,1,2023-04-11 10:02:27+00:00,[],None
210,https://github.com/alperakmermer/vlsi2.git,2022-02-18 06:16:35+00:00,RISCV with 5 stage pipeline for my VLSI2 course,0,alperakmermer/vlsi2,460733324,Verilog,vlsi2,493,1,2022-07-19 21:13:33+00:00,[],None
211,https://github.com/CSYangHsu/Self-Driving-Car.git,2022-02-19 19:04:21+00:00,"In this project, i implemented a car that follows a track with a black line and stops when there‚Äôs an obstacle in front of it.",0,CSYangHsu/Self-Driving-Car,461287308,Verilog,Self-Driving-Car,73,1,2023-11-02 11:05:35+00:00,[],None
212,https://github.com/cam-br0wn/MIPS_superscalar.git,2022-02-26 03:31:02+00:00,,0,cam-br0wn/MIPS_superscalar,463743277,Verilog,MIPS_superscalar,11026,1,2024-03-03 17:03:14+00:00,[],None
213,https://github.com/Sidharth224/TDL-TDC.git,2022-02-22 10:27:48+00:00,,0,Sidharth224/TDL-TDC,462246115,Verilog,TDL-TDC,12,1,2024-03-18 07:47:42+00:00,[],None
214,https://github.com/UserGrdzy/MyBlog.git,2022-02-26 14:23:27+00:00,,0,UserGrdzy/MyBlog,463874385,Verilog,MyBlog,11499,1,2022-02-26 15:23:03+00:00,[],None
215,https://github.com/lucasacioly/IF674-CPU-project.git,2022-03-01 20:06:45+00:00,Projeto de CPU baseado no processador MIPS,0,lucasacioly/IF674-CPU-project,465040171,Verilog,IF674-CPU-project,328,1,2022-05-13 10:59:55+00:00,[],None
216,https://github.com/nawidadkhah/ComputerArchitecture.git,2022-03-01 17:23:39+00:00,,0,nawidadkhah/ComputerArchitecture,464990332,Verilog,ComputerArchitecture,1,1,2023-07-08 18:54:49+00:00,[],None
217,https://github.com/krishna-gup/3-bit-flash-adc.git,2022-03-08 17:15:46+00:00,The design of a 3 Bit Flash Analog to Digital Converter,0,krishna-gup/3-bit-flash-adc,467607064,Verilog,3-bit-flash-adc,492,1,2022-08-04 12:48:19+00:00,[],None
218,https://github.com/maximusdrex/ECSE301_lab3.git,2022-03-02 23:13:17+00:00,,0,maximusdrex/ECSE301_lab3,465498720,Verilog,ECSE301_lab3,8244,1,2022-04-29 16:24:02+00:00,[],None
219,https://github.com/vicky089f/Approximate_Multiplier_Xilin_2019.git,2022-03-07 15:14:35+00:00,,0,vicky089f/Approximate_Multiplier_Xilin_2019,467145961,Verilog,Approximate_Multiplier_Xilin_2019,3,1,2022-03-07 17:21:15+00:00,[],None
220,https://github.com/BondMachineHQ/bondmachine_ebaz4205_buildroot_example.git,2022-02-04 21:49:49+00:00,Buildroot on Ebaz4205. How to create from scratch a complete BondMachine accelerated buildroot image for the Ebaz4205 board,0,BondMachineHQ/bondmachine_ebaz4205_buildroot_example,455706741,Verilog,bondmachine_ebaz4205_buildroot_example,602,1,2023-01-14 18:59:07+00:00,"['buildroot', 'ebaz4205', 'fpga', 'howto', 'bondmachine']",https://api.github.com/licenses/apache-2.0
221,https://github.com/peteris-racinskis/DIP_2022.git,2022-02-13 16:18:49+00:00,Homework for Digital Devices class,0,peteris-racinskis/DIP_2022,458862443,Verilog,DIP_2022,1297,1,2022-04-21 16:47:30+00:00,[],None
222,https://github.com/patrick-5546/virtual-interview-session.git,2022-02-14 21:02:56+00:00,Mock interview tool that provides practice interview sessions to users,0,patrick-5546/virtual-interview-session,459324708,Verilog,virtual-interview-session,197955,1,2022-04-16 07:15:36+00:00,"['embedded-linux', 'fpga', 'gcp', 'nodejs', 'python', 'react', 'dct', 'aws']",None
223,https://github.com/MohamemEmam674/Edge_detection_project.git,2022-03-04 21:02:47+00:00,project to detect the edges of any image using Verilog code and FPGA,0,MohamemEmam674/Edge_detection_project,466269801,Verilog,Edge_detection_project,23155,1,2022-11-28 09:06:40+00:00,[],None
224,https://github.com/rare02/xinhaofashengqi.git,2022-02-26 12:28:58+00:00,,0,rare02/xinhaofashengqi,463846733,Verilog,xinhaofashengqi,6137,1,2023-11-23 13:07:48+00:00,[],None
225,https://github.com/Loudy-0423/NCTU-ICLAB-2021.git,2022-02-14 07:17:48+00:00,,0,Loudy-0423/NCTU-ICLAB-2021,459055069,Verilog,NCTU-ICLAB-2021,28372,1,2024-03-11 04:53:15+00:00,[],None
226,https://github.com/alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor.git,2022-03-10 07:43:37+00:00,,0,alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor,468242352,Verilog,32-bit-single-cycle-microarchitecture-MIPS-processor,114,1,2022-07-17 13:15:05+00:00,[],None
227,https://github.com/dineshannayya/foss_labs.git,2022-03-09 11:15:02+00:00,VLSI lab for foss ,0,dineshannayya/foss_labs,467894717,Verilog,foss_labs,23785,1,2022-03-27 22:33:50+00:00,[],https://api.github.com/licenses/apache-2.0
228,https://github.com/infini8-13/hdlbits-verilog-funda.git,2022-03-07 19:51:59+00:00,,0,infini8-13/hdlbits-verilog-funda,467238811,Verilog,hdlbits-verilog-funda,102,1,2022-07-04 12:30:15+00:00,[],None
229,https://github.com/aleextw/50002-1D-ALU.git,2022-03-08 16:40:53+00:00,,1,aleextw/50002-1D-ALU,467595164,Verilog,50002-1D-ALU,42268,1,2022-04-18 13:05:52+00:00,[],None
230,https://github.com/jogeshsingh/Blinking_LEDs_At_Different_Clock_Rates.git,2022-03-02 03:58:00+00:00,,0,jogeshsingh/Blinking_LEDs_At_Different_Clock_Rates,465149473,Verilog,Blinking_LEDs_At_Different_Clock_Rates,15,1,2022-07-20 19:00:00+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/htrinath/8-bit-RAM-mixed-signal-design.git,2022-03-03 11:26:20+00:00,This repository contains the mixed signal design of a 8-bit RAM implemented using eSIM and NgVeri,1,htrinath/8-bit-RAM-mixed-signal-design,465690645,Verilog,8-bit-RAM-mixed-signal-design,5053,1,2023-07-22 07:44:10+00:00,[],None
232,https://github.com/charlie-ccw/32-bit-MIPS-CPU.git,2022-02-27 23:42:24+00:00,,0,charlie-ccw/32-bit-MIPS-CPU,464281841,Verilog,32-bit-MIPS-CPU,3301,1,2022-09-08 09:44:31+00:00,[],None
233,https://github.com/Tech180/cpre281.git,2022-02-13 06:34:14+00:00,,1,Tech180/cpre281,458730545,Verilog,cpre281,72061,1,2024-03-20 02:06:58+00:00,[],None
234,https://github.com/Moein-Karami/Computer-Aided-Digital-System-Design.git,2022-02-19 16:25:15+00:00,,0,Moein-Karami/Computer-Aided-Digital-System-Design,461246864,Verilog,Computer-Aided-Digital-System-Design,6261,1,2024-04-01 13:16:43+00:00,[],None
235,https://github.com/PedroHdez18/EdC-2021-22.git,2022-02-15 20:58:28+00:00,Estructura de Computadores 2¬∫ Ing Inform√°tica ULL,0,PedroHdez18/EdC-2021-22,459747588,Verilog,EdC-2021-22,227,1,2023-10-19 16:09:54+00:00,[],None
236,https://github.com/vicky089f/Instruction_Cache.git,2022-03-07 06:15:48+00:00,A simple instruction cache model in verilog,0,vicky089f/Instruction_Cache,466966951,Verilog,Instruction_Cache,9,1,2022-03-07 06:31:54+00:00,[],None
237,https://github.com/verilog-indeed/nano_4k_quad_7segment.git,2022-03-07 08:57:24+00:00,Quad-digit 7-segment driver with BCD encoder for the Tang Nano 4K,0,verilog-indeed/nano_4k_quad_7segment,467015936,Verilog,nano_4k_quad_7segment,115,1,2023-06-09 13:55:31+00:00,"['7segment', 'gowin', 'sipeed-tang-nano4k', 'verilog']",None
238,https://github.com/jogeshsingh/Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA.git,2022-03-03 10:28:13+00:00,"This project is based upon converting 8 bit binary data into Hexadecimal (BCD ) representation , as it is mostly used when data from outward source/inward source has to be provided to the receiver end , so it becomes necessary to read data efficiently when it is in BCD form rather than in Binary representation . This project was done in XILINX ISE 14.7 and Verilog HDL and XILINX SPARTAN-6 XC6SLX9 Mimas V2 FPGA Board was used ",0,jogeshsingh/Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA,465671848,Verilog,Binary_To_BCD_Converter_Implementation_On_SPARTAN-6_FPGA,21,1,2022-07-20 18:59:56+00:00,[],https://api.github.com/licenses/apache-2.0
239,https://github.com/sanjubaba760/MIPS32-modelling-and-pipelining.git,2022-02-19 15:21:54+00:00,,0,sanjubaba760/MIPS32-modelling-and-pipelining,461229951,Verilog,MIPS32-modelling-and-pipelining,10,1,2022-02-19 15:24:35+00:00,[],None
240,https://github.com/oscar-shih/IC_Design_Lab_2022spring.git,2022-02-19 14:49:14+00:00,"IC Design Lab 2022spring @ NTUEE prof.  Tzi-Dar, Chiueh",0,oscar-shih/IC_Design_Lab_2022spring,461221181,Verilog,IC_Design_Lab_2022spring,2830,1,2022-12-14 08:27:39+00:00,[],None
241,https://github.com/akalizk113/MMSE-detetor.git,2022-02-28 00:02:12+00:00,,0,akalizk113/MMSE-detetor,464285290,Verilog,MMSE-detetor,380,1,2023-12-13 09:06:06+00:00,[],None
242,https://github.com/LucasZatta/MesiProtocol.git,2022-02-12 07:20:59+00:00,MESI snooping protocol for cache coherency,0,LucasZatta/MesiProtocol,458450688,Verilog,MesiProtocol,5405,1,2024-03-22 12:07:36+00:00,[],None
243,https://github.com/RadhaKulkarni26/Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer.git,2022-03-02 11:09:08+00:00,"In this repository, i have explained what are Mixed Signal Circuits and how to design and implement it using eSim and Makerchip Softwares",0,RadhaKulkarni26/Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer,465271195,Verilog,Design-and-Implementation-of-a-Mixed-Signal-Circuit-of-Multiplexer,1210,1,2024-03-29 14:44:29+00:00,[],None
244,https://github.com/Sowbhagya-appalla/Carry-save-array-multiplier-.git,2022-03-08 02:34:12+00:00,"16 bit carry save array multiplier with and without pipeline -------------------- Any missing modules, refer Utilities",0,Sowbhagya-appalla/Carry-save-array-multiplier-,467335711,Verilog,Carry-save-array-multiplier-,26,1,2022-03-08 03:38:20+00:00,[],None
245,https://github.com/whutGuoao/Cortex_M0.git,2022-02-15 10:55:10+00:00,ÈõÜÂàõËµõÊ†°ËµõÈ¢òÁõÆ‰∏ÄÂ∑•Á®ãÊñá‰ª∂ÂèäÁõ∏ÂÖ≥ÁöÑÊâÄÊúâ‰ª£Á†Å,1,whutGuoao/Cortex_M0,459539099,Verilog,Cortex_M0,54184,1,2022-12-07 10:17:57+00:00,[],None
246,https://github.com/ozzing/Computer-Lab-2.git,2022-02-22 14:00:30+00:00,"CSE3016, Sogang University, 2020 Fall",0,ozzing/Computer-Lab-2,462322429,Verilog,Computer-Lab-2,17,1,2022-08-31 17:53:58+00:00,[],None
247,https://github.com/ladiasnk/Multi-stage-non-pipelined-MIPS-processor-using-verilog.git,2022-02-27 09:50:47+00:00,,0,ladiasnk/Multi-stage-non-pipelined-MIPS-processor-using-verilog,464096142,Verilog,Multi-stage-non-pipelined-MIPS-processor-using-verilog,1182,1,2022-03-21 08:25:12+00:00,[],None
248,https://github.com/mb-emektar/FPGA-Based-Point-of-Sale-Terminal.git,2022-02-22 17:52:55+00:00,"During our daily life, we are doing shopping at markets or we are eating at restaurants. As some of you already noticed that cashiers or waiters are using point of sale (POS) terminals to list down the order lists. While cashiers at groceries use barcode scanners or simply write down the item numbers to make lists through POS terminals, waiters generally use hand-held touch screen devices. Though restaurants or groceries are just two examples of usage of POS terminals, incidence can be increased. Term project of this year was inspired from a common POS terminal. A POS terminal will be implemented on the FPGA. METU_EE314_Term_Project",0,mb-emektar/FPGA-Based-Point-of-Sale-Terminal,462412564,Verilog,FPGA-Based-Point-of-Sale-Terminal,23274,1,2023-08-05 10:26:36+00:00,[],None
249,https://github.com/DIII-SDU-Group/finn-example-ip.git,2022-02-07 14:57:46+00:00,IP used for showcasing MPSoC4Drones. CNN accelerator based on FINN,1,DIII-SDU-Group/finn-example-ip,456551361,Verilog,finn-example-ip,4600,1,2023-06-15 17:01:42+00:00,[],https://api.github.com/licenses/apache-2.0
250,https://github.com/dineshannayya/riscduino_sram.git,2022-02-15 08:46:38+00:00,Riscdunio with SRAM,0,dineshannayya/riscduino_sram,459497172,Verilog,riscduino_sram,140729,1,2022-02-16 11:10:28+00:00,[],https://api.github.com/licenses/apache-2.0
251,https://github.com/ZXMicroJack/mjspec.git,2022-02-15 20:05:06+00:00,ZX Spectrum FPGA core.,0,ZXMicroJack/mjspec,459731977,Verilog,mjspec,124,1,2023-11-17 18:50:28+00:00,[],
252,https://github.com/cyyself/axi-signal-wrapper.git,2022-03-02 12:54:22+00:00,A tiny script to wrap the AXI interface module to fit with Vivado Block Design.,0,cyyself/axi-signal-wrapper,465305177,Verilog,axi-signal-wrapper,2,1,2023-11-29 02:15:52+00:00,[],None
253,https://github.com/ranvd/riscv-simple-cpu.git,2022-02-25 07:11:05+00:00,RV32IM 5-stage CPU in verilog.,0,ranvd/riscv-simple-cpu,463433999,Verilog,riscv-simple-cpu,12778,1,2024-02-18 07:27:53+00:00,[],None
254,https://github.com/Zhuohao-Li/MR322.git,2022-02-15 00:33:42+00:00,,3,Zhuohao-Li/MR322,459373479,Verilog,MR322,1312,1,2022-03-27 12:36:33+00:00,[],None
255,https://github.com/psrpsrpsr/ahead_adder16.git,2022-02-19 06:55:19+00:00,16‰ΩçË∂ÖÂâçËøõ‰ΩçÂä†Ê≥ïÂô®,0,psrpsrpsr/ahead_adder16,461112248,Verilog,ahead_adder16,4,1,2022-06-04 03:47:10+00:00,[],None
256,https://github.com/navidtarighat/verilog-review.git,2022-02-23 13:06:54+00:00,,0,navidtarighat/verilog-review,462738774,Verilog,verilog-review,450,1,2022-03-04 15:06:30+00:00,[],None
257,https://github.com/veliming/FPGA_Learn.git,2022-03-10 17:05:22+00:00,FPGAËØæÁ®ãÂ≠¶‰π†,0,veliming/FPGA_Learn,468437506,Verilog,FPGA_Learn,12296,1,2023-01-28 02:28:15+00:00,[],https://api.github.com/licenses/gpl-3.0
258,https://github.com/Sowbhagya-appalla/Carry-Look-Ahead-Adder.git,2022-03-08 02:29:34+00:00,"16 Bit Carry Look ahead Adder with and without pipeline -------------------- Any missing modules, refer Utilities",0,Sowbhagya-appalla/Carry-Look-Ahead-Adder,467334507,Verilog,Carry-Look-Ahead-Adder,6,1,2022-03-08 03:38:27+00:00,[],None
259,https://github.com/puvali/FPGA-musicbox.git,2022-03-07 20:42:55+00:00,,0,puvali/FPGA-musicbox,467252997,Verilog,FPGA-musicbox,6980,1,2022-12-09 11:20:31+00:00,[],None
260,https://github.com/thomasyyb/ECE-5760---Advanced-Microcontroller.git,2022-03-07 20:43:47+00:00,These are the labs projects from ECE 5760 - Advanced Microcontroller Design at Cornell University.,0,thomasyyb/ECE-5760---Advanced-Microcontroller,467253208,Verilog,ECE-5760---Advanced-Microcontroller,294946,1,2022-05-08 01:25:36+00:00,[],None
261,https://github.com/mehmetsakiraslan/Flash-Controller.git,2022-02-07 17:52:18+00:00,,0,mehmetsakiraslan/Flash-Controller,456615881,Verilog,Flash-Controller,112,1,2023-10-07 09:07:25+00:00,[],None
262,https://github.com/hassanraza164/RISC-V-Single-cycle-Processor.git,2022-02-09 07:02:42+00:00,,0,hassanraza164/RISC-V-Single-cycle-Processor,457246042,Verilog,RISC-V-Single-cycle-Processor,8,1,2022-05-02 22:03:52+00:00,[],None
263,https://github.com/kerimturak/Verilog.git,2022-03-05 19:32:16+00:00,,0,kerimturak/Verilog,466549827,Verilog,Verilog,2520,1,2022-05-10 21:22:28+00:00,[],None
264,https://github.com/merledu/SoC-Now-Generator.git,2022-03-06 13:18:55+00:00,An open source Mini SoC Generator which will generate SoC based on parameters.,0,merledu/SoC-Now-Generator,466743094,Verilog,SoC-Now-Generator,514,1,2024-01-11 02:52:25+00:00,[],None
265,https://github.com/yhs1202/DigitalLab_exp9.git,2022-02-04 02:54:41+00:00,Design of Shift Register (IC 74194),0,yhs1202/DigitalLab_exp9,455403266,Verilog,DigitalLab_exp9,1,0,2022-02-05 11:56:35+00:00,[],None
266,https://github.com/Shankar952/alarm_clock.git,2022-02-05 05:54:59+00:00, This project is all about design of a alarm clock to display time in LCD in a 24hr format. Developed the RTL code for each of the sub-blocks used in the block level architecture of the Alarm clock and verified each sub-block using task-based Verilog Testbench. Finally verified the top-level RTL using Verilog Testbench,1,Shankar952/alarm_clock,455788352,Verilog,alarm_clock,461,0,2022-02-05 06:28:16+00:00,[],None
267,https://github.com/HamzahDweik/ALU.git,2022-02-04 20:52:25+00:00,,2,HamzahDweik/ALU,455693225,Verilog,ALU,1163,0,2022-09-01 05:27:26+00:00,[],None
268,https://github.com/ajebec33/ece-labs-journey.git,2022-02-08 06:19:32+00:00,,0,ajebec33/ece-labs-journey,456808646,Verilog,ece-labs-journey,4,0,2022-02-08 06:21:09+00:00,[],None
269,https://github.com/electron65/Verilog-Basics.git,2022-02-08 17:14:05+00:00,Basic codes for verilog. Including a test bench.,0,electron65/Verilog-Basics,457029821,Verilog,Verilog-Basics,47,0,2022-02-13 15:12:27+00:00,[],None
270,https://github.com/Danil1997Dev/Lab24.git,2022-02-04 14:06:02+00:00,,0,Danil1997Dev/Lab24,455569770,Verilog,Lab24,78968,0,2022-02-04 14:15:08+00:00,[],None
271,https://github.com/jhih-ching-yeh/Computer-Organization.git,2022-02-11 06:51:21+00:00,107 Computer Organization,0,jhih-ching-yeh/Computer-Organization,458077260,Verilog,Computer-Organization,972,0,2022-02-11 06:52:14+00:00,[],None
272,https://github.com/AbdelrahmanHamdyy/Serial-Peripheral-Interface.git,2022-02-10 19:04:19+00:00,SPI-Interface using the Master-Slave regular mode method,0,AbdelrahmanHamdyy/Serial-Peripheral-Interface,457911422,Verilog,Serial-Peripheral-Interface,2444,0,2022-08-04 01:09:23+00:00,"['master-slave-communication', 'serial', 'spi', 'verilog']",https://api.github.com/licenses/mit
273,https://github.com/thundermage117/IPA-Project.git,2022-02-17 07:33:48+00:00,Y86 Processor Implementation in Verilog.,0,thundermage117/IPA-Project,460328193,Verilog,IPA-Project,1892,0,2022-03-16 06:01:01+00:00,[],https://api.github.com/licenses/gpl-3.0
274,https://github.com/lazarvulic99/Verilog-Module-Simulation.git,2022-02-16 00:59:18+00:00,Simple module realisation for Verilog Simulation,0,lazarvulic99/Verilog-Module-Simulation,459803774,Verilog,Verilog-Module-Simulation,277,0,2022-02-16 16:06:31+00:00,"['verilog', 'vscode', 'quartus']",None
275,https://github.com/DiogoPedro/RISC-V-MultiCiclo.git,2022-02-15 20:30:09+00:00,,0,DiogoPedro/RISC-V-MultiCiclo,459739231,Verilog,RISC-V-MultiCiclo,55,0,2022-02-15 20:30:17+00:00,[],None
276,https://github.com/Seoyoung-Ko/SoftMC.git,2022-02-16 04:53:58+00:00,,0,Seoyoung-Ko/SoftMC,459857219,Verilog,SoftMC,2122,0,2022-02-16 05:11:20+00:00,[],https://api.github.com/licenses/mit
277,https://github.com/Josfemova/ambiente_verilog.git,2022-02-19 16:35:02+00:00,Archivos para configurar el ambiente de desarrollo de HDL. ITCR ,0,Josfemova/ambiente_verilog,461249624,Verilog,ambiente_verilog,610,0,2022-02-19 17:02:13+00:00,[],https://api.github.com/licenses/mit
278,https://github.com/abhishek-pwr/RISC-V-Core.git,2022-02-19 17:57:11+00:00,This is an implamentation of a 32 bit RISC-V processor using Verilog HDL.,0,abhishek-pwr/RISC-V-Core,461270778,Verilog,RISC-V-Core,2036,0,2022-02-24 07:55:51+00:00,[],None
279,https://github.com/ZHUHAI-OpenSource/design.git,2022-02-19 05:50:15+00:00,,0,ZHUHAI-OpenSource/design,461099925,Verilog,design,4,0,2022-02-19 06:45:43+00:00,[],https://api.github.com/licenses/mit
280,https://github.com/Mohamed5620/sync-async_fifo.git,2022-02-19 10:24:03+00:00,,0,Mohamed5620/sync-async_fifo,461156557,Verilog,sync-async_fifo,5,0,2022-02-19 10:33:59+00:00,[],None
281,https://github.com/Harishkecebe/firstproject.git,2022-02-19 06:02:33+00:00,mux16to1,0,Harishkecebe/firstproject,461102186,Verilog,firstproject,0,0,2022-02-19 06:59:27+00:00,[],None
282,https://github.com/mzmdirfan/Mixed-signal-2-1-Multipler.git,2022-03-10 12:14:41+00:00,,0,mzmdirfan/Mixed-signal-2-1-Multipler,468328832,Verilog,Mixed-signal-2-1-Multipler,672,0,2022-03-10 16:37:53+00:00,[],None
283,https://github.com/ukcx/extra_term_projects.git,2022-02-22 13:57:15+00:00,,0,ukcx/extra_term_projects,462321077,Verilog,extra_term_projects,11865,0,2022-03-02 12:04:49+00:00,[],None
284,https://github.com/omerguzelelectronicguy/MipsBasedSimpleCpu.git,2022-02-22 20:59:05+00:00,This work is just to understand to design of a cpu.  It has single cycle 16-bit MiPS based architecture.,0,omerguzelelectronicguy/MipsBasedSimpleCpu,462472409,Verilog,MipsBasedSimpleCpu,12,0,2022-04-03 20:14:25+00:00,[],None
285,https://github.com/larcenous-lobotomy/traffic-light-controller.git,2022-02-21 01:27:34+00:00,,0,larcenous-lobotomy/traffic-light-controller,461665700,Verilog,traffic-light-controller,177,0,2022-02-21 01:30:17+00:00,[],None
286,https://github.com/Afnan06/FPGA-intensity-control-and-color-coding.git,2022-02-23 02:54:14+00:00,,0,Afnan06/FPGA-intensity-control-and-color-coding,462558379,Verilog,FPGA-intensity-control-and-color-coding,11453,0,2022-02-23 03:06:04+00:00,[],None
287,https://github.com/RndMnkIII/basic_mister.git,2022-03-08 12:15:28+00:00,,0,RndMnkIII/basic_mister,467498479,Verilog,basic_mister,92,0,2022-03-31 20:47:29+00:00,[],https://api.github.com/licenses/gpl-2.0
288,https://github.com/sdh429856237/bishe.git,2022-03-02 15:09:24+00:00,,0,sdh429856237/bishe,465355074,Verilog,bishe,1119,0,2022-03-02 15:15:37+00:00,[],None
289,https://github.com/OgnianM/Basys-3-CPU.git,2022-02-27 11:47:21+00:00,,0,OgnianM/Basys-3-CPU,464120924,Verilog,Basys-3-CPU,32,0,2022-09-04 17:40:57+00:00,[],https://api.github.com/licenses/gpl-3.0
290,https://github.com/chenjunhao0315/FPGA.git,2022-02-24 19:22:31+00:00,,0,chenjunhao0315/FPGA,463274282,Verilog,FPGA,4250,0,2022-02-24 19:28:18+00:00,[],None
291,https://github.com/navaneethans/UART_verilog.git,2022-02-26 05:54:41+00:00,,0,navaneethans/UART_verilog,463767387,Verilog,UART_verilog,9,0,2022-02-26 05:56:01+00:00,[],None
292,https://github.com/mikhailkhokhlov/Zybo-Z7-10-Pmod-7seg.git,2022-02-26 13:24:04+00:00,Unit test for Digilent 7-segment Pmod,0,mikhailkhokhlov/Zybo-Z7-10-Pmod-7seg,463859570,Verilog,Zybo-Z7-10-Pmod-7seg,5,0,2022-02-26 13:43:45+00:00,[],None
293,https://github.com/parishi-naik/aes.git,2022-02-28 00:17:36+00:00,,0,parishi-naik/aes,464287749,Verilog,aes,2352,0,2022-12-07 09:19:30+00:00,[],None
294,https://github.com/Shirakami114514/adda_vga.git,2022-02-24 05:06:28+00:00,Source code by YongxinWu,0,Shirakami114514/adda_vga,463015716,Verilog,adda_vga,9021,0,2022-02-24 05:13:57+00:00,[],None
295,https://github.com/U08410006/CO.git,2022-02-13 17:15:19+00:00,,0,U08410006/CO,458877232,Verilog,CO,6,0,2022-02-13 17:33:10+00:00,[],None
296,https://github.com/BBScholar/mips_cpu.git,2022-02-15 01:59:00+00:00,Implementation of the mip ISA in verilog,0,BBScholar/mips_cpu,459391812,Verilog,mips_cpu,306,0,2022-02-15 02:07:56+00:00,[],None
297,https://github.com/spregler/ECEN-449-microprocessor-sys-design.git,2022-02-15 00:38:23+00:00,Course repository for ECEN 449 - Microprocessor System Design,0,spregler/ECEN-449-microprocessor-sys-design,459374474,Verilog,ECEN-449-microprocessor-sys-design,3472,0,2022-02-15 00:40:55+00:00,[],None
298,https://github.com/duan1213/IEEE754-Format-32-Bit-Floating-Point-Adder.git,2022-02-15 10:45:36+00:00,,0,duan1213/IEEE754-Format-32-Bit-Floating-Point-Adder,459536051,,IEEE754-Format-32-Bit-Floating-Point-Adder,4,0,2023-02-16 18:43:30+00:00,[],None
299,https://github.com/chaido-porlou/HardwareDigitalSystemsII.git,2022-02-15 16:25:41+00:00,,0,chaido-porlou/HardwareDigitalSystemsII,459658539,Verilog,HardwareDigitalSystemsII,637,0,2022-02-15 16:31:52+00:00,[],None
300,https://github.com/vedi97/8bit-Up-Counter.git,2022-03-04 22:22:57+00:00,8 bit Up Counter using AASD reset synchronizer,0,vedi97/8bit-Up-Counter,466286586,Verilog,8bit-Up-Counter,15,0,2022-03-04 22:54:13+00:00,[],None
301,https://github.com/XLRM8/Verilog.git,2022-03-04 23:35:30+00:00,IE0323 project,0,XLRM8/Verilog,466299714,Verilog,Verilog,4,0,2022-03-04 23:38:13+00:00,[],None
302,https://github.com/GRitt3r/CompArchLab4.git,2022-03-02 19:09:15+00:00,,0,GRitt3r/CompArchLab4,465436622,Verilog,CompArchLab4,100,0,2022-03-02 19:11:56+00:00,[],None
303,https://github.com/ingyuseong/Computer-Architecture-RISC-V.git,2022-03-05 10:52:23+00:00,RISC-V core design using VerilogHDL / KECE343 Computer Architecture,0,ingyuseong/Computer-Architecture-RISC-V,466425946,Verilog,Computer-Architecture-RISC-V,3165,0,2022-10-18 00:51:12+00:00,"['risc-v', 'riscv', 'verilog']",None
304,https://github.com/bhawarth27/Smart-Locking-System.git,2022-03-05 15:00:28+00:00,,0,bhawarth27/Smart-Locking-System,466484442,Verilog,Smart-Locking-System,542,0,2022-03-06 05:23:17+00:00,[],None
305,https://github.com/dinuransika/8-bit-single-cycle-processor.git,2022-02-11 06:00:14+00:00,A simple single cycle 8-bit processor using Verilog HDL ,1,dinuransika/8-bit-single-cycle-processor,458064500,Verilog,8-bit-single-cycle-processor,7416,0,2024-01-14 14:25:27+00:00,[],None
306,https://github.com/kishan-shanthakumar/Projects.git,2022-02-14 06:56:03+00:00,,0,kishan-shanthakumar/Projects,459049177,Verilog,Projects,82293,0,2022-12-21 19:37:30+00:00,[],None
307,https://github.com/Mohamed-Sharaf/SAP-I-Verilog-Implementation.git,2022-02-04 12:52:22+00:00,,0,Mohamed-Sharaf/SAP-I-Verilog-Implementation,455546271,Verilog,SAP-I-Verilog-Implementation,45,0,2022-03-02 02:24:02+00:00,[],None
308,https://github.com/dongdongdua/fpga.git,2022-02-04 16:46:11+00:00,,0,dongdongdua/fpga,455623951,Verilog,fpga,7,0,2022-02-04 16:48:05+00:00,[],None
309,https://github.com/yhs1202/DigitalLab_exp7.git,2022-02-04 02:54:24+00:00,Implementation of D flip-flops (IC 7474),0,yhs1202/DigitalLab_exp7,455403208,Verilog,DigitalLab_exp7,0,0,2022-02-05 11:55:59+00:00,[],None
310,https://github.com/vn218/oelp.git,2022-02-05 14:11:36+00:00,,0,vn218/oelp,455887735,Verilog,oelp,55,0,2022-02-06 13:56:01+00:00,[],None
311,https://github.com/Abilalarikan/Very-Simple-CPU.git,2022-02-05 14:27:18+00:00,Project of Introduction to Digital Systems Course,0,Abilalarikan/Very-Simple-CPU,455891658,Verilog,Very-Simple-CPU,6,0,2022-02-05 14:28:22+00:00,[],None
312,https://github.com/phdfreitas/infrahw-2021-2.git,2022-02-17 09:29:12+00:00,Listas e Projeto Infraestrutura de Hardware 2021.2,0,phdfreitas/infrahw-2021-2,460365920,Verilog,infrahw-2021-2,10438,0,2022-04-09 23:38:42+00:00,[],None
313,https://github.com/hong1019tu/IC2011.git,2022-02-17 08:14:24+00:00,,0,hong1019tu/IC2011,460340769,Verilog,IC2011,9,0,2022-02-17 08:16:26+00:00,[],None
314,https://github.com/vishwateja12/Y86-64.git,2022-02-17 10:49:29+00:00,,0,vishwateja12/Y86-64,460393135,Verilog,Y86-64,108,0,2022-02-17 10:52:55+00:00,[],None
315,https://github.com/sevjaeg/hwpe-aes.git,2022-02-23 15:56:32+00:00,Project for 384.178 SoC Design Lab (2021W) and 384.180 SoC Advanced (2022S),0,sevjaeg/hwpe-aes,462804841,Verilog,hwpe-aes,5787,0,2022-11-22 10:48:11+00:00,[],
316,https://github.com/patelr124/compenglabII.git,2022-02-25 20:25:32+00:00,,0,patelr124/compenglabII,463666279,Verilog,compenglabII,2909,0,2022-02-25 20:46:44+00:00,[],None
317,https://github.com/hanryxu/24game.git,2022-02-26 00:48:52+00:00,,0,hanryxu/24game,463716731,Verilog,24game,87,0,2023-02-22 04:08:53+00:00,[],None
318,https://github.com/S-E-N-S-O-H-A-M/2x1-Multiplexer.git,2022-03-03 03:20:59+00:00,,0,S-E-N-S-O-H-A-M/2x1-Multiplexer,465552624,Verilog,2x1-Multiplexer,237,0,2023-07-04 04:27:01+00:00,[],https://api.github.com/licenses/apache-2.0
319,https://github.com/vgoshat30/SLOD.git,2022-02-27 13:37:14+00:00,Sequential Logical Obfuscation Decryptor,0,vgoshat30/SLOD,464146527,Verilog,SLOD,104,0,2022-02-27 13:46:29+00:00,[],None
320,https://github.com/KW-NJU/Computer_Hardware_System.git,2022-03-04 14:56:31+00:00,,0,KW-NJU/Computer_Hardware_System,466163674,Verilog,Computer_Hardware_System,462,0,2022-03-04 14:59:42+00:00,[],None
321,https://github.com/taymcl/CPU-Verilog.git,2022-03-04 04:23:52+00:00,,0,taymcl/CPU-Verilog,465980739,Verilog,CPU-Verilog,4,0,2022-03-04 04:40:45+00:00,[],None
322,https://github.com/EssamWisam/Optimized-Home-Security-System.git,2022-02-06 18:31:14+00:00,,0,EssamWisam/Optimized-Home-Security-System,456236976,Verilog,Optimized-Home-Security-System,8738,0,2022-02-07 11:30:19+00:00,[],None
323,https://github.com/Adil-Kh/ComputerArch.git,2022-02-10 03:22:37+00:00,,0,Adil-Kh/ComputerArch,457614730,Verilog,ComputerArch,6,0,2022-02-10 03:30:36+00:00,[],None
324,https://github.com/JorgeMarinN/SDC_SKY130_MPW5.git,2022-02-09 14:24:01+00:00,SDC design for SKY130 MPW5,0,JorgeMarinN/SDC_SKY130_MPW5,457391111,Verilog,SDC_SKY130_MPW5,3773,0,2022-02-18 19:25:59+00:00,[],https://api.github.com/licenses/apache-2.0
325,https://github.com/pmkenned/rv_rtl.git,2022-02-08 03:38:50+00:00,Basic RISC-V implementation in verilog,0,pmkenned/rv_rtl,456771003,Verilog,rv_rtl,10,0,2022-02-08 03:42:40+00:00,[],https://api.github.com/licenses/mit
326,https://github.com/achethan/microprocessor.git,2022-02-08 00:55:17+00:00,,0,achethan/microprocessor,456732759,Verilog,microprocessor,38,0,2022-02-08 01:06:29+00:00,[],None
327,https://github.com/wliu0219/APB_Slave.git,2022-02-13 01:08:40+00:00,,0,wliu0219/APB_Slave,458678166,Verilog,APB_Slave,2,0,2022-02-14 14:00:44+00:00,[],None
328,https://github.com/Daria135/RISC-5_I2C.git,2022-02-13 10:36:09+00:00,,0,Daria135/RISC-5_I2C,458777852,Verilog,RISC-5_I2C,1019,0,2022-02-13 11:11:45+00:00,[],None
329,https://github.com/ECrecords/sim-syn-of-state-machine.git,2022-03-09 00:51:47+00:00,synthesizing_simulating_state_machine,0,ECrecords/sim-syn-of-state-machine,467727033,Verilog,sim-syn-of-state-machine,394,0,2022-03-09 00:55:04+00:00,[],None
330,https://github.com/haowoo0112/MIPS_single_cycle.git,2022-03-08 02:44:35+00:00,,0,haowoo0112/MIPS_single_cycle,467338344,Verilog,MIPS_single_cycle,619,0,2022-03-08 02:51:54+00:00,[],None
331,https://github.com/M-Kunkle/richie-jr.git,2022-03-09 05:10:12+00:00,,0,M-Kunkle/richie-jr,467785665,Verilog,richie-jr,8,0,2022-03-09 05:42:08+00:00,[],None
332,https://github.com/vherdt/riscv-simple-core.git,2022-03-07 23:26:35+00:00,,0,vherdt/riscv-simple-core,467292628,Verilog,riscv-simple-core,16,0,2022-03-07 23:27:52+00:00,[],https://api.github.com/licenses/mit
333,https://github.com/ikbalavsar/4-bit-Ripple-Carry-Adder.git,2022-03-06 18:45:42+00:00,,0,ikbalavsar/4-bit-Ripple-Carry-Adder,466825915,Verilog,4-bit-Ripple-Carry-Adder,52,0,2022-03-06 18:49:23+00:00,[],None
334,https://github.com/Aymontsh/Single-Cycle-MIPS-Processor-Verilog-code.git,2022-03-07 11:06:29+00:00,A 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architecture.,0,Aymontsh/Single-Cycle-MIPS-Processor-Verilog-code,467058638,Verilog,Single-Cycle-MIPS-Processor-Verilog-code,259,0,2022-03-07 11:16:31+00:00,[],None
335,https://github.com/merledu/caravel_azadi_soc_iii.git,2022-03-09 18:18:37+00:00,,0,merledu/caravel_azadi_soc_iii,468043930,Verilog,caravel_azadi_soc_iii,307297,0,2022-03-14 20:13:03+00:00,[],https://api.github.com/licenses/apache-2.0
336,https://github.com/AbdelrahmanHamdyy/Carry-Select-Adder.git,2022-02-18 01:03:20+00:00,,0,AbdelrahmanHamdyy/Carry-Select-Adder,460663236,Verilog,Carry-Select-Adder,1018,0,2022-02-18 01:05:03+00:00,[],None
337,https://github.com/916219053/tongping.git,2022-02-15 11:34:12+00:00,,0,916219053/tongping,459551610,Verilog,tongping,19334,0,2022-02-15 12:43:50+00:00,[],None
338,https://github.com/lukamiloo/ELEC374-CPU.git,2022-02-22 03:27:28+00:00,ELEC 374 CPU design project written in verilog,0,lukamiloo/ELEC374-CPU,462122681,Verilog,ELEC374-CPU,48,0,2022-02-22 03:29:33+00:00,[],https://api.github.com/licenses/mit
339,https://github.com/AlaaElattar/ALU-N-bit-number.git,2022-02-21 13:57:48+00:00,Implements ALU using verilog,0,AlaaElattar/ALU-N-bit-number,461884931,,ALU-N-bit-number,0,0,2022-04-18 20:38:06+00:00,[],None
340,https://github.com/larcenous-lobotomy/mealy-fsm.git,2022-02-21 01:36:48+00:00,,0,larcenous-lobotomy/mealy-fsm,461667448,Verilog,mealy-fsm,42,0,2022-02-21 01:39:13+00:00,[],None
341,https://github.com/Pfalra/FFFilamentrecycling.git,2022-02-16 16:02:35+00:00,,0,Pfalra/FFFilamentrecycling,460075910,Verilog,FFFilamentrecycling,33933,0,2022-04-16 13:20:55+00:00,[],None
342,https://github.com/Iris-ZJ-12/handshake.git,2022-02-15 13:37:22+00:00,,0,Iris-ZJ-12/handshake,459593717,Verilog,handshake,221,0,2022-02-15 15:47:35+00:00,[],None
343,https://github.com/Chengwu0203/ICDC_IDC.git,2022-02-16 11:26:40+00:00,,0,Chengwu0203/ICDC_IDC,459974667,Verilog,ICDC_IDC,1791,0,2022-02-16 11:46:24+00:00,[],None
344,https://github.com/srimanthtenneti/MIPS_32_BIT_CPU.git,2022-02-16 07:43:21+00:00,,0,srimanthtenneti/MIPS_32_BIT_CPU,459901023,Verilog,MIPS_32_BIT_CPU,1522,0,2023-06-03 12:20:30+00:00,[],https://api.github.com/licenses/apache-2.0
345,https://github.com/abhinandann/8-to-3-bit-Priority-Encoder.git,2022-03-03 13:47:58+00:00,Priority Encoder is a combinational circuit that takes multiple inputs and produces less number of outputs. The output of the encoder is based on the input having the largest priority will take precedence.,0,abhinandann/8-to-3-bit-Priority-Encoder,465737480,Verilog,8-to-3-bit-Priority-Encoder,492,0,2022-03-04 07:29:37+00:00,[],None
346,https://github.com/p-ram/verilog_Modules.git,2022-02-26 13:49:27+00:00,,0,p-ram/verilog_Modules,463865695,Verilog,verilog_Modules,8,0,2022-02-26 14:27:36+00:00,[],None
347,https://github.com/SamyukthaShrruthiKR-2907/3-bit-FLASH-ADC-using-eSim-.git,2022-03-10 14:09:19+00:00,,0,SamyukthaShrruthiKR-2907/3-bit-FLASH-ADC-using-eSim-,468369716,Verilog,3-bit-FLASH-ADC-using-eSim-,993,0,2022-03-10 14:25:28+00:00,[],None
348,https://github.com/peterwu-1031/risc-v-cpu.git,2022-02-28 15:02:39+00:00,RISC-V CPU implementation,0,peterwu-1031/risc-v-cpu,464527710,Verilog,risc-v-cpu,36,0,2023-11-30 07:54:28+00:00,[],None
349,https://github.com/pintorem/usb-Verilog.git,2022-02-04 18:47:31+00:00,A Verilog code for interfacing a mouse and a keyboard with FPGA Nexis A7,0,pintorem/usb-Verilog,455660246,Verilog,usb-Verilog,47,0,2022-02-04 18:54:06+00:00,[],None
350,https://github.com/ajmager/CPU-Coding-Project.git,2022-02-05 18:08:32+00:00,374 building a CPU project,0,ajmager/CPU-Coding-Project,455947304,Verilog,CPU-Coding-Project,75374,0,2024-01-17 18:33:58+00:00,[],None
351,https://github.com/SmbatDavtyan/Mux.git,2022-03-10 12:55:28+00:00,,0,SmbatDavtyan/Mux,468342501,Verilog,Mux,0,0,2022-03-10 12:56:43+00:00,[],None
352,https://github.com/nguyendao-uom/efpga_Openlane.git,2022-02-07 11:38:38+00:00,,0,nguyendao-uom/efpga_Openlane,456480300,Verilog,efpga_Openlane,48099,0,2022-02-07 11:50:34+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/Computer-Engineering-Department-Archive/CE202-LC-Lab.git,2022-02-05 13:16:45+00:00,Logic Circuit Laboratory (Verilog Templates),0,Computer-Engineering-Department-Archive/CE202-LC-Lab,455874613,Verilog,CE202-LC-Lab,880,0,2023-09-09 21:09:46+00:00,[],https://api.github.com/licenses/gpl-3.0
354,https://github.com/dgarci23/memory-controller.git,2022-02-04 20:41:26+00:00,,0,dgarci23/memory-controller,455690514,Verilog,memory-controller,109,0,2022-02-05 00:55:36+00:00,[],None
355,https://github.com/Ehsan200/ALU-processor.git,2022-02-04 19:08:36+00:00,,0,Ehsan200/ALU-processor,455666029,Verilog,ALU-processor,2,0,2022-02-04 19:08:54+00:00,[],None
356,https://github.com/ahmadkaleem123/ECE253Labs.git,2022-02-06 16:20:57+00:00,,0,ahmadkaleem123/ECE253Labs,456203749,Verilog,ECE253Labs,3554,0,2022-02-06 16:30:13+00:00,[],None
357,https://github.com/EslamMohmed/-MIPS-processor-Operations-in-Verilog.git,2022-02-09 23:55:43+00:00,,0,EslamMohmed/-MIPS-processor-Operations-in-Verilog,457568215,Verilog,-MIPS-processor-Operations-in-Verilog,556,0,2022-02-09 23:56:55+00:00,[],None
358,https://github.com/Cole4563/Lab2.git,2022-02-10 00:00:48+00:00,,0,Cole4563/Lab2,457569300,Verilog,Lab2,5,0,2022-02-10 00:04:00+00:00,[],None
359,https://github.com/singhrohaP/Digital-System-Design.git,2022-02-22 18:24:18+00:00,,0,singhrohaP/Digital-System-Design,462423426,Verilog,Digital-System-Design,10623,0,2022-02-22 18:26:53+00:00,[],None
360,https://github.com/miteshvb/verilog.git,2022-03-02 14:13:12+00:00,initial verilog learning project pushes,0,miteshvb/verilog,465333748,Verilog,verilog,2,0,2022-04-26 15:07:05+00:00,[],None
361,https://github.com/handerich/xxx.git,2022-03-01 09:05:08+00:00,,0,handerich/xxx,464818717,Verilog,xxx,108667,0,2022-03-01 09:17:33+00:00,[],None
362,https://github.com/DouglasWWolf/7_seg.git,2022-02-27 18:13:43+00:00,Xilinx Vivado code to drive 7-Segment display on Nexsys A7-100T,0,DouglasWWolf/7_seg,464216124,Verilog,7_seg,123,0,2022-02-27 18:29:26+00:00,[],None
363,https://github.com/jayhusemi/openc910.git,2022-03-03 23:24:35+00:00,,0,jayhusemi/openc910,465916535,Verilog,openc910,24631,0,2022-03-03 23:25:25+00:00,[],https://api.github.com/licenses/apache-2.0
364,https://github.com/537Cheese/HW3.git,2022-02-16 04:01:21+00:00,,0,537Cheese/HW3,459845971,Verilog,HW3,3,0,2022-02-16 04:03:20+00:00,[],None
365,https://github.com/hong1019tu/IC2010.git,2022-02-17 08:13:09+00:00,,0,hong1019tu/IC2010,460340371,Verilog,IC2010,2,0,2022-02-17 08:14:16+00:00,[],None
366,https://github.com/hong1019tu/IC2017.git,2022-02-17 08:22:23+00:00,,0,hong1019tu/IC2017,460343359,Verilog,IC2017,6,0,2022-02-17 08:23:01+00:00,[],None
367,https://github.com/Romanchukk/matrixkeydecoder.git,2022-02-18 21:46:52+00:00,Basic realization of matrix keyboard decoder.,0,Romanchukk/matrixkeydecoder,461014902,Verilog,matrixkeydecoder,183,0,2022-02-18 21:53:43+00:00,[],None
368,https://github.com/p-ram/Verilog_basics.git,2022-02-20 12:17:09+00:00,,0,p-ram/Verilog_basics,461478062,Verilog,Verilog_basics,24,0,2022-02-23 10:41:54+00:00,[],None
369,https://github.com/EPICcake808/COEN-122-Final-Project.git,2022-02-10 17:00:08+00:00,COEN 122 Winter 22 Final Project (Array Sum CPU),0,EPICcake808/COEN-122-Final-Project,457869822,Verilog,COEN-122-Final-Project,123,0,2022-02-10 17:09:46+00:00,[],None
370,https://github.com/kwiltsey/Lab-3.git,2022-02-17 22:36:49+00:00,,0,kwiltsey/Lab-3,460630951,Verilog,Lab-3,3,0,2022-02-17 22:46:03+00:00,[],None
371,https://github.com/grifatron/Lab3CA.git,2022-02-17 14:57:40+00:00,,0,grifatron/Lab3CA,460481594,Verilog,Lab3CA,172,0,2022-02-17 15:02:35+00:00,[],None
372,https://github.com/ipgtestrepos/ipA.git,2022-02-14 03:00:15+00:00,,1,ipgtestrepos/ipA,458996731,Verilog,ipA,51,0,2022-02-14 03:55:18+00:00,[],None
373,https://github.com/ipgtestrepos/soc2.git,2022-02-14 02:59:38+00:00,flow testing only,0,ipgtestrepos/soc2,458996573,Verilog,soc2,280,0,2022-02-14 03:57:10+00:00,[],None
374,https://github.com/jayeffe/Circuiti-Elettronici-Programmabili.git,2022-02-11 11:41:49+00:00,,0,jayeffe/Circuiti-Elettronici-Programmabili,458162962,Verilog,Circuiti-Elettronici-Programmabili,14,0,2022-02-11 11:43:55+00:00,[],None
375,https://github.com/journey75/4-bit-adder---Verilog.git,2022-02-14 16:49:38+00:00,My first verilog project - making a 4 bit adder,0,journey75/4-bit-adder---Verilog,459245743,Verilog,4-bit-adder---Verilog,4,0,2022-09-21 18:35:05+00:00,[],None
376,https://github.com/CadenZheng/infinitymp.git,2022-03-09 04:36:40+00:00,An 8 bit microprocessor with simple instruction set,0,CadenZheng/infinitymp,467778263,Verilog,infinitymp,3,0,2022-03-09 04:39:45+00:00,[],None
377,https://github.com/ioitami/ALU-1D-Checkoff.git,2022-03-09 12:19:35+00:00,Week 8 ALU Checkoff for 50.002,0,ioitami/ALU-1D-Checkoff,467914809,Verilog,ALU-1D-Checkoff,3483,0,2022-03-12 19:27:34+00:00,[],None
378,https://github.com/puthukkaden/chronos_tdc.git,2022-03-09 14:23:38+00:00,Time to Digital Converter,0,puthukkaden/chronos_tdc,467959154,Verilog,chronos_tdc,4,0,2022-04-13 10:07:47+00:00,[],https://api.github.com/licenses/mit
379,https://github.com/brandon9838/Verilog-Implementation-of-Decision-Tree-Accelerator.git,2022-03-05 09:15:13+00:00,,0,brandon9838/Verilog-Implementation-of-Decision-Tree-Accelerator,466404891,Verilog,Verilog-Implementation-of-Decision-Tree-Accelerator,4404,0,2022-03-06 19:59:30+00:00,[],None
380,https://github.com/alinurammar/ee180-lab4.git,2022-03-08 02:24:12+00:00,,0,alinurammar/ee180-lab4,467333222,Verilog,ee180-lab4,2377,0,2023-01-28 02:31:23+00:00,[],None
381,https://github.com/Kutk/2018-NCTU-Digital-Design.git,2022-03-10 11:44:07+00:00,,0,Kutk/2018-NCTU-Digital-Design,468319006,Verilog,2018-NCTU-Digital-Design,4688,0,2022-03-10 11:45:00+00:00,[],None
382,https://github.com/Elavarasan0702/UNIVERSAL-TRIGERING-FLIP-FLOP.git,2022-03-10 03:11:21+00:00,,0,Elavarasan0702/UNIVERSAL-TRIGERING-FLIP-FLOP,468176095,Verilog,UNIVERSAL-TRIGERING-FLIP-FLOP,1383,0,2022-03-10 17:39:40+00:00,[],None
383,https://github.com/cduong203/caravel_wireless.git,2022-03-10 18:58:06+00:00,,0,cduong203/caravel_wireless,468474264,Verilog,caravel_wireless,4147,0,2022-03-10 19:12:29+00:00,[],https://api.github.com/licenses/apache-2.0
384,https://github.com/jlebental/Verilog_Mips_SC_Processor.git,2022-03-10 20:55:46+00:00,A Single Cycle Processor for MIPS Assembly language programs written in Verilog,0,jlebental/Verilog_Mips_SC_Processor,468507598,Verilog,Verilog_Mips_SC_Processor,15,0,2023-01-28 02:27:57+00:00,[],None
385,https://github.com/artem-herashchenko/CompDevArchitecture.git,2022-02-15 17:49:13+00:00,,0,artem-herashchenko/CompDevArchitecture,459688147,Verilog,CompDevArchitecture,2,0,2022-02-16 21:47:40+00:00,[],None
386,https://github.com/mahiru23/54-CPU.git,2022-02-22 11:14:36+00:00,,0,mahiru23/54-CPU,462262454,Verilog,54-CPU,5128,0,2022-02-24 11:39:08+00:00,[],None
387,https://github.com/yeyeyeadd/csc258.git,2022-03-09 03:10:38+00:00,,0,yeyeyeadd/csc258,467759242,Verilog,csc258,6830,0,2022-03-09 03:12:33+00:00,[],None
388,https://github.com/moghun/Telephone-Convo-Sim.git,2022-03-07 13:07:38+00:00,Telephone conversation simulator on FPGAs.,0,moghun/Telephone-Convo-Sim,467098403,Verilog,Telephone-Convo-Sim,426,0,2023-01-11 07:30:19+00:00,['digital-design'],None
389,https://github.com/TengTjinYang/fpgaT4.git,2022-03-07 06:06:00+00:00,,0,TengTjinYang/fpgaT4,466964405,,fpgaT4,4878,0,2022-04-13 12:26:28+00:00,[],None
390,https://github.com/jonnes-nascimento/SAP1.git,2022-03-05 22:37:17+00:00,SAP1 Computer FPGA ,0,jonnes-nascimento/SAP1,466583096,Verilog,SAP1,3735,0,2022-03-05 22:42:06+00:00,[],None
391,https://github.com/Umaru-Xi/Bully.git,2022-03-06 13:42:56+00:00,,0,Umaru-Xi/Bully,466749284,Verilog,Bully,18,0,2022-03-07 13:33:37+00:00,[],None
392,https://github.com/Shivanesh13/Booth-Algorithm.git,2022-03-06 13:42:01+00:00,,0,Shivanesh13/Booth-Algorithm,466749025,Verilog,Booth-Algorithm,2981,0,2022-03-06 13:43:12+00:00,[],None
393,https://github.com/ramachandra2002/Design-of-3bit-Flash-ADC.git,2022-03-09 18:53:50+00:00,"This repository contains the design of 3-bit flash ADC which was created as part of the Mixed-Signal Marathon conducted by FOSSEE, IIT-Bombay and VSD Corp",0,ramachandra2002/Design-of-3bit-Flash-ADC,468055220,Verilog,Design-of-3bit-Flash-ADC,1411,0,2022-03-09 19:05:40+00:00,[],None
394,https://github.com/Ranji1226/Astable-Multivibrator-with-Decade-Counter.git,2022-03-10 03:08:29+00:00,,0,Ranji1226/Astable-Multivibrator-with-Decade-Counter,468175383,Verilog,Astable-Multivibrator-with-Decade-Counter,6826,0,2022-03-10 16:29:28+00:00,[],None
395,https://github.com/Mohamed-Sharaf/SAP-II-Modified-Verilog-Implementation.git,2022-03-02 03:09:37+00:00,I modified the SAP (Simple As Possible)-2 computer to do most of its Instruction set using a lower number of clock cycles. ,0,Mohamed-Sharaf/SAP-II-Modified-Verilog-Implementation,465138730,Verilog,SAP-II-Modified-Verilog-Implementation,15,0,2022-03-02 03:27:56+00:00,[],None
396,https://github.com/rohinthram/esim_ms_staircase_wave.git,2022-03-04 17:44:27+00:00,This repository presents the Mixed Signal Simulation using eSim by implementing a staircase waveform generator,0,rohinthram/esim_ms_staircase_wave,466217761,Verilog,esim_ms_staircase_wave,5942,0,2022-03-04 17:46:34+00:00,[],None
397,https://github.com/dunicadavid/MazeSolver.git,2022-03-02 08:55:58+00:00,This is a Verilog program which is designed to solve a maze probleme using Wall Follower Algorithm. The input is a matrix full of 1s(wall) and 0s(walk space) and the position of begining. The porpose of the algorithm is to exit the puzzle ,0,dunicadavid/MazeSolver,465227970,Verilog,MazeSolver,71,0,2022-03-02 09:04:05+00:00,[],None
398,https://github.com/yasamangodarzi/LAB_Logic.git,2022-02-04 10:54:07+00:00," This repository contains projects in verilog language, each of which is a logical project implementation",0,yasamangodarzi/LAB_Logic,455512952,Verilog,LAB_Logic,131,0,2022-02-04 20:03:37+00:00,[],None
399,https://github.com/cin-cout/Whack-A-Mole.git,2022-02-04 03:28:41+00:00,,0,cin-cout/Whack-A-Mole,455409711,Verilog,Whack-A-Mole,3,0,2022-02-04 03:31:56+00:00,[],None
400,https://github.com/dingyw113/CS4341-Project.git,2022-02-09 18:00:58+00:00,,1,dingyw113/CS4341-Project,457471848,Verilog,CS4341-Project,1027,0,2022-03-02 22:52:37+00:00,[],None
401,https://github.com/Danil1997Dev/Lab2_Ivan.git,2022-02-05 16:02:20+00:00,,0,Danil1997Dev/Lab2_Ivan,455915778,Verilog,Lab2_Ivan,81373,0,2022-02-05 16:10:31+00:00,[],None
402,https://github.com/towhid135/VLSI-Lab.git,2022-02-07 12:38:16+00:00,,0,towhid135/VLSI-Lab,456499427,Verilog,VLSI-Lab,12,0,2022-02-07 12:40:00+00:00,[],None
403,https://github.com/Limmerse/HDLbits.git,2022-02-11 02:43:26+00:00,exercises,0,Limmerse/HDLbits,458022155,Verilog,HDLbits,39,0,2022-02-11 02:47:20+00:00,[],None
404,https://github.com/ozayerislam-dsi/single_slave_spi.git,2022-02-09 02:52:35+00:00,Simple SPI protocol implementation,0,ozayerislam-dsi/single_slave_spi,457185268,Verilog,single_slave_spi,14,0,2022-02-09 02:53:27+00:00,[],None
405,https://github.com/athulRAJmr/3D-CHIPPER-NOC.git,2022-02-09 21:57:58+00:00,VLSI/HPCA,0,athulRAJmr/3D-CHIPPER-NOC,457542036,Verilog,3D-CHIPPER-NOC,13,0,2022-02-11 09:14:57+00:00,[],None
406,https://github.com/Schmadam4444/CompArch.git,2022-02-08 14:42:09+00:00,,0,Schmadam4444/CompArch,456972113,Verilog,CompArch,1002,0,2022-02-08 14:49:17+00:00,[],None
407,https://github.com/LaurCump/Wall_Follower_Algorithm.git,2022-02-21 11:07:16+00:00,,0,LaurCump/Wall_Follower_Algorithm,461823586,Verilog,Wall_Follower_Algorithm,457,0,2022-02-21 15:23:07+00:00,[],None
408,https://github.com/AlaaElattar/Arithmetic-Logic-Unit.git,2022-02-21 13:57:50+00:00,Implement an ALU Using Verilog,0,AlaaElattar/Arithmetic-Logic-Unit,461884941,,Arithmetic-Logic-Unit,0,0,2022-04-18 20:37:35+00:00,[],None
409,https://github.com/NCKUMaxSnake/Course_VLSI.git,2022-02-14 03:49:44+00:00,VLSI course,0,NCKUMaxSnake/Course_VLSI,459007267,Verilog,Course_VLSI,21897,0,2022-02-14 04:37:43+00:00,[],None
410,https://github.com/MoinakG2/n-bit-ALU.git,2022-02-14 18:22:50+00:00,The world`s first open source n bit ALU in verilog HDL,0,MoinakG2/n-bit-ALU,459277146,Verilog,n-bit-ALU,215,0,2022-02-14 18:30:13+00:00,[],https://api.github.com/licenses/gpl-3.0
411,https://github.com/nickh2000/MIPS_Processor.git,2022-02-12 21:38:28+00:00,Single-cycle MIPS processor built with Verilog,0,nickh2000/MIPS_Processor,458645487,Verilog,MIPS_Processor,5,0,2022-02-12 21:42:43+00:00,[],None
412,https://github.com/Ramjip012/Digital.git,2022-02-22 07:13:27+00:00,,0,Ramjip012/Digital,462180616,Verilog,Digital,11,0,2022-02-22 13:03:17+00:00,[],None
413,https://github.com/Emmagon/FPGA_ALTERA_MAX10.git,2022-02-22 17:45:29+00:00,Projects for FPGA,0,Emmagon/FPGA_ALTERA_MAX10,462409771,Verilog,FPGA_ALTERA_MAX10,2,0,2022-02-22 18:28:11+00:00,[],None
414,https://github.com/dicethrow/amtest.git,2022-02-23 08:49:04+00:00,My tests for learning how to work with the Amaranth HDL,0,dicethrow/amtest,462652391,Verilog,amtest,3051,0,2022-02-23 09:20:13+00:00,[],None
415,https://github.com/shreyshakti/Activity---Simulation-based-Verification-.git,2022-02-23 13:29:11+00:00,"This repository consists of Verilog RTL modules and test-bench, used for simulating the FSM mentioned on ICARUS Verilog and compute Code Coverage on the COVERED tool, based upon the State Machine activity problem statement mentioned in Chapter-Simulation Based Verification in the book ""RTL-to-GDS"" authored by Dr. Sneh Saurabh sir.",1,shreyshakti/Activity---Simulation-based-Verification-,462746845,Verilog,Activity---Simulation-based-Verification-,5,0,2022-02-23 13:31:49+00:00,[],None
416,https://github.com/SachinRatnam/synchronous-fifo.git,2022-02-18 10:35:04+00:00,,0,SachinRatnam/synchronous-fifo,460809780,Verilog,synchronous-fifo,7,0,2022-02-18 10:35:59+00:00,[],None
417,https://github.com/QuaATran/comp_arch_lab_3.git,2022-02-18 03:37:33+00:00,,0,QuaATran/comp_arch_lab_3,460698137,Verilog,comp_arch_lab_3,10,0,2022-02-18 03:38:53+00:00,[],None
418,https://github.com/hong1019tu/IC2018.git,2022-02-17 08:23:09+00:00,,0,hong1019tu/IC2018,460343600,Verilog,IC2018,3,0,2022-02-17 08:23:42+00:00,[],None
419,https://github.com/hong1019tu/IC2012.git,2022-02-17 08:17:16+00:00,,0,hong1019tu/IC2012,460341694,Verilog,IC2012,19,0,2022-02-17 08:18:20+00:00,[],None
420,https://github.com/JuanSandu/iCE40-HX8K_robotics.git,2022-02-13 15:00:51+00:00,Programming examples of the iCE40-HX8K FPGA ultimately aiming for robotics.,0,JuanSandu/iCE40-HX8K_robotics,458841681,Verilog,iCE40-HX8K_robotics,15,0,2022-02-13 15:02:12+00:00,[],https://api.github.com/licenses/gpl-3.0
421,https://github.com/zixuan-pei/CPEN391-Project.git,2022-02-13 19:07:18+00:00,,0,zixuan-pei/CPEN391-Project,458904801,Verilog,CPEN391-Project,3900,0,2023-01-08 06:22:43+00:00,[],None
422,https://github.com/Ragebone/max10DebuggTool.git,2022-02-15 20:19:29+00:00,,0,Ragebone/max10DebuggTool,459736047,Verilog,max10DebuggTool,310,0,2022-02-15 20:20:14+00:00,[],None
423,https://github.com/108062138/LOGICLAB01.git,2022-02-16 09:00:05+00:00,,0,108062138/LOGICLAB01,459925210,Verilog,LOGICLAB01,55,0,2022-02-16 09:01:21+00:00,[],None
424,https://github.com/navaneethans/sdcard.git,2022-02-25 05:33:59+00:00,,0,navaneethans/sdcard,463409992,Verilog,sdcard,1199,0,2022-02-25 05:38:56+00:00,[],None
425,https://github.com/ZackReeves/Tank_Mayhem.git,2022-02-24 14:55:14+00:00,"This repository contains the project files for Tank Mayhem, a multiplayer tank battle royale game developed as part of the 2nd year Information Processing module completed in spring 2022.",0,ZackReeves/Tank_Mayhem,463188466,Verilog,Tank_Mayhem,16969,0,2023-05-16 10:11:53+00:00,[],None
426,https://github.com/permissiondhr/OpenMIPS.git,2022-02-25 01:19:20+00:00,constrcut a MIPS CPU core,0,permissiondhr/OpenMIPS,463354955,Verilog,OpenMIPS,118,0,2022-02-25 01:23:00+00:00,[],None
427,https://github.com/Yfeng-44/combinator.chisel.git,2022-02-24 23:29:16+00:00,,0,Yfeng-44/combinator.chisel,463333282,Verilog,combinator.chisel,22,0,2022-03-21 23:49:45+00:00,[],https://api.github.com/licenses/unlicense
428,https://github.com/madrat01/ECE755_Project.git,2022-02-24 23:30:29+00:00,ECE 755 Project @ UW Madison Spring 2022,0,madrat01/ECE755_Project,463333500,Verilog,ECE755_Project,59561,0,2022-05-03 04:40:02+00:00,[],None
429,https://github.com/WenjunMarvin/EC311_FinalProject.git,2022-02-24 02:00:42+00:00,,0,WenjunMarvin/EC311_FinalProject,462973934,Verilog,EC311_FinalProject,1187,0,2022-02-24 02:05:21+00:00,[],None
430,https://github.com/alanlicz/EE371.git,2022-02-09 06:35:24+00:00,,0,alanlicz/EE371,457238426,Verilog,EE371,69429,0,2023-11-25 08:28:43+00:00,[],None
431,https://github.com/AhmedElDaly9/Single-Cycle-32-bit-MIPS-Processor.git,2022-03-05 18:34:14+00:00,,0,AhmedElDaly9/Single-Cycle-32-bit-MIPS-Processor,466537341,Verilog,Single-Cycle-32-bit-MIPS-Processor,314,0,2024-01-24 17:03:53+00:00,[],None
432,https://github.com/gvidasdj/test2_chip.git,2022-02-17 15:08:59+00:00,,0,gvidasdj/test2_chip,460486086,Verilog,test2_chip,48574,0,2022-02-18 14:45:50+00:00,[],https://api.github.com/licenses/apache-2.0
433,https://github.com/TechDevSubhopriyo/Verilog.git,2022-02-17 16:57:45+00:00,,0,TechDevSubhopriyo/Verilog,460526881,Verilog,Verilog,12,0,2022-02-17 16:58:51+00:00,[],None
434,https://github.com/tigrank15/engr378-labs.git,2022-02-24 03:49:45+00:00,,0,tigrank15/engr378-labs,462999638,Verilog,engr378-labs,8644,0,2022-02-24 04:07:22+00:00,[],None
435,https://github.com/vivekladhe37/auto_script.git,2022-03-04 20:33:19+00:00,,0,vivekladhe37/auto_script,466262929,Verilog,auto_script,7,0,2022-03-04 20:35:31+00:00,[],None
436,https://github.com/Rylan-Bumbasi/MIPSMulticycle.git,2022-03-05 19:49:01+00:00,Verilog Simulation of a Multicycle processor following MIPS architecture,0,Rylan-Bumbasi/MIPSMulticycle,466553154,Verilog,MIPSMulticycle,7,0,2022-03-05 19:51:52+00:00,[],None
437,https://github.com/tv516/Audio-Processor.git,2022-03-09 20:20:14+00:00,Using VHDL/Verilog to design and implement an 8-bit audio processor that supported four 8-bit instructions.,0,tv516/Audio-Processor,468080147,Verilog,Audio-Processor,6182,0,2022-03-10 00:36:19+00:00,[],None
438,https://github.com/meihuikkk/50002-FPGA-16bits-ALU.git,2022-03-08 14:03:25+00:00,,1,meihuikkk/50002-FPGA-16bits-ALU,467536189,Verilog,50002-FPGA-16bits-ALU,4312,0,2022-03-14 13:50:31+00:00,[],None
439,https://github.com/Charaan27/3_bit_flash_adc.git,2022-03-09 16:35:53+00:00,Design of a 3-bit Flash type ADC circuit using mixed-mode simulation,0,Charaan27/3_bit_flash_adc,468009344,Verilog,3_bit_flash_adc,9068,0,2022-03-10 18:24:46+00:00,[],None
440,https://github.com/buchtawill/FPGA_game.git,2022-03-09 17:50:14+00:00,,0,buchtawill/FPGA_game,468034983,Verilog,FPGA_game,33,0,2022-03-09 17:57:55+00:00,[],None
441,https://github.com/tinyynoob/computer-architecture.git,2022-03-02 16:52:59+00:00,,0,tinyynoob/computer-architecture,465392204,Verilog,computer-architecture,15,0,2022-03-02 17:04:34+00:00,[],None
442,https://github.com/jlebental/Verilog_UART.git,2022-03-10 20:37:28+00:00,Basys3 FPGA Verilog UART machine,0,jlebental/Verilog_UART,468502834,Verilog,Verilog_UART,9,0,2023-01-28 02:27:57+00:00,[],None
443,https://github.com/shakilop/Nikita_APS.git,2022-03-07 21:55:46+00:00,,0,shakilop/Nikita_APS,467271815,Verilog,Nikita_APS,194,0,2022-03-07 21:57:17+00:00,[],None
444,https://github.com/MaxMorning/Yttrium.git,2022-02-28 12:04:09+00:00,A MIPS pipeline processer,0,MaxMorning/Yttrium,464465822,Verilog,Yttrium,329,0,2022-07-03 03:50:40+00:00,[],None
445,https://github.com/KafleDikshya/DigitalLogicVerilog.git,2022-02-21 09:12:36+00:00,"Digital Logic , Verilog Programming",0,KafleDikshya/DigitalLogicVerilog,461784304,Verilog,DigitalLogicVerilog,9730,0,2022-02-21 09:57:01+00:00,[],None
446,https://github.com/BowmanChow/RISCV-CPU.git,2022-02-26 03:41:58+00:00,,0,BowmanChow/RISCV-CPU,463744947,Verilog,RISCV-CPU,157,0,2022-02-26 03:42:38+00:00,[],None
447,https://github.com/navaneethans/I2C.git,2022-02-26 06:07:29+00:00,,0,navaneethans/I2C,463769839,Verilog,I2C,5,0,2022-02-26 06:09:02+00:00,[],None
448,https://github.com/psrpsrpsr/BCD.git,2022-02-19 06:27:44+00:00,BCDÁ†ÅÂä†Ê≥ïÂô®,0,psrpsrpsr/BCD,461107065,Verilog,BCD,3,0,2022-02-19 06:36:55+00:00,[],None
449,https://github.com/Shivanesh13/Router-1x3.git,2022-02-27 14:26:50+00:00,,0,Shivanesh13/Router-1x3,464159288,Verilog,Router-1x3,272,0,2022-02-27 14:28:50+00:00,[],None
450,https://github.com/Zmz03/verilog_uart.git,2022-02-05 04:11:09+00:00,,0,Zmz03/verilog_uart,455771532,Verilog,verilog_uart,3,0,2022-02-05 04:13:24+00:00,[],None
451,https://github.com/thebigshed/TinyFPGA-A2-Blinking.git,2022-02-06 08:53:55+00:00,,0,thebigshed/TinyFPGA-A2-Blinking,456099881,Verilog,TinyFPGA-A2-Blinking,16,0,2022-02-06 08:54:45+00:00,[],https://api.github.com/licenses/gpl-3.0
452,https://github.com/TylerYChin/single-cycle-processor.git,2022-02-07 06:49:22+00:00,,0,TylerYChin/single-cycle-processor,456390011,Verilog,single-cycle-processor,18,0,2022-02-07 07:00:39+00:00,[],None
453,https://github.com/jayeffe/REAL-TIME-PROCESSING.git,2022-02-11 11:55:17+00:00,,0,jayeffe/REAL-TIME-PROCESSING,458167380,Verilog,REAL-TIME-PROCESSING,887,0,2022-02-11 12:23:15+00:00,[],None
454,https://github.com/MatanEck/Advanced-Computer-Architecture-Lab-3.git,2022-02-07 14:46:48+00:00,Verilog introduction,0,MatanEck/Advanced-Computer-Architecture-Lab-3,456546886,Verilog,Advanced-Computer-Architecture-Lab-3,143,0,2022-02-07 14:52:35+00:00,[],None
455,https://github.com/Jamie1020/test.git,2022-02-12 05:06:23+00:00,,0,Jamie1020/test,458426127,Verilog,test,1,0,2022-02-12 05:55:22+00:00,[],None
456,https://github.com/Steven-Beller/CS385-Project.git,2022-02-09 08:20:04+00:00,A Simple CPU,0,Steven-Beller/CS385-Project,457268935,Verilog,CS385-Project,12,0,2023-05-26 04:27:34+00:00,[],None
457,https://github.com/xiaolinwu/dnn-accelerator-syn1.git,2022-02-15 05:12:44+00:00,,0,xiaolinwu/dnn-accelerator-syn1,459436765,Verilog,dnn-accelerator-syn1,12,0,2022-02-15 10:21:53+00:00,[],None
458,https://github.com/hong1019tu/IC2007.git,2022-02-17 08:10:26+00:00,,0,hong1019tu/IC2007,460339495,Verilog,IC2007,2,0,2022-02-17 08:11:13+00:00,[],None
459,https://github.com/carelmen/vt_scan_debug.git,2022-02-22 09:50:49+00:00,Pattern Debug with Virtual Tester,0,carelmen/vt_scan_debug,462233202,Verilog,vt_scan_debug,59,0,2022-02-22 09:52:15+00:00,[],None
460,https://github.com/PhanQuocLinh/Project_Keccak.git,2022-02-23 01:26:37+00:00,,0,PhanQuocLinh/Project_Keccak,462537225,Verilog,Project_Keccak,420,0,2022-02-23 01:27:24+00:00,[],None
461,https://github.com/hakannsimsek/Microprocessor-Project.git,2022-02-22 07:36:51+00:00,CSE4117 - Microprocessors - Implementation of microprocessor that runs on FPGA,0,hakannsimsek/Microprocessor-Project,462187563,Verilog,Microprocessor-Project,4,0,2022-02-22 08:25:51+00:00,[],None
462,https://github.com/lakwsh/risc-v-cpu.git,2022-02-15 12:34:32+00:00,Âü∫‰∫éverilogËØ≠Ë®ÄÁºñÂÜôÁöÑ‰∏Ä‰∏™Ëø∑‰Ω†cpu,0,lakwsh/risc-v-cpu,459571218,Verilog,risc-v-cpu,8,0,2023-01-28 03:03:49+00:00,[],None
463,https://github.com/carlosmgv02/ECPrac1.git,2022-02-24 11:24:17+00:00,,0,carlosmgv02/ECPrac1,463121101,Verilog,ECPrac1,156459,0,2023-03-08 16:28:00+00:00,[],None
464,https://github.com/gavinwu001/FPGA.git,2022-03-04 00:45:07+00:00,,0,gavinwu001/FPGA,465932303,Verilog,FPGA,16,0,2022-03-04 00:46:36+00:00,[],None
465,https://github.com/mariacristina-s/VERILOG-Baggage-Drop.git,2022-03-03 10:19:31+00:00,,0,mariacristina-s/VERILOG-Baggage-Drop,465668898,Verilog,VERILOG-Baggage-Drop,311,0,2023-11-09 15:08:29+00:00,[],None
466,https://github.com/WenWeiHsueh/icc_hsueh.git,2022-03-02 03:35:12+00:00,,0,WenWeiHsueh/icc_hsueh,465144594,Verilog,icc_hsueh,3193,0,2022-03-02 03:51:11+00:00,[],None
467,https://github.com/giumaug/verilog_riscv.git,2022-03-06 16:13:23+00:00,,0,giumaug/verilog_riscv,466788755,Verilog,verilog_riscv,191,0,2022-05-16 19:10:00+00:00,[],None
468,https://github.com/stopaimme/Approxmult.git,2022-03-09 08:57:34+00:00,Some work on approximate multipliers in Institute of Computing Intelligence and Signal Processing,0,stopaimme/Approxmult,467849180,Verilog,Approxmult,29,0,2022-03-10 12:54:03+00:00,[],None
469,https://github.com/zien2017/MIPS_processor_and_Tetris.git,2022-02-19 05:53:58+00:00,,0,zien2017/MIPS_processor_and_Tetris,461100596,Verilog,MIPS_processor_and_Tetris,79247,0,2022-02-19 06:27:04+00:00,[],None
470,https://github.com/youssefalarnaouty/HDL_Testbenching.git,2022-02-07 17:06:01+00:00,Writing modules in Verilog and VHDL with testbenches in Verilog.,0,youssefalarnaouty/HDL_Testbenching,456599945,Verilog,HDL_Testbenching,1040,0,2022-02-07 17:07:00+00:00,[],None
471,https://github.com/TAKE72K/HDLPractice.git,2022-02-21 02:20:17+00:00,Repo of my HDL exercises,0,TAKE72K/HDLPractice,461676592,Verilog,HDLPractice,113,0,2022-04-29 08:07:12+00:00,"['hdlbits', 'practice', 'verilog-code', 'verilog-hdl', 'chipdev']",None
472,https://github.com/ioana-roxana-b/Baggage-drop.git,2022-02-27 18:42:56+00:00,Verilog Project,0,ioana-roxana-b/Baggage-drop,464222769,Verilog,Baggage-drop,82,0,2024-02-20 22:42:35+00:00,[],None
473,https://github.com/ioana-roxana-b/Maze.git,2022-03-02 19:46:07+00:00,,0,ioana-roxana-b/Maze,465447475,Verilog,Maze,78,0,2024-02-20 22:48:11+00:00,[],None
474,https://github.com/os-fpga/yosys-rs-plugin.git,2022-02-07 19:41:12+00:00,Rapidsilicon's Yosys Plugin,4,os-fpga/yosys-rs-plugin,456651322,Verilog,yosys-rs-plugin,6268,0,2024-01-16 21:09:38+00:00,['sw'],
475,https://github.com/Zhenghong-C-LM/FPGA_lab.git,2022-02-14 02:08:21+00:00,,0,Zhenghong-C-LM/FPGA_lab,458986136,Verilog,FPGA_lab,377,0,2022-04-09 02:15:14+00:00,[],None
476,https://github.com/921948156/jpeg_decode.git,2022-02-15 14:23:20+00:00,jpeg_decode iverilog,0,921948156/jpeg_decode,459611327,Verilog,jpeg_decode,3767,0,2022-03-07 12:49:31+00:00,[],None
477,https://github.com/hank17168/2021_Fall_NTUST_Digital-System-Design-Lab.git,2022-02-20 07:02:43+00:00,"Áéã‰πÉÂ†ÖËÄÅÂ∏´ÁöÑ""Êï∏‰ΩçÁ≥ªÁµ±Ë®≠Ë®àÂØ¶Áøí""‰ΩúÊ•≠ÂíåÂ∞àÊ°à",0,hank17168/2021_Fall_NTUST_Digital-System-Design-Lab,461410580,Verilog,2021_Fall_NTUST_Digital-System-Design-Lab,4,0,2022-02-20 07:11:11+00:00,[],None
478,https://github.com/SadiqJohn/Verilog.git,2022-02-21 18:31:26+00:00,,0,SadiqJohn/Verilog,461985241,Verilog,Verilog,13457,0,2022-02-21 18:35:18+00:00,[],None
479,https://github.com/apnatvar/FSM-MiniALU.git,2022-02-20 17:52:55+00:00,Contains Code for FSM and MiniALU projects. Written in Verilog,0,apnatvar/FSM-MiniALU,461569093,Verilog,FSM-MiniALU,22,0,2022-02-20 17:57:44+00:00,[],https://api.github.com/licenses/apache-2.0
480,https://github.com/OmarAlHaj24/N-Bit-Arithmetic-Logic-Unit.git,2022-02-21 14:19:15+00:00,N Bit Arithmetic Logic Unit implemented using Verilog for the Computer Architecture class.,0,OmarAlHaj24/N-Bit-Arithmetic-Logic-Unit,461893221,Verilog,N-Bit-Arithmetic-Logic-Unit,1,0,2022-02-21 14:22:05+00:00,[],None
481,https://github.com/luminita02/Cortex-M0.git,2022-02-21 12:57:50+00:00,,0,luminita02/Cortex-M0,461862438,Verilog,Cortex-M0,40276,0,2022-02-21 13:12:00+00:00,[],None
482,https://github.com/AbdelrahmanHamdyy/Combinational-Multiplier.git,2022-02-18 01:09:41+00:00,Full Combinational Multiplier of any 2 numbers with binary to BCD to 7 segments conversion,0,AbdelrahmanHamdyy/Combinational-Multiplier,460664642,Verilog,Combinational-Multiplier,875,0,2022-05-09 03:24:15+00:00,[],https://api.github.com/licenses/mit
483,https://github.com/JacobLeeo/Mips32.git,2022-02-19 07:04:54+00:00,‰ΩøÁî®Chisel3ÂÆåÊàêÂü∫‰∫éMips32R1Êåá‰ª§ÈõÜÂ§ÑÁêÜÂô®ÁöÑËÆæËÆ°‰∏éÂÆûÁé∞,0,JacobLeeo/Mips32,461114198,Verilog,Mips32,170,0,2022-02-26 04:45:35+00:00,[],https://api.github.com/licenses/gpl-3.0
484,https://github.com/ronchen210402/2021_ICCAD_contest_P1.git,2022-02-05 13:58:14+00:00,,0,ronchen210402/2021_ICCAD_contest_P1,455884547,Verilog,2021_ICCAD_contest_P1,21,0,2022-02-05 14:00:21+00:00,[],None
485,https://github.com/zgw598243565/Order-Statistics-Filters.git,2022-02-08 07:17:20+00:00,This repository is a statistical sorting filter based on FPGA,0,zgw598243565/Order-Statistics-Filters,456824115,Verilog,Order-Statistics-Filters,151,0,2022-02-08 07:18:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
486,https://github.com/hasinidilanka/Verilog_Helper.git,2022-02-07 23:36:09+00:00,,0,hasinidilanka/Verilog_Helper,456715008,Verilog,Verilog_Helper,0,0,2022-02-08 00:00:26+00:00,[],None
487,https://github.com/spockman66/CPU_design.git,2022-02-09 00:34:33+00:00,,0,spockman66/CPU_design,457153095,Verilog,CPU_design,63678,0,2022-02-09 01:54:11+00:00,[],None
488,https://github.com/edft56/custom_riscV_cpu.git,2022-02-08 17:30:53+00:00,,0,edft56/custom_riscV_cpu,457035699,Verilog,custom_riscV_cpu,80,0,2022-04-26 15:52:23+00:00,[],None
489,https://github.com/jlebental/Verilog_MIPS_MC_Processor.git,2022-03-10 21:11:57+00:00,A MIPS Multicycle processor written in Verilog,0,jlebental/Verilog_MIPS_MC_Processor,468511979,Verilog,Verilog_MIPS_MC_Processor,24,0,2023-01-28 02:27:57+00:00,[],None
490,https://github.com/hohilwik/processor.git,2022-03-10 08:31:14+00:00,,0,hohilwik/processor,468256947,Verilog,processor,4715,0,2023-03-27 03:13:46+00:00,[],None
491,https://github.com/Mun3em74/Single-cycle-MIPS-processor.git,2022-03-05 12:11:00+00:00,"A 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an entire instruction in one cycle. In other words instruction fetch, instruction decode, execute,  write back, and program counter update occurs within a single clock cycle.",1,Mun3em74/Single-cycle-MIPS-processor,466442908,Verilog,Single-cycle-MIPS-processor,111,0,2022-03-05 12:13:22+00:00,[],None
492,https://github.com/vvvverre/caravel_labs_search.git,2022-03-06 22:39:25+00:00,,0,vvvverre/caravel_labs_search,466874195,Verilog,caravel_labs_search,179368,0,2022-08-30 11:13:23+00:00,[],https://api.github.com/licenses/apache-2.0
493,https://github.com/tgknyhn/MiniMIPS.git,2022-02-11 10:07:51+00:00,A mini processor designed with MIPS Architecture. Uses 16-bit instructions. ,0,tgknyhn/MiniMIPS,458134463,Verilog,MiniMIPS,2043,0,2022-02-11 10:57:23+00:00,[],https://api.github.com/licenses/mit
494,https://github.com/darthajFox/synt_trial_task_rtl.git,2022-02-11 13:19:14+00:00,,0,darthajFox/synt_trial_task_rtl,458194387,Verilog,synt_trial_task_rtl,4533,0,2022-02-11 13:30:09+00:00,[],None
495,https://github.com/Mohamed5620/mips-32bits.git,2022-02-13 08:49:11+00:00,,0,Mohamed5620/mips-32bits,458755768,Verilog,mips-32bits,74,0,2022-02-13 08:55:45+00:00,[],None
496,https://github.com/Torney32/CALab3.git,2022-02-16 02:42:56+00:00,Computer Architecture Lab 3,0,Torney32/CALab3,459827502,Verilog,CALab3,1,0,2022-02-16 02:45:24+00:00,[],None
497,https://github.com/hong1019tu/IC2008.git,2022-02-17 08:11:30+00:00,,0,hong1019tu/IC2008,460339843,Verilog,IC2008,2,0,2022-02-17 08:12:08+00:00,[],None
498,https://github.com/JL6666JL/test.git,2022-02-04 03:36:05+00:00,this is a test ,0,JL6666JL/test,455411102,Verilog,test,16,0,2022-02-04 03:38:38+00:00,[],https://api.github.com/licenses/gpl-3.0
499,https://github.com/rohitaswchoudhary/Verilog_VHDL.git,2022-02-28 11:00:12+00:00,,0,rohitaswchoudhary/Verilog_VHDL,464446461,Verilog,Verilog_VHDL,7,0,2022-02-28 11:00:21+00:00,[],None
500,https://github.com/Gabriel022/LFSR-Verilog.git,2022-02-25 07:17:47+00:00,Described and Simulated a Linear-feedback shift register using Verilog.,0,Gabriel022/LFSR-Verilog,463435800,Verilog,LFSR-Verilog,8,0,2022-02-25 07:23:53+00:00,[],None
501,https://github.com/MohamedH-Adly/day-3-verilog.git,2022-02-28 20:00:00+00:00,,0,MohamedH-Adly/day-3-verilog,464625761,Verilog,day-3-verilog,1,0,2022-02-28 20:03:44+00:00,[],None
502,https://github.com/irisowo/CO.git,2022-02-28 20:58:26+00:00,NYCU 2020 Computer Organization,0,irisowo/CO,464642225,Verilog,CO,3858,0,2023-02-22 18:59:26+00:00,[],None
503,https://github.com/Perinze/verilog-lib.git,2022-03-03 07:50:41+00:00,,0,Perinze/verilog-lib,465619834,Verilog,verilog-lib,6537,0,2022-03-03 07:51:42+00:00,[],None
504,https://github.com/eneshasani1/SingleCycleDatapath_16bit_CPU.git,2022-03-02 20:46:21+00:00,,0,eneshasani1/SingleCycleDatapath_16bit_CPU,465464000,Verilog,SingleCycleDatapath_16bit_CPU,930,0,2022-04-10 14:08:46+00:00,[],None
505,https://github.com/SachinRatnam/Traffic-Signal-Controller.git,2022-02-27 17:22:46+00:00,,0,SachinRatnam/Traffic-Signal-Controller,464203699,Verilog,Traffic-Signal-Controller,279,0,2022-02-27 17:23:43+00:00,[],None
506,https://github.com/visionvlsi/qpoint.git,2022-02-27 07:11:29+00:00,,0,visionvlsi/qpoint,464065050,Verilog,qpoint,14,0,2022-02-27 07:17:38+00:00,[],None
507,https://github.com/Rumali-Siddiqua/Verilog.git,2022-02-27 15:00:04+00:00,,0,Rumali-Siddiqua/Verilog,464167851,Verilog,Verilog,10,0,2022-02-27 15:02:06+00:00,[],None
508,https://github.com/ashaki345/Barrel_Shifter_V.git,2022-02-26 23:26:30+00:00,Combinational 16-Bit Barrel Shifter using only 4-bit MUXs,0,ashaki345/Barrel_Shifter_V,463991062,Verilog,Barrel_Shifter_V,389,0,2023-01-26 07:05:17+00:00,[],None
509,https://github.com/sdh429856237/systolic_array.git,2022-03-06 16:15:51+00:00,,0,sdh429856237/systolic_array,466789377,Verilog,systolic_array,60,0,2022-03-06 16:16:57+00:00,[],None
510,https://github.com/hugodiasg/mpw5_ask-modulator_impedance-transformer.git,2022-03-06 15:24:00+00:00,test,0,hugodiasg/mpw5_ask-modulator_impedance-transformer,466775898,Verilog,mpw5_ask-modulator_impedance-transformer,3146,0,2022-03-06 15:27:11+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/mahmoudabdelhadii/Simple-IPod-I.git,2022-02-24 03:18:01+00:00,,0,mahmoudabdelhadii/Simple-IPod-I,462992458,Verilog,Simple-IPod-I,23088,0,2022-02-24 03:20:18+00:00,[],None
512,https://github.com/mahiru23/31cpu-dynamic.git,2022-02-22 11:16:05+00:00,,0,mahiru23/31cpu-dynamic,462263012,Verilog,31cpu-dynamic,4658,0,2022-02-24 11:45:48+00:00,[],None
513,https://github.com/BeityLuo/BUAA_MIPS_CPU.git,2022-02-20 11:01:33+00:00,,0,BeityLuo/BUAA_MIPS_CPU,461460247,Verilog,BUAA_MIPS_CPU,13,0,2022-02-20 11:02:19+00:00,[],None
514,https://github.com/WillyChennnn/B_ICC2016_preliminary_grad_cell-based.git,2022-02-21 16:06:42+00:00,,0,WillyChennnn/B_ICC2016_preliminary_grad_cell-based,461934969,Verilog,B_ICC2016_preliminary_grad_cell-based,673,0,2022-02-21 16:07:20+00:00,[],None
515,https://github.com/jldzen/Gaea.git,2022-02-12 04:57:25+00:00,,0,jldzen/Gaea,458424534,Verilog,Gaea,16360,0,2022-02-12 05:09:57+00:00,[],None
516,https://github.com/reputation0809/IC_contest__univ_2010.git,2022-02-12 12:56:08+00:00,,0,reputation0809/IC_contest__univ_2010,458521801,Verilog,IC_contest__univ_2010,129,0,2022-02-12 13:05:21+00:00,[],None
517,https://github.com/luoweiWHUT/wave_vga.git,2022-02-25 16:16:56+00:00,Âü∫‰∫éFPGAÁöÑÊ≥¢ÂΩ¢‰∫ßÁîü„ÄÅÈááÈõÜ„ÄÅÊòæÁ§∫Ë£ÖÁΩÆ,0,luoweiWHUT/wave_vga,463598087,Verilog,wave_vga,7021,0,2022-02-25 17:27:57+00:00,[],None
518,https://github.com/rileydturner/basys3-alarm-clock.git,2022-02-24 05:24:51+00:00,SDSU Lab using Basys3 board to imitate alarm clock utilizing seven segment display.,0,rileydturner/basys3-alarm-clock,463019740,Verilog,basys3-alarm-clock,7,0,2022-02-27 02:48:24+00:00,[],None
519,https://github.com/ayushya323/binary_neural_network_using_verilog.git,2022-02-26 04:17:50+00:00,,0,ayushya323/binary_neural_network_using_verilog,463750835,Verilog,binary_neural_network_using_verilog,764,0,2022-02-26 04:20:26+00:00,[],None
520,https://github.com/DjSPIT/basic-verilog-codes.git,2022-02-26 12:17:39+00:00,These are some of the starter verilog programs which I learned during my Undergraduate Electronics Degree,0,DjSPIT/basic-verilog-codes,463844204,Verilog,basic-verilog-codes,3,0,2022-02-26 12:26:10+00:00,[],None
521,https://github.com/DanielNasc/helloooooooooooooooooooooooooooo.git,2022-02-08 00:32:21+00:00,hallo warudo,0,DanielNasc/helloooooooooooooooooooooooooooo,456727748,Verilog,helloooooooooooooooooooooooooooo,3,0,2022-10-18 04:38:23+00:00,[],None
522,https://github.com/thedrippster/Lab_2.git,2022-02-09 04:49:11+00:00,,0,thedrippster/Lab_2,457212364,Verilog,Lab_2,3,0,2022-02-09 05:14:00+00:00,[],None
523,https://github.com/frankyfrank666/FPGA_7_Segment_Display.git,2022-02-11 13:19:25+00:00,,0,frankyfrank666/FPGA_7_Segment_Display,458194456,Verilog,FPGA_7_Segment_Display,6,0,2022-02-11 13:20:44+00:00,[],https://api.github.com/licenses/mit
524,https://github.com/Paul-31415/hera-fpga.git,2022-02-11 20:47:12+00:00,haverford education risc architecture on tinyfpga bx,0,Paul-31415/hera-fpga,458335634,Verilog,hera-fpga,20,0,2022-02-11 20:49:52+00:00,[],None
525,https://github.com/PRASANNA-416/Assignements-EC340.git,2022-02-13 04:29:24+00:00,,0,PRASANNA-416/Assignements-EC340,458709032,Verilog,Assignements-EC340,16750,0,2022-08-04 13:50:57+00:00,[],None
526,https://github.com/JerryAZR/FPGA-Robotics-Edu-2.git,2022-02-13 21:24:44+00:00,Interfacing the TI RSLK MAX with WebFPGA,0,JerryAZR/FPGA-Robotics-Edu-2,458935738,Verilog,FPGA-Robotics-Edu-2,10807,0,2022-05-03 00:40:07+00:00,"['fpga', 'robotics']",https://api.github.com/licenses/gpl-3.0
527,https://github.com/ipgtestrepos/ipB.git,2022-02-14 03:00:44+00:00,,0,ipgtestrepos/ipB,458996853,Verilog,ipB,129,0,2022-02-14 03:55:33+00:00,[],None
528,https://github.com/arsnb12/Hardware-Descriptive-Language-Projects.git,2022-02-13 01:35:11+00:00,projects where Verilog is used ,0,arsnb12/Hardware-Descriptive-Language-Projects,458681822,Verilog,Hardware-Descriptive-Language-Projects,9644,0,2023-01-28 02:23:57+00:00,[],None
529,https://github.com/Nalinkumar2002/window_comp_counter_mux_esim_ms.git,2022-03-10 14:32:14+00:00,,0,Nalinkumar2002/window_comp_counter_mux_esim_ms,468379187,Verilog,window_comp_counter_mux_esim_ms,26638,0,2022-03-10 16:45:39+00:00,[],None
530,https://github.com/LawrenceTN/STOPLIGHT-GAME.git,2022-03-10 22:04:34+00:00,,0,LawrenceTN/STOPLIGHT-GAME,468524479,Verilog,STOPLIGHT-GAME,13,0,2022-03-10 22:24:40+00:00,[],None
531,https://github.com/alitariq4589/RV32I_Single_Cycle.git,2022-02-06 11:27:51+00:00,,0,alitariq4589/RV32I_Single_Cycle,456131131,Verilog,RV32I_Single_Cycle,79,0,2022-02-06 11:39:57+00:00,[],None
532,https://github.com/elvislzy/prng.git,2022-02-04 20:41:32+00:00,,0,elvislzy/prng,455690543,Verilog,prng,42,0,2022-03-04 19:03:09+00:00,[],None
533,https://github.com/zgw598243565/AverageFliter.git,2022-02-08 06:56:15+00:00,This is a repository for mean filtering based on FPGA,0,zgw598243565/AverageFliter,456818331,Verilog,AverageFliter,217,0,2022-02-08 06:57:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
534,https://github.com/MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver.git,2022-03-10 11:07:10+00:00,,1,MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver,468307360,Verilog,Design-of-Serializer-with-LVDS-Driver,1713,0,2022-03-10 15:54:38+00:00,[],None
535,https://github.com/Aymontsh/Synchronous-FIFO-Verilog-Code.git,2022-02-16 15:52:20+00:00,,0,Aymontsh/Synchronous-FIFO-Verilog-Code,460072030,Verilog,Synchronous-FIFO-Verilog-Code,11,0,2022-02-16 16:00:12+00:00,[],None
536,https://github.com/CasKei/toying_with_fpga.git,2022-02-18 03:39:18+00:00,Projects involving FPGA,0,CasKei/toying_with_fpga,460698546,Verilog,toying_with_fpga,54639,0,2022-04-14 13:31:57+00:00,"['lucid', 'alchitry', 'fpga', 'alu']",None
537,https://github.com/peterwu-1031/ntuee-logic-design.git,2022-02-28 08:41:52+00:00,NTUEE Switching Circuit and Logic Design Assignments,0,peterwu-1031/ntuee-logic-design,464401878,Verilog,ntuee-logic-design,5612,0,2023-10-22 11:59:24+00:00,[],None
538,https://github.com/Palacios1337/Lab4.git,2022-03-03 20:12:49+00:00,,0,Palacios1337/Lab4,465869836,Verilog,Lab4,2,0,2022-03-03 20:13:28+00:00,[],None
539,https://github.com/oliviamatache/Verilog-Solving-a-Maze.git,2022-03-05 12:32:48+00:00,,0,oliviamatache/Verilog-Solving-a-Maze,466447808,Verilog,Verilog-Solving-a-Maze,2,0,2022-03-05 13:18:10+00:00,[],None
540,https://github.com/kimiasa/ReBNet.git,2022-02-28 13:34:25+00:00,,0,kimiasa/ReBNet,464495116,Verilog,ReBNet,35,0,2022-02-28 20:44:12+00:00,[],None
541,https://github.com/ftkovr9k/ARM-Single-Cycle-Datapath.git,2022-02-28 22:11:25+00:00,,0,ftkovr9k/ARM-Single-Cycle-Datapath,464660629,Verilog,ARM-Single-Cycle-Datapath,1503,0,2022-02-28 22:13:26+00:00,[],None
542,https://github.com/yuerbujin/VerilogHDL_MIPS.git,2022-03-08 08:28:57+00:00, VerilogHDLÂÆåÊàê‰∫îÁ∫ßÊµÅ‚ΩîÁ∫øÂ§ÑÁêÜÂô®ÂºÄÂèë,0,yuerbujin/VerilogHDL_MIPS,467425609,Verilog,VerilogHDL_MIPS,10653,0,2022-03-08 09:18:06+00:00,[],None
543,https://github.com/DebjitLP/logic_synthesis.git,2022-03-04 14:41:13+00:00,Verilog Code for Frequency divider,0,DebjitLP/logic_synthesis,466158536,Verilog,logic_synthesis,17,0,2022-03-04 15:36:59+00:00,[],None
544,https://github.com/marcus-deans/mips-isa-processor.git,2022-03-04 21:01:36+00:00,,0,marcus-deans/mips-isa-processor,466269504,Verilog,mips-isa-processor,2084,0,2022-03-04 21:02:32+00:00,[],None
545,https://github.com/ikbalavsar/8-bit-Adder.git,2022-03-06 18:59:50+00:00,,0,ikbalavsar/8-bit-Adder,466829031,Verilog,8-bit-Adder,148,0,2022-03-06 19:04:11+00:00,[],None
546,https://github.com/visionvlsi/opensta_examples.git,2022-03-10 10:16:45+00:00,,0,visionvlsi/opensta_examples,468291202,Verilog,opensta_examples,2718,0,2022-03-10 10:18:28+00:00,[],None
547,https://github.com/raipranav384/IPA_project_Y86-64_Processor.git,2022-02-04 14:35:26+00:00,,0,raipranav384/IPA_project_Y86-64_Processor,455579757,Verilog,IPA_project_Y86-64_Processor,4320,0,2022-03-15 12:55:41+00:00,[],None
548,https://github.com/thebigshed/7Segment-Hex.git,2022-02-06 14:28:31+00:00,,0,thebigshed/7Segment-Hex,456174043,Verilog,7Segment-Hex,496,0,2022-02-06 14:29:33+00:00,[],https://api.github.com/licenses/gpl-3.0
549,https://github.com/yhs1202/DigitalLab_exp8.git,2022-02-04 02:54:34+00:00,Design of Synchronous Sequential Circuit,0,yhs1202/DigitalLab_exp8,455403245,Verilog,DigitalLab_exp8,1,0,2022-02-05 11:56:23+00:00,[],None
550,https://github.com/sam2468sam/DIC.git,2022-02-14 04:39:51+00:00,,0,sam2468sam/DIC,459017585,Verilog,DIC,2102,0,2022-02-14 04:40:33+00:00,[],None
551,https://github.com/Taotu02feather/SPI_Slave_Test.git,2022-02-16 09:40:17+00:00,This is the spi slave part test,0,Taotu02feather/SPI_Slave_Test,459939272,Verilog,SPI_Slave_Test,40907,0,2022-02-16 09:55:03+00:00,[],None
552,https://github.com/cuesta22/Lab_3_regfile.git,2022-02-16 21:47:54+00:00,register file,0,cuesta22/Lab_3_regfile,460188814,Verilog,Lab_3_regfile,3,0,2022-02-16 21:48:51+00:00,[],None
553,https://github.com/FredericoBresani/processing-unit.git,2022-02-11 16:18:43+00:00,"This project consisted in making a cpu to compute some basic operations, such as sums, subtractions, multiplacations e divisions",0,FredericoBresani/processing-unit,458257485,Verilog,processing-unit,11,0,2022-02-11 17:11:31+00:00,[],None
554,https://github.com/jumzzz/learn_verilog.git,2022-02-12 10:43:46+00:00,Repository for Learning Verilog,0,jumzzz/learn_verilog,458492267,Verilog,learn_verilog,2,0,2022-02-12 10:49:48+00:00,[],None
555,https://github.com/wangxuechun7215/multiper.git,2022-02-14 12:18:58+00:00,,0,wangxuechun7215/multiper,459150002,Verilog,multiper,6,0,2022-02-14 12:37:29+00:00,[],None
556,https://github.com/alanswx/Laser500_MiSTer.git,2022-02-13 16:49:05+00:00,,1,alanswx/Laser500_MiSTer,458870430,Verilog,Laser500_MiSTer,233,0,2022-02-13 17:00:45+00:00,[],https://api.github.com/licenses/gpl-2.0
557,https://github.com/mahashunya/NocEpidemicRouting.git,2022-03-01 05:22:24+00:00,,0,mahashunya/NocEpidemicRouting,464754997,Verilog,NocEpidemicRouting,6,0,2022-03-01 05:31:54+00:00,[],None
558,https://github.com/Dasoveanu-Teodora/Maze-Solver.git,2022-03-01 13:09:09+00:00,"This is a program which solves a Maze 64x64, where the path is 0 and the wall is 1. The program is coded in VERILOG FPGA",0,Dasoveanu-Teodora/Maze-Solver,464897567,Verilog,Maze-Solver,5,0,2022-03-01 13:11:04+00:00,[],None
559,https://github.com/vikkisachdeva/openSTA_sta_workshop.git,2022-03-07 11:22:56+00:00,,3,vikkisachdeva/openSTA_sta_workshop,467063689,Verilog,openSTA_sta_workshop,2820,0,2022-03-07 11:37:13+00:00,[],None
560,https://github.com/CEK19/LSI_Design.git,2022-03-06 04:36:45+00:00,,1,CEK19/LSI_Design,466636763,Verilog,LSI_Design,23270,0,2022-03-15 07:39:01+00:00,[],None
561,https://github.com/EgoPlaZa/workshop_final-plaza-vasquez.git,2022-03-07 06:30:35+00:00,,0,EgoPlaZa/workshop_final-plaza-vasquez,466970908,Verilog,workshop_final-plaza-vasquez,407,0,2022-03-09 18:36:34+00:00,[],None
562,https://github.com/ygjzdsg/A-Static-5-stage-Pipeline-CPU.git,2022-02-23 10:48:53+00:00,A Static 5-stage Pipeline CPU,0,ygjzdsg/A-Static-5-stage-Pipeline-CPU,462693179,Verilog,A-Static-5-stage-Pipeline-CPU,32,0,2022-02-23 10:50:55+00:00,[],None
563,https://github.com/Yanglin-Tao/E15-Processor.git,2022-02-24 16:00:58+00:00,An implementation of E15 processor and ALUs,0,Yanglin-Tao/E15-Processor,463210955,Verilog,E15-Processor,1,0,2022-02-24 16:01:54+00:00,[],None
564,https://github.com/Adil-Kh/Lab4ALU.git,2022-02-24 15:20:37+00:00,,0,Adil-Kh/Lab4ALU,463197430,Verilog,Lab4ALU,8,0,2022-02-24 15:24:05+00:00,[],None
565,https://github.com/jimmysitu/verilog2smt.git,2022-02-24 15:23:06+00:00,Example to transform verilog to smtlib2,0,jimmysitu/verilog2smt,463198249,Verilog,verilog2smt,3,0,2022-02-24 15:32:37+00:00,[],https://api.github.com/licenses/bsd-3-clause
566,https://github.com/Igor542/fpga-uart.git,2022-02-22 02:29:35+00:00,,0,Igor542/fpga-uart,462107412,Verilog,fpga-uart,10,0,2022-02-22 03:08:52+00:00,[],https://api.github.com/licenses/apache-2.0
567,https://github.com/lucaxchaves/IPLibrary.git,2022-02-19 02:48:13+00:00,,0,lucaxchaves/IPLibrary,461069000,Verilog,IPLibrary,183,0,2022-02-21 03:43:24+00:00,[],https://api.github.com/licenses/mit
568,https://github.com/Whee-il/COEN122.git,2022-02-20 19:46:50+00:00,,0,Whee-il/COEN122,461598158,Verilog,COEN122,1859,0,2022-02-24 01:13:41+00:00,[],None
569,https://github.com/DominicWasiewicz/Simulation-of-RISC-CPU-using-Verilog-Hardware-Design.git,2022-02-10 18:13:48+00:00,,0,DominicWasiewicz/Simulation-of-RISC-CPU-using-Verilog-Hardware-Design,457895358,Verilog,Simulation-of-RISC-CPU-using-Verilog-Hardware-Design,212,0,2022-02-10 18:13:54+00:00,[],None
570,https://github.com/Chengwu0203/ICDC_FAS.git,2022-02-16 11:57:23+00:00,,0,Chengwu0203/ICDC_FAS,459984304,Verilog,ICDC_FAS,3699,0,2022-02-16 11:58:19+00:00,[],None
571,https://github.com/hong1019tu/IC2016.git,2022-02-17 08:21:19+00:00,,0,hong1019tu/IC2016,460343015,Verilog,IC2016,7,0,2022-02-17 08:22:12+00:00,[],None
572,https://github.com/birdybro/Test_Pattern_YC.git,2022-02-19 00:37:20+00:00,MiSTerFPGA - Test Pattern ,0,birdybro/Test_Pattern_YC,461047975,Verilog,Test_Pattern_YC,140,0,2022-02-19 00:58:17+00:00,[],https://api.github.com/licenses/gpl-2.0
573,https://github.com/howie-zhao/gradu_proj.git,2022-02-08 07:37:16+00:00,,0,howie-zhao/gradu_proj,456829815,Verilog,gradu_proj,95,0,2022-02-08 14:27:57+00:00,[],None
574,https://github.com/ruichenZz/csm152a-group9-lab3.git,2022-02-09 00:27:35+00:00,,0,ruichenZz/csm152a-group9-lab3,457151625,Verilog,csm152a-group9-lab3,418,0,2022-02-09 00:39:11+00:00,[],None
575,https://github.com/mohammadsaadati80/Restoring-Divider.git,2022-02-10 10:44:51+00:00,"Computer Assignment #1, Computer Architecture Course, University of Tehran",0,mohammadsaadati80/Restoring-Divider,457738105,Verilog,Restoring-Divider,278,0,2022-02-14 18:19:20+00:00,[],None
576,https://github.com/mohammadsaadati80/Stack-Based-Processor.git,2022-02-10 11:13:43+00:00,"Computer Assignment #4, Computer Architecture Course, University of Tehran",0,mohammadsaadati80/Stack-Based-Processor,457747238,Verilog,Stack-Based-Processor,734,0,2022-02-14 18:21:28+00:00,[],None
577,https://github.com/Alik-Mirzoyan/Verilog_home_work.git,2022-02-07 19:24:02+00:00,,0,Alik-Mirzoyan/Verilog_home_work,456645887,Verilog,Verilog_home_work,15,0,2022-02-08 17:13:32+00:00,[],None
578,https://github.com/Sumanyu-Singh/Mixed-Signal-Design-of-3-bit-Flash-Type-ADC.git,2022-03-10 17:41:27+00:00,,0,Sumanyu-Singh/Mixed-Signal-Design-of-3-bit-Flash-Type-ADC,468449555,Verilog,Mixed-Signal-Design-of-3-bit-Flash-Type-ADC,253,0,2022-09-30 07:43:54+00:00,[],None
579,https://github.com/AndraPescaru/Digital-Integrated-Circuits.git,2022-03-08 20:46:12+00:00,,0,AndraPescaru/Digital-Integrated-Circuits,467670240,Verilog,Digital-Integrated-Circuits,604,0,2022-04-02 16:49:21+00:00,[],None
580,https://github.com/nguyendao-uom/mpw5-eFPGA.git,2022-03-09 21:10:07+00:00,,0,nguyendao-uom/mpw5-eFPGA,468093033,Verilog,mpw5-eFPGA,51834,0,2022-03-09 21:15:01+00:00,[],https://api.github.com/licenses/apache-2.0
581,https://github.com/YoTuGi/DE0CV_4BitCounter.git,2022-02-23 14:42:59+00:00,https://nobu-macsuzuki.hatenablog.com/entry/2020/01/27/142848    refer,0,YoTuGi/DE0CV_4BitCounter,462775460,Verilog,DE0CV_4BitCounter,3,0,2022-02-23 15:17:27+00:00,[],None
582,https://github.com/YoTuGi/DE0CV.git,2022-02-23 13:44:20+00:00,https://nobu-macsuzuki.hatenablog.com/entry/2020/01/21/072832„ÄÄÂèÇËÄÉ,0,YoTuGi/DE0CV,462752294,Verilog,DE0CV,4,0,2022-02-23 15:11:42+00:00,[],None
583,https://github.com/fast-crypto-lab/sntrup761_fcl.git,2022-02-25 07:31:33+00:00,,0,fast-crypto-lab/sntrup761_fcl,463439324,Verilog,sntrup761_fcl,101,0,2022-03-04 07:23:18+00:00,[],https://api.github.com/licenses/lgpl-2.1
584,https://github.com/Gaveroid/ECE09243-Lab4.git,2022-02-24 22:53:28+00:00,"Lab 4 for ECE09243, a RISC-V arithmetic logic unit (ALU) in Verilog. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab4,463325928,Verilog,ECE09243-Lab4,4,0,2022-03-10 22:46:50+00:00,[],None
585,https://github.com/KLGR123/Digital_Circuit_homework.git,2022-02-26 10:31:52+00:00,Êï∞ÁîµÂÆûÈ™åÁöÑverilogÂÆûÁé∞ÔºåÂ§ß‰Ωú‰∏öÊòØËá™Ë°åËΩ¶Â∞æÁÅØËÆæËÆ°„ÄÇ,0,KLGR123/Digital_Circuit_homework,463822087,Verilog,Digital_Circuit_homework,24,0,2022-02-26 10:35:01+00:00,[],None
586,https://github.com/TheSonders/SimpleSniffer.git,2022-02-25 21:20:32+00:00,,0,TheSonders/SimpleSniffer,463678643,Verilog,SimpleSniffer,2,0,2022-02-25 21:23:21+00:00,[],None
587,https://github.com/SKrishnaPrasad-10/Half-Precision-FP-Adder.git,2022-02-28 05:59:11+00:00,,0,SKrishnaPrasad-10/Half-Precision-FP-Adder,464357333,Verilog,Half-Precision-FP-Adder,163,0,2022-02-28 06:03:49+00:00,[],None
588,https://github.com/YhelyO/GCD-Verilog-DVD-Course-Project.git,2022-02-28 16:49:46+00:00,"Verilog code that implements GCD finder for pair of numbers from a list, that after running the appropriate scripts like Genus, Innovus and Voltus, will finally get a full and properly chip design after all the necessary steps: synthesis, CTS, placement, route and signoff.",0,YhelyO/GCD-Verilog-DVD-Course-Project,464566316,Verilog,GCD-Verilog-DVD-Course-Project,3,0,2022-02-28 16:51:53+00:00,[],None
589,https://github.com/eric0219c/CVSD_Computer-Aided-VLSI-Design.git,2022-03-02 08:19:13+00:00,,0,eric0219c/CVSD_Computer-Aided-VLSI-Design,465216255,Verilog,CVSD_Computer-Aided-VLSI-Design,911,0,2022-03-02 08:21:50+00:00,[],None
590,https://github.com/adeelahmad81299/RISC-V_CORE.git,2022-03-04 12:44:14+00:00,A 5 stage pipelined RISC-V core with a Hazard Control Unit,0,adeelahmad81299/RISC-V_CORE,466119483,Verilog,RISC-V_CORE,13,0,2022-03-04 12:46:40+00:00,[],None
591,https://github.com/jc123488/B_ICC2014_preliminary_grad_cell-based.git,2022-03-03 07:32:23+00:00,,0,jc123488/B_ICC2014_preliminary_grad_cell-based,465614476,Verilog,B_ICC2014_preliminary_grad_cell-based,787,0,2023-09-07 06:20:32+00:00,[],None
592,https://github.com/elvislzy/Verilog.git,2022-03-04 19:09:27+00:00,verilog demo,0,elvislzy/Verilog,466241681,Verilog,Verilog,35,0,2022-03-23 17:49:11+00:00,[],None
593,https://github.com/DavidCussans/uob-hep-pc005a.git,2022-03-08 13:51:00+00:00,,0,DavidCussans/uob-hep-pc005a,467531507,Verilog,uob-hep-pc005a,5819,0,2022-03-08 13:54:41+00:00,[],None
594,https://github.com/yashpawar/HDLbits.git,2022-03-09 03:50:24+00:00,,0,yashpawar/HDLbits,467768192,Verilog,HDLbits,5,0,2022-03-09 03:51:17+00:00,[],None
595,https://github.com/AnDa-creator/TLC_ee705Verilog.git,2022-03-02 16:45:10+00:00,,0,AnDa-creator/TLC_ee705Verilog,465389471,Verilog,TLC_ee705Verilog,3064,0,2023-12-09 02:59:14+00:00,"['fpga-programming', 'traffic-light-controller']",https://api.github.com/licenses/mit
596,https://github.com/Chandrusankar7/Verilog-Projects.git,2022-02-22 13:27:18+00:00,,0,Chandrusankar7/Verilog-Projects,462309460,Verilog,Verilog-Projects,1294,0,2022-02-22 13:33:40+00:00,[],None
597,https://github.com/vignesh24g/Knockout_tournament.git,2022-03-09 09:11:50+00:00,Its a verilog project- hdl programming,0,vignesh24g/Knockout_tournament,467854085,Verilog,Knockout_tournament,173,0,2022-03-09 09:12:30+00:00,[],None
598,https://github.com/northwoodlogic/riscv-robotsoc.git,2022-03-05 23:34:59+00:00,RISC-V Based System On Chip for Robotics Applications using Lattice XP2-5 FPGA,0,northwoodlogic/riscv-robotsoc,466591636,Verilog,riscv-robotsoc,3543,0,2022-03-05 23:50:54+00:00,[],None
599,https://github.com/Eldorado7621/image-processing-on-zynq-processing-system-.git,2022-03-05 20:08:53+00:00,,0,Eldorado7621/image-processing-on-zynq-processing-system-,466557165,Verilog,image-processing-on-zynq-processing-system-,8,0,2022-03-05 21:32:57+00:00,[],None
600,https://github.com/pavang19/4-bit-Carry-Look-Ahead-Adder.git,2022-03-07 16:57:41+00:00,This repository presents the design of 4-bit carry look ahead adder using mixed signal mode. ,0,pavang19/4-bit-Carry-Look-Ahead-Adder,467182899,Verilog,4-bit-Carry-Look-Ahead-Adder,630,0,2022-03-08 18:51:33+00:00,[],None
601,https://github.com/CyberSoul21/digital-systems-II-final-project-UNAL.git,2022-03-07 19:58:52+00:00,Year: June - 218.,0,CyberSoul21/digital-systems-II-final-project-UNAL,467240814,Verilog,digital-systems-II-final-project-UNAL,11784,0,2022-03-07 20:01:43+00:00,[],None
602,https://github.com/lwshowl/RISCV.git,2022-03-08 02:57:56+00:00,synthesisable verilog rv32i instruction set cpu,0,lwshowl/RISCV,467341918,Verilog,RISCV,3152,0,2022-07-04 06:48:36+00:00,"['rv32i', 'verilog', 'cpu', 'fpga']",None
603,https://github.com/dongremayur777/3_Bit_Wallace_Multiplier.git,2022-03-07 17:30:25+00:00,"This Design Won Rs 10,000 and got selected in Outstanding Category in Mixed Signal Circuit Design Marathon conducted by IITB,VSD,ESIM FOSSE.",0,dongremayur777/3_Bit_Wallace_Multiplier,467194018,Verilog,3_Bit_Wallace_Multiplier,860,0,2022-05-27 08:07:13+00:00,[],None
604,https://github.com/Mounika3105/FPGA-Based-System-Design-Lab.git,2022-02-11 09:02:52+00:00,Contains the work I have done as a part of the course,0,Mounika3105/FPGA-Based-System-Design-Lab,458113953,Verilog,FPGA-Based-System-Design-Lab,7396,0,2022-04-22 19:21:41+00:00,[],https://api.github.com/licenses/mit
605,https://github.com/swood76/ADS.git,2022-02-08 00:42:31+00:00,Codebase for Advanced Digital System Labs,0,swood76/ADS,456729870,Verilog,ADS,30180,0,2022-03-07 23:22:53+00:00,[],None
606,https://github.com/yuxiaoqing123/git_test.git,2022-02-08 12:47:14+00:00,,0,yuxiaoqing123/git_test,456929432,Verilog,git_test,5,0,2022-02-08 13:08:29+00:00,[],https://api.github.com/licenses/apache-2.0
607,https://github.com/Ronan-Harkins/Lab3_comparch.git,2022-02-10 17:53:08+00:00,,2,Ronan-Harkins/Lab3_comparch,457888581,Verilog,Lab3_comparch,9,0,2022-02-10 17:55:27+00:00,[],None
608,https://github.com/16uhrpasing/hwsw.git,2022-02-14 09:34:10+00:00,,0,16uhrpasing/hwsw,459096966,Verilog,hwsw,5,0,2022-02-14 09:38:23+00:00,[],None
609,https://github.com/RChandana/EDA-Playground-Codes.git,2022-02-20 13:35:50+00:00,,0,RChandana/EDA-Playground-Codes,461498097,Verilog,EDA-Playground-Codes,23,0,2022-02-21 06:21:47+00:00,[],None
610,https://github.com/hsdev1/ImageProcessor.git,2022-02-22 17:04:56+00:00,verilog,0,hsdev1/ImageProcessor,462395423,Verilog,ImageProcessor,497,0,2023-07-10 14:20:32+00:00,[],None
611,https://github.com/WillyChennnn/E_ICC2021_prelimily_univ_cell-based.git,2022-02-23 13:39:25+00:00,,0,WillyChennnn/E_ICC2021_prelimily_univ_cell-based,462750452,Verilog,E_ICC2021_prelimily_univ_cell-based,558,0,2022-02-23 13:41:04+00:00,[],None
612,https://github.com/JoeRock1298/SID-Laboratories.git,2022-02-21 12:32:07+00:00,"Lab projects from the ""Sistemas Integrados Digitales""",0,JoeRock1298/SID-Laboratories,461853014,Verilog,SID-Laboratories,944026,0,2023-05-02 16:29:35+00:00,[],None
613,https://github.com/code-matrix-au/Xilinx-FPGA-Tennis-Scoring-Game.git,2022-02-22 10:26:00+00:00,,0,code-matrix-au/Xilinx-FPGA-Tennis-Scoring-Game,462245419,Verilog,Xilinx-FPGA-Tennis-Scoring-Game,765,0,2022-02-22 12:51:36+00:00,[],None
614,https://github.com/qijiyu1613/ji-chuang.git,2022-02-26 00:37:42+00:00,,0,qijiyu1613/ji-chuang,463714852,Verilog,ji-chuang,14273,0,2022-02-26 00:45:14+00:00,[],None
615,https://github.com/AlanHJH/trabVerilog.git,2022-02-26 18:16:45+00:00,,0,AlanHJH/trabVerilog,463931610,Verilog,trabVerilog,50516,0,2022-02-26 18:33:23+00:00,[],None
616,https://github.com/seongwon980/Verliog.git,2022-02-15 08:58:22+00:00,,0,seongwon980/Verliog,459501187,Verilog,Verliog,3,0,2022-02-15 10:03:08+00:00,[],None
617,https://github.com/joaovclobo/TP1-ISLD-DECODIFICADOR.git,2022-02-15 23:46:56+00:00,,0,joaovclobo/TP1-ISLD-DECODIFICADOR,459788111,Verilog,TP1-ISLD-DECODIFICADOR,6,0,2023-02-16 19:30:07+00:00,[],None
618,https://github.com/AbdelrahmanHamdyy/Randomizer.git,2022-02-18 01:06:26+00:00,A randomizer implemented using Verilog with clock synchronization.,0,AbdelrahmanHamdyy/Randomizer,460663963,Verilog,Randomizer,519,0,2022-05-09 03:20:17+00:00,[],https://api.github.com/licenses/mit
619,https://github.com/hong1019tu/IC2014.git,2022-02-17 08:19:47+00:00,,0,hong1019tu/IC2014,460342498,Verilog,IC2014,3,0,2022-02-17 08:20:23+00:00,[],None
620,https://github.com/psrpsrpsr/Hadd.git,2022-02-15 12:48:51+00:00,ÂçäÂä†Âô®,0,psrpsrpsr/Hadd,459575948,Verilog,Hadd,3,0,2022-02-15 13:06:42+00:00,[],None
621,https://github.com/lazarvulic99/Verilog---Module-synthesis.git,2022-02-16 00:43:15+00:00,Simple module realisation for Verilog Synthesis,0,lazarvulic99/Verilog---Module-synthesis,459800143,Verilog,Verilog---Module-synthesis,732,0,2022-02-16 16:05:58+00:00,"['verilog', 'vscode', 'quartus']",None
622,https://github.com/sg05060/SDS_A_LAB.git,2022-02-16 11:20:12+00:00,,19,sg05060/SDS_A_LAB,459972569,Verilog,SDS_A_LAB,2143,0,2022-03-04 08:03:41+00:00,[],None
623,https://github.com/ikbalyazici/GTU---Computer-Organizaton-Homeworks.git,2022-02-16 11:45:01+00:00,,0,ikbalyazici/GTU---Computer-Organizaton-Homeworks,459980408,Verilog,GTU---Computer-Organizaton-Homeworks,1552,0,2022-02-16 12:06:38+00:00,[],None
624,https://github.com/JoeRock1298/PSFPGA.git,2022-02-19 16:28:26+00:00,"Repository used for the laboratories projects in ""procesado de se√±al en FPGA""",0,JoeRock1298/PSFPGA,461247768,Verilog,PSFPGA,158622,0,2023-04-26 15:37:28+00:00,[],None
625,https://github.com/yy-dla/hw.git,2022-02-07 15:00:27+00:00,,0,yy-dla/hw,456552388,Verilog,hw,1,0,2022-02-07 15:14:50+00:00,[],None
626,https://github.com/rdelozier/FSM.git,2022-02-10 00:58:09+00:00,,0,rdelozier/FSM,457581410,Verilog,FSM,1108,0,2022-02-10 04:16:48+00:00,[],None
627,https://github.com/SerdarUnal132/pwm_openmpw.git,2022-02-28 08:02:27+00:00,,0,SerdarUnal132/pwm_openmpw,464389943,Verilog,pwm_openmpw,770209,0,2022-06-11 00:15:43+00:00,[],https://api.github.com/licenses/apache-2.0
628,https://github.com/raadkhan/Link-IO-Controller.git,2022-02-28 03:26:54+00:00,IO data pipeline controller for Neuralink‚Äôs brain-computer interface,0,raadkhan/Link-IO-Controller,464324960,Verilog,Link-IO-Controller,26,0,2022-03-05 03:48:20+00:00,[],None
629,https://github.com/ashaki345/Sequence_Detector_V.git,2022-02-27 00:22:56+00:00,Sequence Detector using Finite State Machine in Verilog and Implemented on Altera Cyclone V (DE0-CV Dev Board),0,ashaki345/Sequence_Detector_V,463999341,Verilog,Sequence_Detector_V,358,0,2022-02-27 00:34:23+00:00,[],None
630,https://github.com/methodist20122016/OracleDBA.git,2022-02-27 06:32:08+00:00,,0,methodist20122016/OracleDBA,464057626,Verilog,OracleDBA,162,0,2022-03-07 05:24:16+00:00,[],None
631,https://github.com/dnjayasinghe/RFTC.git,2022-02-27 09:18:57+00:00,,0,dnjayasinghe/RFTC,464089711,Verilog,RFTC,121,0,2022-02-27 09:23:30+00:00,[],https://api.github.com/licenses/mit
632,https://github.com/dunicadavid/BaggageDrop.git,2022-03-02 09:29:50+00:00,"This is a Verilog program which implements a module for a helicopter to help the pilot to deploy the baggage in time. The module is create using 3 other modules: sensors_input (which interprets the data from the 4 sensors and calculates the height to the ground), square_root (calculates the square root of a binary num using Cordic algorithm -> the helicopter needs to go to the ground in a range of time t, t=sqrt(height)/2), display_and_drop (check if the aria and time of drop is good and shows on a 4 element 7seq display the result).",0,dunicadavid/BaggageDrop,465239239,Verilog,BaggageDrop,12,0,2022-03-02 09:31:48+00:00,[],None
633,https://github.com/makeprtps/SigOne5c.git,2022-03-04 16:06:06+00:00,,0,makeprtps/SigOne5c,466186773,Verilog,SigOne5c,54731,0,2022-03-07 17:45:57+00:00,[],https://api.github.com/licenses/apache-2.0
634,https://github.com/channel104257/TaipeiTech-Digital-Logic-Design-Experiments-297208.git,2022-03-04 07:55:46+00:00,,0,channel104257/TaipeiTech-Digital-Logic-Design-Experiments-297208,466032977,Verilog,TaipeiTech-Digital-Logic-Design-Experiments-297208,10941,0,2022-03-11 07:48:43+00:00,[],None
635,https://github.com/dOwOb1212/NCU_DSD_2022_HW.git,2022-03-04 09:26:20+00:00,NCU 2022 Verilog Hw,0,dOwOb1212/NCU_DSD_2022_HW,466060519,Verilog,NCU_DSD_2022_HW,54,0,2023-10-21 07:15:26+00:00,[],None
636,https://github.com/ashhissh/Crypto_Fpga_Summer_Project.git,2022-03-04 09:31:38+00:00,,0,ashhissh/Crypto_Fpga_Summer_Project,466062205,Verilog,Crypto_Fpga_Summer_Project,658,0,2022-03-04 09:37:49+00:00,[],None
637,https://github.com/18521449/Deep-Q-Network.git,2022-03-01 13:02:40+00:00,,0,18521449/Deep-Q-Network,464895429,Verilog,Deep-Q-Network,3555,0,2022-03-01 13:05:18+00:00,[],None
638,https://github.com/ahadali-10x/RISC-V_Single-Cycle-Processor.git,2022-02-27 15:47:30+00:00,,0,ahadali-10x/RISC-V_Single-Cycle-Processor,464180018,Verilog,RISC-V_Single-Cycle-Processor,4,0,2022-02-27 15:48:57+00:00,[],None
639,https://github.com/SaadiaNaaz/4---bit-comparator-with-MUX.git,2022-03-10 10:49:41+00:00,,0,SaadiaNaaz/4---bit-comparator-with-MUX,468301726,Verilog,4---bit-comparator-with-MUX,1,0,2022-03-10 10:51:08+00:00,[],None
640,https://github.com/SKrishnaPrasad-10/Floating-Point-Multiply-Accumulate-for-AI-Engine.git,2022-03-10 22:31:36+00:00,,0,SKrishnaPrasad-10/Floating-Point-Multiply-Accumulate-for-AI-Engine,468530691,Verilog,Floating-Point-Multiply-Accumulate-for-AI-Engine,7,0,2022-04-07 06:23:46+00:00,[],None
641,https://github.com/Ahmed-El-said/MIPS-Processor.git,2022-03-08 21:54:34+00:00,A 32-bit single cycle micro architecture MIPS processor based on harvard architecture written in RTL Verilog files.,0,Ahmed-El-said/MIPS-Processor,467687620,Verilog,MIPS-Processor,292,0,2022-03-08 22:24:40+00:00,[],None
642,https://github.com/J0J000/Computer-Architecture.git,2022-03-10 07:46:28+00:00,VerilogÂÆûÁé∞CPUÊåá‰ª§Â∫èÂàó,0,J0J000/Computer-Architecture,468243196,Verilog,Computer-Architecture,5039,0,2022-03-10 08:53:32+00:00,[],None
643,https://github.com/Mansiss/Vending-Machine-using-Mixed-Signal.git,2022-03-06 18:06:06+00:00,,0,Mansiss/Vending-Machine-using-Mixed-Signal,466816645,Verilog,Vending-Machine-using-Mixed-Signal,236,0,2022-03-06 19:34:01+00:00,[],None
644,https://github.com/vinisha2410/3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit.git,2022-03-07 16:33:22+00:00,,0,vinisha2410/3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit,467174504,Verilog,3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit,584,0,2022-03-10 03:25:26+00:00,[],None
645,https://github.com/Akashk21/Johnson-Ring-Counters.git,2022-03-09 17:13:09+00:00,DDCO Project ,0,Akashk21/Johnson-Ring-Counters,468022490,Verilog,Johnson-Ring-Counters,20,0,2023-05-01 02:37:59+00:00,[],https://api.github.com/licenses/gpl-3.0
646,https://github.com/fleetingflatcher/DryerControlChip.git,2022-03-09 21:50:39+00:00,A hardware description for a hypothesized laundry dryer control chip.,0,fleetingflatcher/DryerControlChip,468102716,Verilog,DryerControlChip,870,0,2022-03-09 21:52:32+00:00,[],None
647,https://github.com/california-polytechnic-university/ECE3300_SPRING_2022_GROUP_4.git,2022-02-07 06:09:43+00:00,,0,california-polytechnic-university/ECE3300_SPRING_2022_GROUP_4,456379685,Verilog,ECE3300_SPRING_2022_GROUP_4,2707,0,2024-01-23 21:39:26+00:00,[],https://api.github.com/licenses/gpl-3.0
648,https://github.com/mahiru23/31cpu-static.git,2022-02-22 11:14:58+00:00,,0,mahiru23/31cpu-static,462262590,Verilog,31cpu-static,4568,0,2022-02-24 11:43:59+00:00,[],None
649,https://github.com/yaseminmenan/CN2.git,2022-02-17 18:56:58+00:00,,0,yaseminmenan/CN2,460567916,Verilog,CN2,2295,0,2022-02-17 19:22:39+00:00,[],None
650,https://github.com/ankitajaswal/CSUSProjects.git,2022-02-19 00:06:58+00:00,A collection of undergrad projects. ,0,ankitajaswal/CSUSProjects,461042986,Verilog,CSUSProjects,131,0,2022-02-19 00:11:17+00:00,[],None
651,https://github.com/Nyanm/Relic-DigitalElectronicsExp.git,2022-02-28 01:58:49+00:00,Few verilog projects about simple digital electronics modules,0,Nyanm/Relic-DigitalElectronicsExp,464306193,Verilog,Relic-DigitalElectronicsExp,12,0,2022-02-28 02:49:22+00:00,[],None
652,https://github.com/Mahmoud8Saied/Single-Cycle-MIPS-Processor.git,2022-02-28 06:06:14+00:00,,0,Mahmoud8Saied/Single-Cycle-MIPS-Processor,464359101,Verilog,Single-Cycle-MIPS-Processor,300,0,2022-03-14 00:07:38+00:00,[],None
653,https://github.com/Romanchukk/clockonfpga.git,2022-02-18 22:01:09+00:00,Digital clock with paralell loadup.,0,Romanchukk/clockonfpga,461018215,Verilog,clockonfpga,2,0,2022-02-18 22:03:39+00:00,[],None
654,https://github.com/RonKrakovsky/HDMI_RGB_DE10Nano.git,2022-02-27 13:57:03+00:00,,0,RonKrakovsky/HDMI_RGB_DE10Nano,464151485,Verilog,HDMI_RGB_DE10Nano,8522,0,2022-08-25 08:05:16+00:00,[],None
655,https://github.com/shaurya0406/IETE_VLSI.git,2022-02-05 22:38:23+00:00,,0,shaurya0406/IETE_VLSI,456002453,Verilog,IETE_VLSI,2,0,2022-02-05 23:30:25+00:00,[],None
656,https://github.com/void7920/Sequential_Logic.git,2022-02-06 13:12:55+00:00,,0,void7920/Sequential_Logic,456154896,Verilog,Sequential_Logic,19,0,2022-02-06 13:18:03+00:00,[],None
657,https://github.com/CarlosChen1126/ICDesign_lab.git,2022-02-18 11:47:13+00:00,,0,CarlosChen1126/ICDesign_lab,460831792,Verilog,ICDesign_lab,1965,0,2022-02-18 12:58:49+00:00,[],None
658,https://github.com/Ranaihab/ALU-N-bit-number.git,2022-02-21 13:46:57+00:00,Implements ALU using verilog,0,Ranaihab/ALU-N-bit-number,461880898,Verilog,ALU-N-bit-number,1,0,2022-02-21 14:15:50+00:00,[],None
659,https://github.com/iangohy/50002-1D-ALU.git,2022-03-05 10:55:05+00:00,,1,iangohy/50002-1D-ALU,466426575,Verilog,50002-1D-ALU,3916,0,2022-03-15 16:38:56+00:00,[],None
660,https://github.com/Akhil-DR/Full_adder_Analog.git,2022-03-04 16:04:15+00:00,Implementation of Conventional Full Adder Architecture Using esim Tools,0,Akhil-DR/Full_adder_Analog,466186152,Verilog,Full_adder_Analog,712,0,2022-03-04 18:12:00+00:00,[],https://api.github.com/licenses/mit
661,https://github.com/ryanholz/VLSI2HW2.git,2022-03-04 23:53:18+00:00,,1,ryanholz/VLSI2HW2,466302768,Verilog,VLSI2HW2,70,0,2022-03-16 22:27:51+00:00,[],None
662,https://github.com/raadkhan/Audio-Streamer.git,2022-03-08 03:00:20+00:00,Audio streamer to the DE1-SoC audio port from off-chip flash memory,0,raadkhan/Audio-Streamer,467342569,Verilog,Audio-Streamer,3673,0,2022-04-04 01:12:16+00:00,[],None
663,https://github.com/h-asawa/DES-Algorithm-Using-Verilog-.git,2022-03-04 13:57:53+00:00,Implemented DES algorithm encryption part on FPGA Board Using Verilog Hardware Coding.,0,h-asawa/DES-Algorithm-Using-Verilog-,466143683,Verilog,DES-Algorithm-Using-Verilog-,4,0,2022-03-04 13:59:38+00:00,[],None
664,https://github.com/SKrishnaPrasad-10/4-Stage-Pipelined-16-bit-FP-Adder.git,2022-03-06 20:11:46+00:00,,0,SKrishnaPrasad-10/4-Stage-Pipelined-16-bit-FP-Adder,466844761,Verilog,4-Stage-Pipelined-16-bit-FP-Adder,204,0,2022-03-06 20:19:03+00:00,[],None
665,https://github.com/asigourou/Basic-Implementations-in-FPGA.git,2022-03-07 12:23:02+00:00,"Basic Implementations in FPGA using Verilog. These codes were developed on the scope of ""FPGA Programming"" Lab, in Informatik Department of KIT.",0,asigourou/Basic-Implementations-in-FPGA,467082819,Verilog,Basic-Implementations-in-FPGA,825,0,2022-03-07 12:30:33+00:00,[],None
666,https://github.com/CyberSoul21/digital-systems-I-final-project-UNAL.git,2022-03-07 19:10:10+00:00,Year: November 2017,0,CyberSoul21/digital-systems-I-final-project-UNAL,467226171,Verilog,digital-systems-I-final-project-UNAL,2040,0,2022-03-07 19:13:36+00:00,[],None
667,https://github.com/antoniotabacu/VerilogProject.git,2022-03-05 15:31:13+00:00,,0,antoniotabacu/VerilogProject,466492473,Verilog,VerilogProject,2,0,2022-03-05 15:32:56+00:00,[],None
668,https://github.com/Shrey0601/CS220.git,2022-03-06 07:21:25+00:00,,0,Shrey0601/CS220,466665822,Verilog,CS220,3416,0,2023-02-04 13:32:30+00:00,[],None
669,https://github.com/AliBadry/MIPS_Processor.git,2022-03-09 21:22:24+00:00,A single cycle MIPS processor implemented using Verilog HDL. Three test cases were used. The first test case was finding the GCD of 120 & 180 which is 60. The second test case is factorial 7 which is 5040. The final test case is detecting the Fibonacci series.,0,AliBadry/MIPS_Processor,468096056,Verilog,MIPS_Processor,57,0,2022-03-14 20:16:57+00:00,[],None
670,https://github.com/O-Shaheen/RISCV-verilog.git,2022-02-13 10:32:05+00:00,"In this project, I designed and developed a disk analyzer for Linux. Its purpose is to scan your file system structure and graphically represent the directory entries with emphasis on size occupied by each entry. It has the capability to zoom in/out on selected entries (i.e., moving in or out from partitions to subdirectories to files).",0,O-Shaheen/RISCV-verilog,458776990,Verilog,RISCV-verilog,308,0,2022-02-13 10:35:24+00:00,[],None
671,https://github.com/youssefhesham200/Arithmetic-Logic-Unit-in-verilog.git,2022-02-10 19:42:09+00:00,,0,youssefhesham200/Arithmetic-Logic-Unit-in-verilog,457923013,Verilog,Arithmetic-Logic-Unit-in-verilog,5,0,2022-02-10 19:43:27+00:00,[],None
672,https://github.com/reputation0809/IC_contest_2010.git,2022-02-10 09:15:39+00:00,,0,reputation0809/IC_contest_2010,457708111,Verilog,IC_contest_2010,722,0,2022-02-10 09:28:51+00:00,[],None
673,https://github.com/Crazy2code15/Advanced-Encryption-Standard.git,2022-02-09 11:33:29+00:00,,0,Crazy2code15/Advanced-Encryption-Standard,457331459,Verilog,Advanced-Encryption-Standard,481,0,2022-02-09 11:39:56+00:00,[],None
674,https://github.com/2v/verilog-alu.git,2022-02-11 13:58:02+00:00,General purpose 32-bit alu implemented in verilog for programming an FPGA,0,2v/verilog-alu,458208177,Verilog,verilog-alu,1533,0,2022-02-11 14:49:25+00:00,[],https://api.github.com/licenses/mit
675,https://github.com/daniilpeshkov/calsoc.git,2022-02-15 18:28:55+00:00,,0,daniilpeshkov/calsoc,459701649,Verilog,calsoc,28127,0,2022-04-03 22:28:15+00:00,[],None
676,https://github.com/AlonsoRS/ARMprocessors.git,2022-03-04 00:43:10+00:00,,0,AlonsoRS/ARMprocessors,465931898,Verilog,ARMprocessors,3354,0,2022-03-04 00:45:00+00:00,[],None
677,https://github.com/bhargav1236/picorv32-sv-testbench.git,2022-03-10 13:56:20+00:00,Functional Verification of PICORV32 processor ISA,0,bhargav1236/picorv32-sv-testbench,468364401,Verilog,picorv32-sv-testbench,26,0,2022-03-10 14:02:57+00:00,[],None
678,https://github.com/MeanPaper/ECE385_Escape_From_Meteorites.git,2022-02-27 08:28:47+00:00,A collection of FPGA work.,0,MeanPaper/ECE385_Escape_From_Meteorites,464079745,Verilog,ECE385_Escape_From_Meteorites,724400,0,2024-01-12 22:41:19+00:00,"['c', 'fpga', 'systemverilog']",None
679,https://github.com/yhs1202/DigitalLab_exp5.git,2022-02-04 02:53:21+00:00,"Implementation of Gray, BCD and Excess3 Code Converter with MUX",0,yhs1202/DigitalLab_exp5,455403006,Verilog,DigitalLab_exp5,2,0,2022-02-05 11:55:22+00:00,[],None
680,https://github.com/cennetceylan19/FPGA-Verilog-Giris.git,2022-02-06 13:25:15+00:00,,0,cennetceylan19/FPGA-Verilog-Giris,456157866,Verilog,FPGA-Verilog-Giris,113,0,2022-02-19 11:19:01+00:00,[],None
681,https://github.com/thebigshed/TinyFPGA-A2-7Segment-133Mhz-Clock.git,2022-02-06 14:04:56+00:00,,0,thebigshed/TinyFPGA-A2-7Segment-133Mhz-Clock,456167894,Verilog,TinyFPGA-A2-7Segment-133Mhz-Clock,497,0,2022-02-06 14:06:23+00:00,[],https://api.github.com/licenses/gpl-3.0
682,https://github.com/busrayass/GraduationProject.git,2022-02-23 20:36:40+00:00,Advisor : Prof. Dr. M√º≈ütak Erhan Yal√ßƒ±n,0,busrayass/GraduationProject,462897417,Verilog,GraduationProject,320,0,2022-02-24 17:03:24+00:00,[],None
683,https://github.com/aakash-n-gupta/filter-jl.git,2022-02-24 15:27:58+00:00,,0,aakash-n-gupta/filter-jl,463199985,Verilog,filter-jl,546,0,2022-02-24 15:28:09+00:00,[],None
684,https://github.com/Novandhika/Tugas_PKK.git,2022-02-24 16:15:56+00:00,,0,Novandhika/Tugas_PKK,463215822,Verilog,Tugas_PKK,33,0,2022-02-24 16:19:34+00:00,[],None
685,https://github.com/DemonSunDa/MouseDriver_DSL.git,2022-02-24 20:57:38+00:00,,0,DemonSunDa/MouseDriver_DSL,463299382,Verilog,MouseDriver_DSL,14296,0,2022-03-05 12:17:11+00:00,[],None
686,https://github.com/lusiyuan-github/Cortex_M0_jichuang.git,2022-02-25 06:22:53+00:00,ÈõÜÂàõÊ†°ËµõÂàùËµõcortexM0ÂÜÖÊ†∏Ê∫êÁ†Å,0,lusiyuan-github/Cortex_M0_jichuang,463421462,Verilog,Cortex_M0_jichuang,3410,0,2022-02-25 06:29:53+00:00,[],None
687,https://github.com/BobLouis/computer_organization.git,2022-02-28 09:27:10+00:00,,0,BobLouis/computer_organization,464416655,Verilog,computer_organization,7060,0,2022-03-09 12:35:16+00:00,[],None
688,https://github.com/mariamaliezzat/MIPS.git,2022-02-22 19:21:24+00:00,,0,mariamaliezzat/MIPS,462442340,Verilog,MIPS,100,0,2022-02-22 19:35:31+00:00,[],None
689,https://github.com/Interestle/Misc.git,2022-02-20 21:24:43+00:00,Here lies some miscellaneous unsorted projects and files worth keeping,0,Interestle/Misc,461620575,Verilog,Misc,2537,0,2022-02-22 19:23:25+00:00,[],https://api.github.com/licenses/mit
690,https://github.com/EmergentComplexity/computer_architecture.git,2022-02-20 18:11:14+00:00, 4 bit computer verilog modules,1,EmergentComplexity/computer_architecture,461573854,Verilog,computer_architecture,17,0,2022-03-02 19:50:03+00:00,[],None
691,https://github.com/SyThulasi/cpu.git,2022-02-20 18:32:24+00:00,CO 224 Lab,0,SyThulasi/cpu,461579257,Verilog,cpu,198,0,2022-05-30 10:58:46+00:00,[],None
692,https://github.com/sneakyaardvark/p2-alu.git,2022-03-01 17:28:21+00:00,university project,0,sneakyaardvark/p2-alu,464991782,Verilog,p2-alu,19,0,2022-03-15 17:36:44+00:00,[],https://api.github.com/licenses/gpl-3.0
693,https://github.com/bedros/RISC_V.git,2022-03-01 20:43:45+00:00,,0,bedros/RISC_V,465050356,,RISC_V,48,0,2020-06-01 13:46:06+00:00,[],None
694,https://github.com/vladandreiy/Risc-V.git,2022-03-01 21:47:53+00:00,,0,vladandreiy/Risc-V,465067219,Verilog,Risc-V,139,0,2022-03-01 22:11:22+00:00,[],https://api.github.com/licenses/mit
695,https://github.com/NishantSahay123/Verilog.git,2022-02-20 11:05:38+00:00,,0,NishantSahay123/Verilog,461461206,Verilog,Verilog,39,0,2022-02-20 11:11:02+00:00,[],None
696,https://github.com/jc123488/E_ICC2019_priliminary_univ_cell_based.git,2022-03-03 07:50:29+00:00,,0,jc123488/E_ICC2019_priliminary_univ_cell_based,465619773,Verilog,E_ICC2019_priliminary_univ_cell_based,50,0,2023-09-07 06:20:53+00:00,[],None
697,https://github.com/mean0705/mips_pipeline.git,2022-03-03 13:50:55+00:00,,0,mean0705/mips_pipeline,465738517,Verilog,mips_pipeline,11,0,2022-09-26 16:07:03+00:00,[],None
698,https://github.com/yell0101/CoAsia_OJT.git,2022-03-08 01:28:43+00:00,,0,yell0101/CoAsia_OJT,467319921,Verilog,CoAsia_OJT,24,0,2022-03-10 00:10:39+00:00,[],None
699,https://github.com/WillyChennnn/B_ICC2013_preliminary_grad_cell-based.git,2022-03-08 05:20:15+00:00,,0,WillyChennnn/B_ICC2013_preliminary_grad_cell-based,467374360,Verilog,B_ICC2013_preliminary_grad_cell-based,2616,0,2022-03-08 05:22:03+00:00,[],None
700,https://github.com/beiming0110/practice.git,2022-03-10 16:13:44+00:00,,0,beiming0110/practice,468418424,Verilog,practice,1,0,2022-08-21 15:13:05+00:00,[],None
701,https://github.com/sunjian2187/Posit_Decoder_LDD.git,2022-03-04 17:53:43+00:00,,0,sunjian2187/Posit_Decoder_LDD,466220378,,Posit_Decoder_LDD,27,0,2022-01-30 20:10:02+00:00,[],None
702,https://github.com/vinayguggeri/JK-flip-flop.git,2022-03-04 13:37:18+00:00,,0,vinayguggeri/JK-flip-flop,466136517,Verilog,JK-flip-flop,586,0,2022-03-04 14:36:15+00:00,[],None
703,https://github.com/visionvlsi/verilogexamplesjntulab.git,2022-03-06 07:48:47+00:00,,0,visionvlsi/verilogexamplesjntulab,466671168,Verilog,verilogexamplesjntulab,2714,0,2022-03-06 08:00:23+00:00,[],None
704,https://github.com/JoseZhang0210/CS225.git,2022-03-07 13:27:45+00:00,Verilog Êï∏‰ΩçÁ≥ªÁµ±Ë®≠Ë®à,0,JoseZhang0210/CS225,467105452,Verilog,CS225,5129,0,2022-10-06 01:14:18+00:00,[],None
705,https://github.com/gyxxc/0.git,2022-03-09 06:29:27+00:00,,0,gyxxc/0,467805171,Verilog,0,54,0,2023-02-28 14:41:12+00:00,[],None
706,https://github.com/MariaKlimova/DREC_FPGA_TASKS.git,2022-03-09 11:22:20+00:00,,0,MariaKlimova/DREC_FPGA_TASKS,467896994,Verilog,DREC_FPGA_TASKS,361,0,2022-03-09 11:25:38+00:00,[],None
707,https://github.com/RVVeliscu/RISC-V.git,2022-03-10 21:22:38+00:00,Implementation of a risc v processor in verilog,0,RVVeliscu/RISC-V,468514588,Verilog,RISC-V,4,0,2022-03-10 21:27:30+00:00,[],None
708,https://github.com/ChinhBean/VLSI_2021.1_UART8_verilog.git,2022-02-09 05:09:44+00:00,B√†i t·∫≠p l·ªõn m√¥n h·ªçc VLSI_Design Ph·∫°m H·ªØu Ch·ªânh 20172437 - ƒê·ªó Quang Huy 20172603,0,ChinhBean/VLSI_2021.1_UART8_verilog,457217036,Verilog,VLSI_2021.1_UART8_verilog,4,0,2022-02-09 05:11:08+00:00,[],None
709,https://github.com/alpharmike/cordic-machine.git,2022-02-13 10:43:28+00:00,,0,alpharmike/cordic-machine,458779348,Verilog,cordic-machine,3,0,2022-02-13 10:46:06+00:00,[],None
710,https://github.com/louisdumontlouis/error_checking.git,2022-02-13 18:24:32+00:00,,1,louisdumontlouis/error_checking,458894703,Verilog,error_checking,190,0,2022-06-24 16:19:54+00:00,[],None
711,https://github.com/rakesh2215/voxygen.git,2022-02-13 07:12:16+00:00,,0,rakesh2215/voxygen,458737381,Verilog,voxygen,13696,0,2022-02-20 05:51:46+00:00,[],https://api.github.com/licenses/mit
712,https://github.com/PetervandenDoel/Simple-RISC-MACHINE.git,2022-02-09 06:09:34+00:00,Simple RISC machine,0,PetervandenDoel/Simple-RISC-MACHINE,457231376,Verilog,Simple-RISC-MACHINE,40,0,2022-02-09 06:51:12+00:00,[],None
713,https://github.com/Sam-Ofiaza/iverilog-alu.git,2022-02-09 18:23:29+00:00,,0,Sam-Ofiaza/iverilog-alu,457479158,Verilog,iverilog-alu,4,0,2022-02-09 18:39:53+00:00,[],None
714,https://github.com/kirolossedra/VerilogTools.git,2022-02-09 21:28:08+00:00,,0,kirolossedra/VerilogTools,457534284,Verilog,VerilogTools,3,0,2022-02-09 21:30:45+00:00,[],None
715,https://github.com/Jtuck777/CMPE140.git,2022-02-09 06:29:59+00:00,,0,Jtuck777/CMPE140,457236980,Verilog,CMPE140,2,0,2022-02-09 06:39:56+00:00,[],None
716,https://github.com/thirdless/Bootleg-8253.git,2022-02-06 19:24:34+00:00,Just a bad try of replicating Intel's 8253 timer,0,thirdless/Bootleg-8253,456249711,Verilog,Bootleg-8253,4,0,2022-02-06 19:30:49+00:00,[],None
717,https://github.com/tblink-bfms/tblink-bfms-i2c.git,2022-02-07 01:10:33+00:00,I2C BFMs,0,tblink-bfms/tblink-bfms-i2c,456317201,Verilog,tblink-bfms-i2c,32,0,2022-02-13 03:24:49+00:00,[],https://api.github.com/licenses/apache-2.0
718,https://github.com/537Cheese/HOMEWORK2.git,2022-02-08 00:59:38+00:00,,0,537Cheese/HOMEWORK2,456733698,Verilog,HOMEWORK2,2,0,2022-02-08 01:00:35+00:00,[],None
719,https://github.com/adithya-raj7/Random-Verilog-Designs.git,2022-02-09 01:58:48+00:00,,0,adithya-raj7/Random-Verilog-Designs,457172524,Verilog,Random-Verilog-Designs,11,0,2022-02-09 02:15:25+00:00,[],None
720,https://github.com/RafiMoldovsky/M152A_Lab3_Stopwatch.git,2022-02-08 21:08:59+00:00,Lab3 of m152A Winter 22,1,RafiMoldovsky/M152A_Lab3_Stopwatch,457104544,Verilog,M152A_Lab3_Stopwatch,389,0,2022-02-08 21:17:53+00:00,[],None
721,https://github.com/gfrank1688/97-ICC.git,2022-02-14 09:24:42+00:00,,0,gfrank1688/97-ICC,459093708,Verilog,97-ICC,633,0,2022-02-14 09:28:37+00:00,[],None
722,https://github.com/wangxuechun7215/ELEC5566M-Assignment1.git,2022-02-14 13:13:57+00:00,,0,wangxuechun7215/ELEC5566M-Assignment1,459168450,Verilog,ELEC5566M-Assignment1,5,0,2022-02-14 13:20:03+00:00,[],None
723,https://github.com/hakannsimsek/Single-Cycle-Datapath-Design.git,2022-02-17 10:44:25+00:00,CSE3038 - Computer Organization - Single Cycle Datapath Design using ModelSim,0,hakannsimsek/Single-Cycle-Datapath-Design,460391560,Verilog,Single-Cycle-Datapath-Design,126,0,2022-02-22 08:25:02+00:00,[],None
724,https://github.com/alem1r/RISC-V-Single-Cycle-Processor.git,2022-02-17 10:37:21+00:00,RISC-V 32 bit CPU,0,alem1r/RISC-V-Single-Cycle-Processor,460389202,Verilog,RISC-V-Single-Cycle-Processor,12,0,2022-02-18 11:24:55+00:00,[],None
725,https://github.com/xifu-irap/tmtc-fw-old.git,2022-02-16 13:17:02+00:00,Communication firmware between DRE-DEMUX and GSE,0,xifu-irap/tmtc-fw-old,460011580,Verilog,tmtc-fw-old,7798,0,2022-04-28 13:11:35+00:00,[],https://api.github.com/licenses/gpl-3.0
726,https://github.com/yt1969143065/laguage_verilog.git,2022-02-17 10:53:01+00:00,ready verilog modules,0,yt1969143065/laguage_verilog,460394281,Verilog,laguage_verilog,19,0,2022-02-17 10:54:38+00:00,[],None
727,https://github.com/Velz07/Velz07-MIPS-CPU-simulation.git,2022-02-18 03:53:46+00:00,Basic MIPS Simulation,0,Velz07/Velz07-MIPS-CPU-simulation,460701724,Verilog,Velz07-MIPS-CPU-simulation,12,0,2022-02-18 03:54:57+00:00,[],None
728,https://github.com/treehacks2022/sha256asic.git,2022-02-19 18:44:31+00:00,,0,treehacks2022/sha256asic,461282434,Verilog,sha256asic,13,0,2022-02-19 19:02:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
729,https://github.com/navaneethans/lpddrmemory_model.git,2022-02-26 05:51:40+00:00,,1,navaneethans/lpddrmemory_model,463766816,Verilog,lpddrmemory_model,8,0,2022-02-26 05:54:21+00:00,[],None
730,https://github.com/JimKnowler/icebreaker-verilog.git,2022-02-27 13:38:08+00:00,Working with IceBreaker FPGA on MacOS,0,JimKnowler/icebreaker-verilog,464146749,Verilog,icebreaker-verilog,16774,0,2022-02-27 15:27:59+00:00,[],None
731,https://github.com/jacky2256/GPIO_Expander_SPI.git,2022-02-25 16:30:28+00:00,,0,jacky2256/GPIO_Expander_SPI,463602254,Verilog,GPIO_Expander_SPI,332,0,2022-02-25 16:30:52+00:00,[],None
732,https://github.com/windwen798/WaveComprehensive.git,2022-02-25 16:26:36+00:00,,0,windwen798/WaveComprehensive,463601078,Verilog,WaveComprehensive,7051,0,2022-02-26 14:24:29+00:00,[],None
733,https://github.com/jblanda5/ECELab2.git,2022-02-25 21:45:13+00:00,,0,jblanda5/ECELab2,463683770,Verilog,ECELab2,3106,0,2022-04-07 20:36:59+00:00,[],None
734,https://github.com/Craftgy/verilog_new.git,2022-03-10 06:37:25+00:00,,0,Craftgy/verilog_new,468223714,Verilog,verilog_new,3207,0,2022-03-11 02:42:30+00:00,[],None
735,https://github.com/HeywardLiu/RISC-V-implementation.git,2022-03-10 15:58:41+00:00,,0,HeywardLiu/RISC-V-implementation,468412554,Verilog,RISC-V-implementation,44013,0,2022-03-10 17:52:10+00:00,[],None
736,https://github.com/oliverab/vga_test.git,2022-03-10 20:02:40+00:00,VGA Graphics on Elbert V2 FPGA board,0,oliverab/vga_test,468493488,Verilog,vga_test,27,0,2022-03-15 21:40:56+00:00,[],https://api.github.com/licenses/unlicense
737,https://github.com/Ashment/Systola.git,2022-03-08 06:42:24+00:00,A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator,0,Ashment/Systola,467394306,Verilog,Systola,39558,0,2022-04-17 03:15:49+00:00,[],https://api.github.com/licenses/mit
738,https://github.com/mebukibu/mcpu.git,2022-03-09 06:53:04+00:00,8„ÇØ„Ç§„Éº„É≥ÂïèÈ°å„ÅåËß£„Åë„ÇãCPU„Çí‰Ωú„Çã,0,mebukibu/mcpu,467811402,Verilog,mcpu,99,0,2022-03-20 07:19:14+00:00,[],None
739,https://github.com/dkilfoyle/myice2.git,2022-03-09 11:35:21+00:00,,0,dkilfoyle/myice2,467901040,Verilog,myice2,27,0,2022-03-09 11:35:27+00:00,[],None
740,https://github.com/XiaoqingShi22/MIPS-Mem-Reg-ALU.git,2022-02-26 11:34:12+00:00,,0,XiaoqingShi22/MIPS-Mem-Reg-ALU,463835005,Verilog,MIPS-Mem-Reg-ALU,2,0,2022-02-26 11:38:37+00:00,[],None
741,https://github.com/HikzzZ/Cortex-M0.git,2022-03-08 12:43:42+00:00,,0,HikzzZ/Cortex-M0,467507779,Verilog,Cortex-M0,170,0,2022-03-08 14:16:40+00:00,[],None
742,https://github.com/anonimous334/CN2.git,2022-03-08 14:29:08+00:00,,0,anonimous334/CN2,467546315,Verilog,CN2,144292,0,2022-03-08 14:33:35+00:00,[],None
743,https://github.com/tron121/FPGA-Cricket.git,2022-02-28 13:39:12+00:00,,0,tron121/FPGA-Cricket,464496736,Verilog,FPGA-Cricket,16,0,2022-02-28 13:46:24+00:00,[],None
744,https://github.com/jedhelmers/sap-1.git,2022-02-28 14:35:37+00:00,simple as possible - 1,0,jedhelmers/sap-1,464517543,Verilog,sap-1,67,0,2022-02-28 14:35:42+00:00,[],None
745,https://github.com/WorkkoutHW/Upload-hdl-practice.git,2022-03-07 09:43:15+00:00,,0,WorkkoutHW/Upload-hdl-practice,467031400,Verilog,Upload-hdl-practice,125,0,2022-03-07 09:49:17+00:00,[],None
746,https://github.com/Yen-Jen-Lo/pages-demo.git,2022-03-02 12:32:14+00:00,,0,Yen-Jen-Lo/pages-demo,465297696,Verilog,pages-demo,6,0,2022-03-24 07:57:31+00:00,[],None
747,https://github.com/doishimpeiu/map_after_yosys.git,2022-03-02 18:25:12+00:00,,0,doishimpeiu/map_after_yosys,465423062,Verilog,map_after_yosys,3002,0,2022-11-07 09:57:07+00:00,[],None
748,https://github.com/mariacristina-s/VERILOG-Maze.git,2022-03-03 10:26:48+00:00,,0,mariacristina-s/VERILOG-Maze,465671372,Verilog,VERILOG-Maze,248,0,2023-11-09 15:08:02+00:00,[],None
749,https://github.com/engindemirli/Fpga_uart.git,2022-03-05 15:22:01+00:00,uart receiver and transmitter verilog code for FPGA ,0,engindemirli/Fpga_uart,466489982,Verilog,Fpga_uart,308,0,2022-03-05 15:24:57+00:00,[],None
750,https://github.com/19haroon96/hware.git,2022-02-05 15:26:39+00:00,Collection of hardware designs I am building mostly as learning projects for digital design.,0,19haroon96/hware,455906711,Verilog,hware,1,0,2022-02-08 04:17:58+00:00,[],None
751,https://github.com/BondMachineHQ/bondmachine_zedboard_buildroot_example.git,2022-02-04 21:49:07+00:00,Buildroot on Zedboard. How to create from scratch a complete BondMachine accelerated buildroot image for the Zedboard,0,BondMachineHQ/bondmachine_zedboard_buildroot_example,455706578,Verilog,bondmachine_zedboard_buildroot_example,3766,0,2022-09-23 11:05:42+00:00,"['bondmachine', 'buildroot', 'fpga', 'howto', 'zedboard']",https://api.github.com/licenses/apache-2.0
752,https://github.com/gopal5858/cs220-Assignments.git,2022-02-14 06:48:12+00:00,I am Gopal Aggarwal student of IITK this is my assignments of CS220 course,0,gopal5858/cs220-Assignments,459047159,Verilog,cs220-Assignments,312,0,2022-02-14 06:53:49+00:00,[],None
753,https://github.com/ajoucircuit/ajou_digital.circuit.git,2022-02-14 07:40:30+00:00,,0,ajoucircuit/ajou_digital.circuit,459061228,Verilog,ajou_digital.circuit,19497,0,2022-02-14 07:57:01+00:00,[],None
754,https://github.com/KarthikL1729/Y86-64-processor-in-Verilog.git,2022-02-12 06:06:55+00:00,,0,KarthikL1729/Y86-64-processor-in-Verilog,458436818,Verilog,Y86-64-processor-in-Verilog,2895,0,2022-12-03 21:08:37+00:00,[],https://api.github.com/licenses/mit
755,https://github.com/DavideAlaimo/LAB3.git,2022-02-12 15:09:18+00:00,,0,DavideAlaimo/LAB3,458555220,Verilog,LAB3,710,0,2022-02-12 15:10:47+00:00,[],None
756,https://github.com/rfeiglewicz/FPGA.git,2022-02-11 19:20:35+00:00,My design for FPGA,0,rfeiglewicz/FPGA,458313092,Verilog,FPGA,26,0,2022-02-11 19:20:40+00:00,[],https://api.github.com/licenses/mit
757,https://github.com/Miguelest07/Initial-release.git,2022-02-14 19:40:13+00:00,Primer commit a repositorio,0,Miguelest07/Initial-release,459301096,Verilog,Initial-release,14929,0,2022-02-14 19:40:27+00:00,[],None
758,https://github.com/Mh-001-commit/Digital-Calculator.git,2022-02-14 23:10:37+00:00,"Using Verilog and FPGA, we constructed a calculator that can handle basic arithmetic and mathematical operations. Operations supported are the basic four operations: addition, subtraction, multiplication, and integer division. It adjusts two numbers entered by the user through a set of buttons two control each digit of the two numbers. Each number is two digits. Finally the calculator performs the operation selected by the user through another set of buttons.",0,Mh-001-commit/Digital-Calculator,459355620,Verilog,Digital-Calculator,228,0,2022-02-14 23:13:48+00:00,[],None
759,https://github.com/maheshbhatk/RTL_to_GDSII_Adder.git,2022-02-17 21:40:19+00:00,RTL to GDSII of a 64bit Adder,0,maheshbhatk/RTL_to_GDSII_Adder,460617298,Verilog,RTL_to_GDSII_Adder,22,0,2022-02-17 21:46:11+00:00,[],None
760,https://github.com/SachinRatnam/pipeline-based-multiplier.git,2022-02-18 10:06:04+00:00,,0,SachinRatnam/pipeline-based-multiplier,460800805,Verilog,pipeline-based-multiplier,64,0,2022-02-18 10:13:15+00:00,[],None
761,https://github.com/abhi-avad/AHESoftcoreA09.git,2022-02-15 21:40:24+00:00,After Hours Engineering's FPGA Softcore A09 Code (Simulation only),0,abhi-avad/AHESoftcoreA09,459758917,Verilog,AHESoftcoreA09,38,0,2022-02-16 14:03:55+00:00,[],None
762,https://github.com/hong1019tu/IC2021.git,2022-02-17 08:26:21+00:00,,0,hong1019tu/IC2021,460344689,Verilog,IC2021,4,0,2022-02-17 08:27:07+00:00,[],None
763,https://github.com/hong1019tu/IC2013.git,2022-02-17 08:18:30+00:00,,0,hong1019tu/IC2013,460342074,Verilog,IC2013,4,0,2022-02-17 08:19:35+00:00,[],None
764,https://github.com/hong1019tu/IC2015.git,2022-02-17 08:20:32+00:00,,0,hong1019tu/IC2015,460342753,Verilog,IC2015,1,0,2022-02-17 08:21:06+00:00,[],None
765,https://github.com/SachinRatnam/Verilog-RTL-Module.git,2022-02-18 17:36:13+00:00,,0,SachinRatnam/Verilog-RTL-Module,460947639,Verilog,Verilog-RTL-Module,3851,0,2022-02-18 17:39:51+00:00,[],None
766,https://github.com/void7920/Combinational_Logic.git,2022-02-05 16:25:41+00:00,,0,void7920/Combinational_Logic,455921939,Verilog,Combinational_Logic,31,0,2022-02-05 16:39:20+00:00,[],None
767,https://github.com/B07901087/ICD_HWs.git,2022-02-06 14:18:07+00:00,,0,B07901087/ICD_HWs,456171277,Verilog,ICD_HWs,1691,0,2022-02-06 14:28:00+00:00,[],None
768,https://github.com/mohammadsaadati80/MIPS-SingleCycle.git,2022-02-10 10:57:37+00:00,"Computer Assignment #2, Computer Architecture Course, University of Tehran",0,mohammadsaadati80/MIPS-SingleCycle,457742334,Verilog,MIPS-SingleCycle,219,0,2022-02-14 18:19:42+00:00,[],None
769,https://github.com/mb-emektar/Introduction-to-Verilog.git,2022-02-22 18:00:08+00:00,"In this experiment, you will get familiar with coding with Verilog HDL by designing and implementing basic modules that perform specific set of instructions. Therefore, before coming to lab you should learn and practice about behavioral and structural design with Verilog. METU_EE314_EXP5",0,mb-emektar/Introduction-to-Verilog,462415182,Verilog,Introduction-to-Verilog,1407,0,2022-02-22 18:10:26+00:00,[],None
770,https://github.com/Tudor11Vasiloiu/Wall-Follower-Algorithm-in-Verilog.git,2022-02-22 08:22:15+00:00,,0,Tudor11Vasiloiu/Wall-Follower-Algorithm-in-Verilog,462202957,Verilog,Wall-Follower-Algorithm-in-Verilog,194,0,2023-01-28 02:34:40+00:00,[],None
771,https://github.com/Sara-Rezaeimanesh/MIPS-Processor.git,2022-02-07 06:33:13+00:00,"Implemented a MIPS Processor arithmetic,  control flow and memory reference instructions.",0,Sara-Rezaeimanesh/MIPS-Processor,456385902,Verilog,MIPS-Processor,228,0,2022-02-07 06:33:51+00:00,[],None
772,https://github.com/juanxTLA/Verilog-Lab.git,2022-02-09 00:31:00+00:00,A collection of labs in verilog,0,juanxTLA/Verilog-Lab,457152397,Verilog,Verilog-Lab,2652,0,2022-02-09 00:38:10+00:00,[],None
773,https://github.com/nandita-manchikanti/Computer-Architecture.git,2022-02-08 05:22:02+00:00,,0,nandita-manchikanti/Computer-Architecture,456793994,Verilog,Computer-Architecture,730,0,2023-01-20 02:04:41+00:00,[],None
774,https://github.com/mohammadsaadati80/Digital-Logic-Design-Course-Projects.git,2022-02-09 20:11:32+00:00,"Digital Logic Design Course Projects, University of Tehran",0,mohammadsaadati80/Digital-Logic-Design-Course-Projects,457512872,Verilog,Digital-Logic-Design-Course-Projects,3140,0,2022-02-14 18:09:53+00:00,[],None
775,https://github.com/mkkassem/design-1.git,2022-02-21 16:54:23+00:00,,0,mkkassem/design-1,461952723,Verilog,design-1,48575,0,2022-02-21 16:55:10+00:00,[],https://api.github.com/licenses/apache-2.0
776,https://github.com/reputation0809/IC_contest_2020.git,2022-02-24 08:02:21+00:00,,0,reputation0809/IC_contest_2020,463059225,Verilog,IC_contest_2020,491,0,2022-02-24 08:04:36+00:00,[],None
777,https://github.com/akferreira/cci2_2022_1.git,2022-02-24 16:40:44+00:00,,0,akferreira/cci2_2022_1,463223850,Verilog,cci2_2022_1,12155,0,2022-02-24 23:33:32+00:00,[],https://api.github.com/licenses/gpl-3.0
778,https://github.com/KACHAPPILLY/Control-Unit-Design-for-Single-Instruction-Multiple-Data-SIMD-processor-architecture.git,2022-02-23 05:02:57+00:00,,0,KACHAPPILLY/Control-Unit-Design-for-Single-Instruction-Multiple-Data-SIMD-processor-architecture,462588365,Verilog,Control-Unit-Design-for-Single-Instruction-Multiple-Data-SIMD-processor-architecture,6,0,2022-02-23 05:05:43+00:00,[],None
779,https://github.com/Anand2919/Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool.git,2022-03-10 10:46:32+00:00,,0,Anand2919/Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool,468300679,Verilog,Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool,1043,0,2022-03-10 14:52:23+00:00,[],None
780,https://github.com/mihirrana620/Gated-S-R-Latch.git,2022-03-05 06:07:13+00:00,,0,mihirrana620/Gated-S-R-Latch,466366182,Verilog,Gated-S-R-Latch,6016,0,2022-03-05 06:22:28+00:00,[],None
781,https://github.com/BenSej/Architecture.git,2022-02-25 17:40:20+00:00,Various Programs Regarding Computer Architecture,0,BenSej/Architecture,463623307,Verilog,Architecture,2576,0,2022-02-25 17:42:07+00:00,[],None
782,https://github.com/cheng-hsiang-chiu/CircuitPipeline.git,2022-02-25 16:28:05+00:00,,0,cheng-hsiang-chiu/CircuitPipeline,463601514,Verilog,CircuitPipeline,126906,0,2022-03-01 17:56:42+00:00,[],None
783,https://github.com/Dileep-Nethrapalli/SD-card-SPI-to-speaker-verilog-program.git,2022-02-27 12:19:45+00:00,,0,Dileep-Nethrapalli/SD-card-SPI-to-speaker-verilog-program,464128338,Verilog,SD-card-SPI-to-speaker-verilog-program,14,0,2022-02-27 12:21:35+00:00,[],https://api.github.com/licenses/unlicense
784,https://github.com/mahmoudabdelhadii/Simple-IPod-II-Embedded-system-volume-indication.git,2022-02-24 03:22:29+00:00,,0,mahmoudabdelhadii/Simple-IPod-II-Embedded-system-volume-indication,462993460,Verilog,Simple-IPod-II-Embedded-system-volume-indication,85864,0,2022-02-24 03:30:18+00:00,[],None
785,https://github.com/yhs1202/DigitalLab_exp6.git,2022-02-04 02:54:13+00:00,Measurement of Gate Delay,0,yhs1202/DigitalLab_exp6,455403176,Verilog,DigitalLab_exp6,0,0,2022-02-05 11:55:47+00:00,[],None
786,https://github.com/Velz07/MOESI-Cache-Coherence.git,2022-03-09 17:23:50+00:00,,0,Velz07/MOESI-Cache-Coherence,468026180,Verilog,MOESI-Cache-Coherence,1449,0,2022-03-09 17:25:28+00:00,[],None
787,https://github.com/toft1994/RnD_project.git,2022-03-10 12:37:32+00:00,,0,toft1994/RnD_project,468336419,Verilog,RnD_project,364760,0,2022-05-24 07:02:37+00:00,[],None
788,https://github.com/Aaronkirito/HDLbits.git,2022-03-09 04:03:29+00:00,This is a document of HDLbits exercise.,0,Aaronkirito/HDLbits,467771222,Verilog,HDLbits,10,0,2022-03-15 10:34:33+00:00,[],https://api.github.com/licenses/mit
789,https://github.com/JANAKIRAMEMANI/Elevator-Design-using-ASM.git,2022-03-08 11:14:14+00:00,,0,JANAKIRAMEMANI/Elevator-Design-using-ASM,467479389,Verilog,Elevator-Design-using-ASM,283,0,2022-03-08 11:31:25+00:00,[],None
790,https://github.com/EswaraRohan/Y86-64-Sequential-Implementation.git,2022-03-07 05:28:24+00:00,,0,EswaraRohan/Y86-64-Sequential-Implementation,466955283,Verilog,Y86-64-Sequential-Implementation,12707,0,2022-03-07 05:29:17+00:00,[],None
791,https://github.com/gullej/34349-4PortEthernetSwitch.git,2022-03-07 08:24:37+00:00,,0,gullej/34349-4PortEthernetSwitch,467005082,Verilog,34349-4PortEthernetSwitch,32818,0,2023-01-27 19:40:36+00:00,[],None
792,https://github.com/GRitt3r/ComparchLab3.git,2022-02-16 20:33:48+00:00,,0,GRitt3r/ComparchLab3,460168413,Verilog,ComparchLab3,374,0,2022-02-16 20:36:35+00:00,[],None
793,https://github.com/hjunleon/EE2026_Digital_Logic.git,2022-02-20 07:26:31+00:00,,0,hjunleon/EE2026_Digital_Logic,461415201,Verilog,EE2026_Digital_Logic,77269,0,2022-02-20 07:41:57+00:00,[],None
794,https://github.com/alivlonglastname/183Lab1.git,2022-02-20 12:02:11+00:00,183 lab 1 code,0,alivlonglastname/183Lab1,461474437,Verilog,183Lab1,13,0,2022-02-20 12:10:11+00:00,[],None
795,https://github.com/p-ram/Verilog_Vectors.git,2022-02-23 10:42:39+00:00,,0,p-ram/Verilog_Vectors,462691176,Verilog,Verilog_Vectors,17,0,2022-02-23 10:45:28+00:00,[],None
796,https://github.com/sam2468sam/IC-contest.git,2022-02-25 09:37:52+00:00,,0,sam2468sam/IC-contest,463475521,Verilog,IC-contest,12,0,2022-02-25 09:40:17+00:00,[],None
797,https://github.com/Shivanesh13/Verilog_Lab.git,2022-02-25 10:15:31+00:00,Verilog Maven Lab codes are here,0,Shivanesh13/Verilog_Lab,463487022,Verilog,Verilog_Lab,5251,0,2022-02-25 10:19:46+00:00,[],None
798,https://github.com/navaneethans/spi_verilog.git,2022-02-26 05:56:20+00:00,,0,navaneethans/spi_verilog,463767702,Verilog,spi_verilog,4,0,2022-02-26 06:07:07+00:00,[],None
799,https://github.com/rahimmoosa/DE1-SOC_Pong_Game.git,2022-03-01 03:30:15+00:00,"A pong game in Verilog using the DE1-SOC FPGA (Cyclone V). Uses a PS2 Keyboard, and outputs to a VGA display.",0,rahimmoosa/DE1-SOC_Pong_Game,464730704,Verilog,DE1-SOC_Pong_Game,544,0,2022-03-01 03:32:20+00:00,[],None
800,https://github.com/grifatron/Lab5CA.git,2022-03-03 15:41:50+00:00,,0,grifatron/Lab5CA,465780508,Verilog,Lab5CA,23,0,2022-03-03 16:16:01+00:00,[],None
801,https://github.com/Steven-Beller/Simplified-AES.git,2022-02-09 08:22:41+00:00,A hardware implementation of this toy algorithm,0,Steven-Beller/Simplified-AES,457269843,Verilog,Simplified-AES,2,0,2023-05-26 04:31:00+00:00,[],None
802,https://github.com/lkibarra/criticalpath.git,2022-02-10 02:53:13+00:00,ECE 474 Assignment 1,0,lkibarra/criticalpath,457607940,Verilog,criticalpath,66,0,2022-02-10 02:55:54+00:00,[],None
803,https://github.com/yhs1202/DigitalLab_exp4.git,2022-02-04 02:09:00+00:00,"Implementation of 4-bit Adder, Subtractor",0,yhs1202/DigitalLab_exp4,455394634,Verilog,DigitalLab_exp4,1,0,2022-02-04 02:10:11+00:00,[],None
804,https://github.com/bespoke-silicon-group/bsg_pearls.git,2022-02-04 19:09:07+00:00,Open source IP blocks for SoCs and testing collateral. Often consists of compound instantiations of BaseJump STL or other blocks.,1,bespoke-silicon-group/bsg_pearls,455666203,Verilog,bsg_pearls,47,0,2023-02-17 04:48:28+00:00,[],https://api.github.com/licenses/bsd-3-clause
805,https://github.com/j9817208/RFML.git,2022-02-16 00:04:56+00:00,,0,j9817208/RFML,459791749,Verilog,RFML,0,0,2022-10-05 22:24:02+00:00,[],None
806,https://github.com/ipgtestrepos/soc3.git,2022-02-14 03:35:59+00:00,,0,ipgtestrepos/soc3,459004391,Verilog,soc3,98,0,2022-02-14 03:57:04+00:00,[],None
807,https://github.com/krishnaachyuth/miniSoC.git,2022-02-16 12:59:10+00:00,RISC-V based SOC design with PLL and 10-bit DAC using Open-Source EDA tools,0,krishnaachyuth/miniSoC,460005360,Verilog,miniSoC,285,0,2022-03-27 05:03:01+00:00,"['verilog', 'risc-v', 'hardware', 'fpga']",None
808,https://github.com/caleb-huning/github-upload.git,2022-02-08 00:54:36+00:00,,0,caleb-huning/github-upload,456732606,Verilog,github-upload,1,0,2022-02-08 01:24:56+00:00,[],None
809,https://github.com/TiNredmc/iCECapture.git,2022-02-06 16:38:53+00:00,project iCECapture. SUMP OLS compatible Logic analyzer based on iCE40LP1K CM36.,1,TiNredmc/iCECapture,456208408,Verilog,iCECapture,44,0,2022-02-06 16:40:08+00:00,[],https://api.github.com/licenses/gpl-3.0
810,https://github.com/MatanEck/Advanced-Computer-Architecture-Lab-4.git,2022-02-07 14:54:11+00:00,Processor Verilog Implementation,0,MatanEck/Advanced-Computer-Architecture-Lab-4,456549949,Verilog,Advanced-Computer-Architecture-Lab-4,221,0,2022-02-07 14:56:12+00:00,[],None
811,https://github.com/alessandropotenza/verilog-calculator.git,2022-02-07 02:34:49+00:00,,0,alessandropotenza/verilog-calculator,456333711,Verilog,verilog-calculator,14,0,2022-02-07 02:38:17+00:00,[],None
812,https://github.com/zgw598243565/Maxmin-filter.git,2022-02-08 07:28:25+00:00,"This is an FPGA-based Max/min filter for image processing, also known as corrosion and expansion",0,zgw598243565/Maxmin-filter,456827310,Verilog,Maxmin-filter,38,0,2022-02-08 07:30:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
813,https://github.com/Palacios1337/Lab3.git,2022-02-17 04:15:47+00:00,,0,Palacios1337/Lab3,460278202,Verilog,Lab3,4,0,2022-02-17 04:16:21+00:00,[],None
814,https://github.com/smSafiHaider/Physiotherapic-TRex-Game.git,2022-02-27 19:19:21+00:00,This is the game that we made as our final project for DLD course using verilog,1,smSafiHaider/Physiotherapic-TRex-Game,464230986,Verilog,Physiotherapic-TRex-Game,66958,0,2022-06-23 13:58:02+00:00,[],None
815,https://github.com/og0220ic/Processor.git,2022-02-22 16:35:01+00:00,,0,og0220ic/Processor,462384282,Verilog,Processor,11,0,2022-02-22 16:40:12+00:00,[],None
816,https://github.com/christopherSofusNielsen/chisel-examples-local.git,2022-02-28 20:43:00+00:00,,0,christopherSofusNielsen/chisel-examples-local,464638001,Verilog,chisel-examples-local,9130,0,2022-03-01 17:09:52+00:00,[],https://api.github.com/licenses/bsd-2-clause
817,https://github.com/yousefkhaled1750/32-bit-single-cycle-MIPS.git,2022-02-23 15:54:58+00:00,,0,yousefkhaled1750/32-bit-single-cycle-MIPS,462804236,Verilog,32-bit-single-cycle-MIPS,252,0,2022-03-05 13:45:15+00:00,[],None
818,https://github.com/minhquan186/fpu_verilog.git,2022-02-25 02:21:40+00:00,IEEE 754 Floating Point Unit written in Verilog,0,minhquan186/fpu_verilog,463368731,Verilog,fpu_verilog,20,0,2022-02-25 03:04:51+00:00,[],None
819,https://github.com/mperaza0714/6.111.git,2022-02-25 01:55:48+00:00,,0,mperaza0714/6.111,463362884,Verilog,6.111,56,0,2022-02-25 15:10:19+00:00,[],None
820,https://github.com/WorkkoutHW/HDL-practice.git,2022-03-04 05:13:13+00:00,,0,WorkkoutHW/HDL-practice,465991030,Verilog,HDL-practice,2,0,2022-03-04 05:14:36+00:00,[],None
821,https://github.com/AnaMitran/Maze.git,2022-03-04 09:27:25+00:00,Escaping a maze using Verilog,0,AnaMitran/Maze,466060876,Verilog,Maze,16,0,2022-03-12 01:29:07+00:00,[],None
822,https://github.com/dxiong2001/defender.git,2022-03-04 08:14:34+00:00,,0,dxiong2001/defender,466038357,Verilog,defender,26,0,2022-03-04 08:17:59+00:00,[],None
823,https://github.com/QuaATran/comp_arch_lab_4.git,2022-03-04 00:37:31+00:00,,0,QuaATran/comp_arch_lab_4,465930844,Verilog,comp_arch_lab_4,3,0,2022-03-04 00:38:26+00:00,[],None
824,https://github.com/hbelatikar/WiscSP-13.git,2022-03-05 18:32:30+00:00,RTL implementation of 16-Bit 5-stage in-order pipelined MIPS-like processor,0,hbelatikar/WiscSP-13,466536970,Verilog,WiscSP-13,1276,0,2022-03-05 18:48:59+00:00,[],None
825,https://github.com/fernandabucheri/lab-cd.git,2022-02-18 15:58:05+00:00,"Reposit√≥rio referente as atividades desenvolvidas na disciplina de ""Laborat√≥rio de Sistemas Computacionais: Circuitos Digitais"". ",0,fernandabucheri/lab-cd,460915123,Verilog,lab-cd,3239,0,2023-12-12 14:42:48+00:00,[],None
826,https://github.com/mrkrcc/Verilog-Examples.git,2022-03-07 15:12:25+00:00,,0,mrkrcc/Verilog-Examples,467145118,Verilog,Verilog-Examples,2983,0,2022-03-07 15:23:37+00:00,[],None
827,https://github.com/SoiyodSujon/My-file.git,2022-02-06 18:06:05+00:00,upload C V,0,SoiyodSujon/My-file,456230758,Verilog,My-file,1393,0,2022-02-06 18:06:58+00:00,[],None
828,https://github.com/yhs1202/DigitalLab_exp2.git,2022-02-04 01:52:48+00:00,Basic Verilog Experience,0,yhs1202/DigitalLab_exp2,455391569,Verilog,DigitalLab_exp2,1,0,2022-02-04 01:52:54+00:00,[],None
829,https://github.com/thebigshed/TinyFPGA_A2-7Segment.git,2022-02-06 08:40:37+00:00,,0,thebigshed/TinyFPGA_A2-7Segment,456097399,Verilog,TinyFPGA_A2-7Segment,498,0,2022-02-06 08:41:32+00:00,[],https://api.github.com/licenses/gpl-3.0
830,https://github.com/vikasaddanki2002/CompArch2022Moore1001Detector.git,2022-02-06 19:59:10+00:00,"Vikas Addanki, Comp Arch, Section 2 - Lab 2, ""1001"" Moore Detector",0,vikasaddanki2002/CompArch2022Moore1001Detector,456257596,Verilog,CompArch2022Moore1001Detector,93,0,2022-02-06 19:59:49+00:00,[],None
831,https://github.com/tspython/COEN21-COURSE-WORK.git,2022-02-04 06:56:12+00:00,,0,tspython/COEN21-COURSE-WORK,455450909,Verilog,COEN21-COURSE-WORK,13672,0,2022-04-16 21:57:49+00:00,[],None
832,https://github.com/jsahil730/cex-kc.git,2022-02-05 01:37:47+00:00,,1,jsahil730/cex-kc,455747611,Verilog,cex-kc,250065,0,2023-04-26 23:06:31+00:00,[],None
833,https://github.com/Shelby-dotcom/RISCV-Pipeline.git,2022-02-05 07:52:49+00:00,,0,Shelby-dotcom/RISCV-Pipeline,455809388,Verilog,RISCV-Pipeline,1443,0,2022-02-06 10:09:13+00:00,[],None
834,https://github.com/JTWilford/ee533_cpu.git,2022-02-13 04:11:13+00:00,,1,JTWilford/ee533_cpu,458706073,Verilog,ee533_cpu,14259,0,2023-09-27 05:04:14+00:00,[],None
835,https://github.com/sneakyaardvark/seven-segment.git,2022-02-11 04:40:30+00:00,university project,0,sneakyaardvark/seven-segment,458047849,Verilog,seven-segment,20,0,2022-03-01 01:41:49+00:00,[],https://api.github.com/licenses/gpl-3.0
836,https://github.com/alexmeirels/Protocolo-Diretorio-MSI.git,2022-02-09 14:42:23+00:00,Pr√°tica 5 da mat√©ria de Laborat√≥rio de Arquitetura de Computadores,0,alexmeirels/Protocolo-Diretorio-MSI,457398113,Verilog,Protocolo-Diretorio-MSI,1389,0,2022-02-09 14:51:54+00:00,[],None
837,https://github.com/M111nt/ICP-1-Matrics-Multi.git,2022-02-16 13:35:58+00:00,,0,M111nt/ICP-1-Matrics-Multi,460018643,Verilog,ICP-1-Matrics-Multi,1668,0,2022-03-06 14:00:07+00:00,[],None
838,https://github.com/Mohamed5620/uart.git,2022-02-16 12:34:17+00:00,,0,Mohamed5620/uart,459996685,Verilog,uart,5,0,2022-02-16 12:41:04+00:00,[],None
839,https://github.com/Chengwu0203/ICDC_SET.git,2022-02-16 11:58:29+00:00,,0,Chengwu0203/ICDC_SET,459984691,Verilog,ICDC_SET,734,0,2022-02-16 12:00:01+00:00,[],None
840,https://github.com/Charris16/EE477Project.git,2022-03-08 01:12:58+00:00,,0,Charris16/EE477Project,467316074,Verilog,EE477Project,286,0,2022-03-08 01:15:09+00:00,[],None
841,https://github.com/brsf11/SDR_Pad.git,2022-03-08 07:52:50+00:00,,0,brsf11/SDR_Pad,467414394,Verilog,SDR_Pad,51,0,2022-03-08 08:02:10+00:00,[],None
842,https://github.com/dotai315/Verilog_Learning.git,2022-03-08 19:29:21+00:00,,0,dotai315/Verilog_Learning,467648600,Verilog,Verilog_Learning,21,0,2022-03-08 19:30:22+00:00,[],None
843,https://github.com/hggmarks/IF675-CC.git,2022-03-06 00:11:16+00:00,Verilog components,0,hggmarks/IF675-CC,466596824,Verilog,IF675-CC,20,0,2022-03-06 02:11:45+00:00,[],None
844,https://github.com/seckingezer/Factorization-.git,2022-02-27 19:43:37+00:00,"Factorization of 8-bit positive integer using basic microprocessor structre (ALU , Register Block and Control Unit) which is coded in Verilog.  ",0,seckingezer/Factorization-,464236005,Verilog,Factorization-,16,0,2022-12-23 12:34:08+00:00,[],None
845,https://github.com/Shivanesh13/SPI.git,2022-03-01 05:40:41+00:00,,0,Shivanesh13/SPI,464758980,Verilog,SPI,3,0,2022-03-01 07:11:50+00:00,[],None
846,https://github.com/yujineuna/csed311.git,2022-03-01 13:22:07+00:00,"Computer Architecture, POSTECH 2021 Spring",0,yujineuna/csed311,464902117,Verilog,csed311,4075,0,2023-07-21 07:42:14+00:00,[],None
847,https://github.com/mistodinis/RISC-V.git,2022-03-05 12:39:01+00:00,RISC-V processor implementation,0,mistodinis/RISC-V,466449180,Verilog,RISC-V,122,0,2022-03-05 12:40:34+00:00,[],None
848,https://github.com/tsadarsh/verilog-practice.git,2022-03-09 11:28:48+00:00,Practice modules on FPGA Embedded System Design,0,tsadarsh/verilog-practice,467899092,Verilog,verilog-practice,40,0,2022-03-09 11:30:51+00:00,[],https://api.github.com/licenses/mit
849,https://github.com/Velz07/Alarm_Clock_Coverage.git,2022-03-09 17:19:10+00:00,,0,Velz07/Alarm_Clock_Coverage,468024556,Verilog,Alarm_Clock_Coverage,3462,0,2022-03-09 17:19:56+00:00,[],None
850,https://github.com/Ahmedsaied9/Digital-System.git,2022-03-07 13:02:22+00:00,It is responsible for doing some processing using ALU block on Register File stored data to generate byte data       then add CRC bits to generate a packet and send it using Serial Communication Protocol UART    ,0,Ahmedsaied9/Digital-System,467096555,Verilog,Digital-System,8,0,2022-03-07 13:03:54+00:00,[],None
851,https://github.com/Gaveroid/ECE09243-Lab5.git,2022-03-10 21:41:04+00:00,"Lab 5 for ECE09243, a 256x32 RAM module. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab5,468518932,Verilog,ECE09243-Lab5,6,0,2022-03-10 22:47:43+00:00,[],None
852,https://github.com/jakeeis/Spartan-Edge-Accelerator-RISC-V-CPU.git,2022-03-10 22:47:53+00:00,,0,jakeeis/Spartan-Edge-Accelerator-RISC-V-CPU,468534260,Verilog,Spartan-Edge-Accelerator-RISC-V-CPU,11,0,2022-03-10 22:55:40+00:00,[],None
853,https://github.com/navaneethans/Bitmap2lcd_font_generation.git,2022-02-25 06:48:41+00:00,Font generation in verilog,0,navaneethans/Bitmap2lcd_font_generation,463428000,Verilog,Bitmap2lcd_font_generation,377,0,2022-02-25 07:31:10+00:00,[],None
854,https://github.com/GuFangYi/IC_contest.git,2022-02-25 09:28:16+00:00,,0,GuFangYi/IC_contest,463472829,Verilog,IC_contest,15,0,2022-02-25 09:34:11+00:00,[],None
855,https://github.com/ipgtestrepos/ipC.git,2022-02-14 04:02:11+00:00,,0,ipgtestrepos/ipC,459009890,Verilog,ipC,69,0,2022-02-14 04:04:15+00:00,[],None
856,https://github.com/ipgtestrepos/ipD.git,2022-02-14 03:01:19+00:00,,0,ipgtestrepos/ipD,458997006,Verilog,ipD,65,0,2022-02-14 03:57:22+00:00,[],None
857,https://github.com/yueguonimeijian/first_repository.git,2022-02-25 02:43:04+00:00,ÁªÉ‰π†ÂàõÂª∫‰ªìÂ∫ì,0,yueguonimeijian/first_repository,463373447,Verilog,first_repository,3,0,2022-02-25 12:42:21+00:00,[],None
858,https://github.com/varghese-rahul/glift_project.git,2022-02-24 23:26:06+00:00,,1,varghese-rahul/glift_project,463332621,Verilog,glift_project,31,0,2022-03-18 04:42:37+00:00,[],None
859,https://github.com/hong1019tu/IC2019.git,2022-02-17 08:24:52+00:00,,0,hong1019tu/IC2019,460344162,Verilog,IC2019,10,0,2022-02-17 08:25:25+00:00,[],None
860,https://github.com/BenzeneAlcohol/ECE-Labs.git,2022-02-14 12:49:09+00:00,ECE - Digital System Design + Analog Electronics Lab + Analog and Digital Communications Lab,0,BenzeneAlcohol/ECE-Labs,459159832,Verilog,ECE-Labs,7228,0,2022-02-14 12:51:50+00:00,[],None
861,https://github.com/COMPUBRODY/contador_0_to_9675.git,2022-02-17 07:09:37+00:00,HDL in Verilog that count from 0 to 9675,0,COMPUBRODY/contador_0_to_9675,460321095,Verilog,contador_0_to_9675,7830,0,2022-02-17 09:49:01+00:00,[],None
862,https://github.com/Ranaihab/Arithmetic-Logic-Unit.git,2022-02-21 13:39:36+00:00,Implement an ALU Using Verilog,0,Ranaihab/Arithmetic-Logic-Unit,461878119,Verilog,Arithmetic-Logic-Unit,3,0,2022-02-21 14:15:21+00:00,[],None
863,https://github.com/OmarAlHaj24/4-Bit-Arithmetic-Logic-Unit.git,2022-02-21 14:18:49+00:00,A 4 Bit Arithmetic Logic Unit implemented using Verilog for the Computer Architecture class.,0,OmarAlHaj24/4-Bit-Arithmetic-Logic-Unit,461893056,Verilog,4-Bit-Arithmetic-Logic-Unit,2,0,2022-02-21 14:22:16+00:00,[],None
864,https://github.com/JoyJi99/processor.git,2022-02-21 15:25:53+00:00,,0,JoyJi99/processor,461919565,Verilog,processor,10037,0,2022-02-21 15:37:40+00:00,[],None
865,https://github.com/CarlosM96/FullMode_box.git,2022-02-22 18:12:14+00:00,,0,CarlosM96/FullMode_box,462419505,Verilog,FullMode_box,69,0,2022-02-22 18:12:23+00:00,[],None
866,https://github.com/RusanovskiyBV/Advanced-Embedded-System-Design-Flow-on-Zynq.git,2022-02-20 16:51:05+00:00,,0,RusanovskiyBV/Advanced-Embedded-System-Design-Flow-on-Zynq,461552248,Verilog,Advanced-Embedded-System-Design-Flow-on-Zynq,11817,0,2022-02-20 16:51:23+00:00,[],None
867,https://github.com/JasonHuang2000/riscv-pipelined-cpu.git,2022-02-28 16:30:31+00:00,,0,JasonHuang2000/riscv-pipelined-cpu,464559763,Verilog,riscv-pipelined-cpu,12,0,2022-02-28 16:30:37+00:00,[],None
868,https://github.com/Exxcalibur/UVM-ethernet.git,2022-02-28 17:49:52+00:00,,0,Exxcalibur/UVM-ethernet,464586315,Verilog,UVM-ethernet,38,0,2022-02-28 18:45:59+00:00,[],None
869,https://github.com/Bsopngwi/lab1.git,2022-02-28 18:14:20+00:00,,0,Bsopngwi/lab1,464594004,Verilog,lab1,20,0,2022-04-14 21:38:40+00:00,[],None
870,https://github.com/seyyedh/parallel_sorting.git,2022-02-28 07:36:07+00:00,Implementation of sorting algorithm on mesh architecture,0,seyyedh/parallel_sorting,464382597,Verilog,parallel_sorting,7,0,2022-05-11 08:34:00+00:00,[],None
871,https://github.com/mam547/Booth-Multiplier.git,2022-03-04 01:14:11+00:00,Booth multiplier code for Digital Logic Laboratory.,0,mam547/Booth-Multiplier,465938264,Verilog,Booth-Multiplier,689,0,2022-03-04 01:38:19+00:00,[],None
872,https://github.com/KajalT9/Advanced-Encryption-Sandard-FPGA.git,2022-03-04 04:56:53+00:00,,0,KajalT9/Advanced-Encryption-Sandard-FPGA,465987556,Verilog,Advanced-Encryption-Sandard-FPGA,250,0,2022-03-04 16:51:57+00:00,"['fpga', 'vivado', 'hdl', 'verilog', 'aes-encryption', 'ece']",None
873,https://github.com/bhargav-vamshi/CMOS-Full-Adder.git,2022-03-01 07:37:25+00:00,,0,bhargav-vamshi/CMOS-Full-Adder,464790699,Verilog,CMOS-Full-Adder,476,0,2022-03-01 08:13:45+00:00,[],None
874,https://github.com/Kapil-Shyam-M/ShaktiMAAN-VeriPy.git,2022-03-03 06:55:05+00:00,This Repo contains Verification Codes for the ShaktiMAAN modules created using cocoTb in Python.,0,Kapil-Shyam-M/ShaktiMAAN-VeriPy,465603510,Verilog,ShaktiMAAN-VeriPy,710,0,2022-03-03 07:06:02+00:00,[],None
875,https://github.com/olivia-leggio/ECE350-Processor.git,2022-03-05 01:27:19+00:00,,0,olivia-leggio/ECE350-Processor,466318112,Verilog,ECE350-Processor,19889,0,2022-03-28 19:18:01+00:00,[],None
876,https://github.com/rui-min/ComputerOrganization_Verilog.git,2022-03-04 22:17:58+00:00,Labs for basic circuits written in Verilog,0,rui-min/ComputerOrganization_Verilog,466285646,Verilog,ComputerOrganization_Verilog,323,0,2022-03-04 22:19:28+00:00,[],None
877,https://github.com/psrpsrpsr/adder4.git,2022-02-19 06:38:21+00:00,‰∏≤Ë°åÂõõ‰ΩçÂä†Ê≥ïÂô®,0,psrpsrpsr/adder4,461109081,Verilog,adder4,3,0,2022-02-19 06:40:16+00:00,[],None
878,https://github.com/sam2468sam/AI_on_Chip.git,2022-02-14 04:32:20+00:00,,0,sam2468sam/AI_on_Chip,459016083,Verilog,AI_on_Chip,165,0,2023-12-23 03:53:00+00:00,[],None
879,https://github.com/ikbalavsar/Counters.git,2022-03-06 19:07:01+00:00,8-Bit / 16-Bit Counters,0,ikbalavsar/Counters,466830710,Verilog,Counters,139,0,2022-03-06 19:15:42+00:00,[],None
880,https://github.com/Hueppy/verilog-projects.git,2022-03-07 09:48:28+00:00,,0,Hueppy/verilog-projects,467033237,Verilog,verilog-projects,5,0,2022-03-07 09:50:06+00:00,[],None
881,https://github.com/alihusain01/lab6-ECE385.git,2022-03-09 05:35:22+00:00,,0,alihusain01/lab6-ECE385,467791413,Verilog,lab6-ECE385,71096,0,2022-03-10 00:18:34+00:00,[],None
882,https://github.com/tux2603/lfsr.git,2022-03-08 23:08:14+00:00,A linear feedback shift register simulated in verilog and then implmented in kicad,0,tux2603/lfsr,467704681,Verilog,lfsr,951,0,2022-03-08 23:08:23+00:00,[],None
883,https://github.com/adrianwong9999/ELEC374.git,2022-03-09 00:01:33+00:00,,0,adrianwong9999/ELEC374,467716180,Verilog,ELEC374,27,0,2022-03-09 00:03:00+00:00,[],None
884,https://github.com/maximyudayev/CA-RISC-V.git,2022-03-10 15:22:23+00:00,,0,maximyudayev/CA-RISC-V,468398889,Verilog,CA-RISC-V,5713,0,2022-03-10 15:31:23+00:00,[],None
885,https://github.com/glennfrey/FSM_in_ASIC_with_RF_Transmitter_using_esim.git,2022-03-10 14:34:32+00:00,Mixed Signal Marathon using eSim,0,glennfrey/FSM_in_ASIC_with_RF_Transmitter_using_esim,468380275,Verilog,FSM_in_ASIC_with_RF_Transmitter_using_esim,21280,0,2022-04-04 16:32:25+00:00,[],None
886,https://github.com/Kane-ouvic/ComputerOrganization.git,2022-03-02 03:19:49+00:00,,0,Kane-ouvic/ComputerOrganization,465141090,Verilog,ComputerOrganization,105,0,2022-07-03 08:04:00+00:00,[],None
887,https://github.com/537Cheese/LAB4.git,2022-03-02 03:04:35+00:00,,0,537Cheese/LAB4,465137520,Verilog,LAB4,2,0,2022-03-02 03:08:23+00:00,[],None
888,https://github.com/TheShortDuck/caravel_chipdesign.git,2022-02-18 11:33:32+00:00,,0,TheShortDuck/caravel_chipdesign,460827589,Verilog,caravel_chipdesign,50028,0,2022-02-18 11:37:37+00:00,[],https://api.github.com/licenses/apache-2.0
889,https://github.com/108062138/LOGICLAB02.git,2022-02-20 10:15:05+00:00,,0,108062138/LOGICLAB02,461449913,Verilog,LOGICLAB02,1,0,2022-02-20 10:15:53+00:00,[],None
890,https://github.com/RakshithR-BMS/LD-AAT.git,2022-02-20 16:06:40+00:00,,0,RakshithR-BMS/LD-AAT,461540248,Verilog,LD-AAT,1003,0,2022-02-20 16:09:35+00:00,[],None
891,https://github.com/psrpsrpsr/Fadd.git,2022-02-19 06:03:35+00:00,ÂÖ®Âä†Âô®,0,psrpsrpsr/Fadd,461102392,Verilog,Fadd,3,0,2022-02-19 06:23:46+00:00,[],None
892,https://github.com/silverchris/MC68681_Verilog.git,2022-02-26 20:16:04+00:00,,0,silverchris/MC68681_Verilog,463956614,Verilog,MC68681_Verilog,12,0,2022-02-26 20:19:13+00:00,[],None
893,https://github.com/jonahalmn/single-cycle-rv64.git,2022-02-22 18:09:46+00:00,,0,jonahalmn/single-cycle-rv64,462418631,Verilog,single-cycle-rv64,12,0,2022-02-22 18:11:54+00:00,[],None
894,https://github.com/WillyChennnn/E_ICC2019_priliminary_univ_cell_based.git,2022-02-21 16:00:20+00:00,,0,WillyChennnn/E_ICC2019_priliminary_univ_cell_based,461932691,Verilog,E_ICC2019_priliminary_univ_cell_based,1093,0,2022-02-21 16:02:24+00:00,[],None
895,https://github.com/WillyChennnn/E_ICC2018_priliminary_univ_cell_based.git,2022-02-21 15:47:57+00:00,,0,WillyChennnn/E_ICC2018_priliminary_univ_cell_based,461928185,Verilog,E_ICC2018_priliminary_univ_cell_based,826,0,2022-02-21 15:56:44+00:00,[],None
896,https://github.com/skoranne/VLSI_DESIGN.git,2022-02-27 21:53:17+00:00,Experiments with VLSI DESIGN,0,skoranne/VLSI_DESIGN,464262626,Verilog,VLSI_DESIGN,1,0,2022-09-20 05:54:25+00:00,[],None
897,https://github.com/jeffrey82221/verilog_proj.git,2022-02-27 13:24:28+00:00,My verilog code ,0,jeffrey82221/verilog_proj,464143406,Verilog,verilog_proj,10,0,2022-02-27 13:25:26+00:00,[],https://api.github.com/licenses/mit
898,https://github.com/Nadiam75/MIPS_CA_lab.git,2022-02-06 13:50:37+00:00,MIPS Processor for Computer Architecture Lab on DE2 board,0,Nadiam75/MIPS_CA_lab,456164129,Verilog,MIPS_CA_lab,14,0,2022-02-06 13:54:23+00:00,[],None
899,https://github.com/hyeinlee725/Verilog_study.git,2022-02-07 07:20:32+00:00,Study and practice Verilog.,0,hyeinlee725/Verilog_study,456398592,Verilog,Verilog_study,8616,0,2022-02-11 06:42:29+00:00,[],None
900,https://github.com/mohammadsaadati80/Digital-Logic-Design-Laboratory-Course-Projects.git,2022-02-10 10:11:48+00:00,"Digital Logic Design Laboratory Course Projects, University of Tehran",0,mohammadsaadati80/Digital-Logic-Design-Laboratory-Course-Projects,457727248,Verilog,Digital-Logic-Design-Laboratory-Course-Projects,32424,0,2022-02-14 18:13:34+00:00,[],None
901,https://github.com/memaghraby/CNN-LogicDesign2.git,2022-02-10 21:26:59+00:00,,0,memaghraby/CNN-LogicDesign2,457952856,Verilog,CNN-LogicDesign2,7843,0,2022-02-10 21:57:45+00:00,[],None
902,https://github.com/AtVict0r/cet4805-spring-2021-projects.git,2022-02-10 00:29:31+00:00,,0,AtVict0r/cet4805-spring-2021-projects,457575350,Verilog,cet4805-spring-2021-projects,28889,0,2023-08-23 17:18:25+00:00,[],None
903,https://github.com/SergioHdzReyes/verilog_course.git,2022-02-08 05:11:33+00:00,Repositorio de tareas sobre los temas vistos acerca de Verilog HDL,0,SergioHdzReyes/verilog_course,456791631,Verilog,verilog_course,4625,0,2022-02-08 05:47:27+00:00,[],https://api.github.com/licenses/gpl-3.0
904,https://github.com/JieHong-Liu/REAL-TIME-SKIN-DETECTION-IMPLMENTED-ON-FPGA.git,2022-02-06 10:39:27+00:00,ISD LAB practice,0,JieHong-Liu/REAL-TIME-SKIN-DETECTION-IMPLMENTED-ON-FPGA,456120900,Verilog,REAL-TIME-SKIN-DETECTION-IMPLMENTED-ON-FPGA,796,0,2022-04-01 15:44:37+00:00,['digital-image-processing'],None
905,https://github.com/thisisyuan/breakout-game-FPGA.git,2022-02-06 15:39:22+00:00,A classic breakout game implemented on FPGA,0,thisisyuan/breakout-game-FPGA,456192821,Verilog,breakout-game-FPGA,844,0,2022-03-18 13:20:03+00:00,[],None
906,https://github.com/karastratton/CompArch.git,2022-02-05 14:56:56+00:00,,0,karastratton/CompArch,455899245,Verilog,CompArch,2,0,2022-02-05 14:58:27+00:00,[],None
907,https://github.com/linuspauling1/LSM.git,2022-02-14 16:16:04+00:00,Load-store machine,0,linuspauling1/LSM,459233267,Verilog,LSM,159,0,2022-02-14 16:19:56+00:00,[],https://api.github.com/licenses/gpl-2.0
908,https://github.com/betocool-prog/picosoc_step_02.git,2022-02-16 13:32:42+00:00,Adding a simple counter and a UART interface to the SOC,0,betocool-prog/picosoc_step_02,460017448,Verilog,picosoc_step_02,47,0,2022-02-16 13:36:02+00:00,[],None
909,https://github.com/hong1019tu/IC2018-final.git,2022-02-17 08:27:21+00:00,,0,hong1019tu/IC2018-final,460345075,Verilog,IC2018-final,1,0,2022-02-17 08:27:54+00:00,[],None
910,https://github.com/hong1019tu/IC2018-gra.git,2022-02-17 08:23:56+00:00,,0,hong1019tu/IC2018-gra,460343836,Verilog,IC2018-gra,5,0,2022-02-17 08:24:41+00:00,[],None
911,https://github.com/atoumdesign/VHDL_101.git,2022-02-28 20:40:25+00:00,,0,atoumdesign/VHDL_101,464637312,Verilog,VHDL_101,2345,0,2022-03-16 17:30:22+00:00,[],None
912,https://github.com/Marlone-Princeton/caravelproj_test.git,2022-02-25 10:44:14+00:00,,0,Marlone-Princeton/caravelproj_test,463495128,Verilog,caravelproj_test,5537,0,2022-11-30 23:58:54+00:00,[],https://api.github.com/licenses/apache-2.0
913,https://github.com/MasterBabol/simple-counter.git,2022-02-25 11:50:37+00:00,,1,MasterBabol/simple-counter,463513414,Verilog,simple-counter,3,0,2022-02-25 11:51:47+00:00,[],None
914,https://github.com/navaneethans/VGA_display.git,2022-02-25 08:23:48+00:00,,0,navaneethans/VGA_display,463453895,Verilog,VGA_display,3,0,2022-02-25 08:24:50+00:00,[],None
915,https://github.com/psrpsrpsr/ahead_adder4.git,2022-02-19 06:45:08+00:00,4‰ΩçË∂ÖÂâçËøõ‰ΩçÂä†Ê≥ïÂô®,0,psrpsrpsr/ahead_adder4,461110350,Verilog,ahead_adder4,3,0,2024-02-27 10:56:44+00:00,[],None
916,https://github.com/lardie35/ca_lab2.git,2022-02-13 22:07:08+00:00,Lab 2 for Computer Architecture,0,lardie35/ca_lab2,458944032,Verilog,ca_lab2,2,0,2022-02-14 00:00:59+00:00,[],None
917,https://github.com/Gaveroid/ECE09243-Lab3.git,2022-02-17 20:55:14+00:00,"Lab 3 for ECE09243, 32x32 register in Verilog. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab3,460605011,Verilog,ECE09243-Lab3,11,0,2022-03-10 22:47:29+00:00,[],None
918,https://github.com/COMPUBRODY/fpga_debouncer.git,2022-02-19 04:33:26+00:00,Modulo para evitar Ruido en Swiches o botones,0,COMPUBRODY/fpga_debouncer,461086546,Verilog,fpga_debouncer,7605,0,2022-02-21 02:21:06+00:00,[],https://api.github.com/licenses/mit
919,https://github.com/grifatron/Lab4CA.git,2022-02-17 16:35:42+00:00,,0,grifatron/Lab4CA,460518916,Verilog,Lab4CA,10,0,2022-02-17 16:40:19+00:00,[],None
920,https://github.com/patwarind/Conventional_Algorithm_for_Multiplication.git,2022-02-23 22:49:21+00:00,Implementation of conventional algorithm for polynomial multiplication,0,patwarind/Conventional_Algorithm_for_Multiplication,462931718,Verilog,Conventional_Algorithm_for_Multiplication,558,0,2022-02-23 23:16:03+00:00,[],None
921,https://github.com/jpperezm/DDP_2022.git,2022-02-23 10:05:31+00:00,Dise√±o de Procesadores,0,jpperezm/DDP_2022,462679068,Verilog,DDP_2022,2284,0,2022-02-23 10:40:35+00:00,[],None
922,https://github.com/JasonOsborn/Convolution.git,2022-03-08 23:48:35+00:00,,0,JasonOsborn/Convolution,467712934,Verilog,Convolution,124,0,2022-05-03 23:57:29+00:00,[],None
923,https://github.com/vignesh24g/verilog-.git,2022-03-09 11:53:32+00:00,HDL programs for lab courses,0,vignesh24g/verilog-,467906611,Verilog,verilog-,1172,0,2022-03-09 11:56:07+00:00,[],None
924,https://github.com/b-aishpatil/Design-and-Simulation-of-Frequency-Divider-Circuit.git,2022-03-09 13:10:36+00:00,,0,b-aishpatil/Design-and-Simulation-of-Frequency-Divider-Circuit,467931975,Verilog,Design-and-Simulation-of-Frequency-Divider-Circuit,2394,0,2022-03-09 17:06:42+00:00,[],None
925,https://github.com/farit235/MPSIS.git,2022-03-02 19:23:20+00:00,,0,farit235/MPSIS,465440748,Verilog,MPSIS,130,0,2022-03-02 19:24:12+00:00,[],None
926,https://github.com/nnmai-3108/ASMD-multiplier.git,2022-03-02 14:29:19+00:00,"‚Ä¢ Input: 2 n-bit binary numbers A, B ‚Ä¢ Output: product of 2 numbers A and B‚Ä¢ Finite State Machine with Datapath (FSMD) ‚Ä¢ Parameterized binary multiplier",0,nnmai-3108/ASMD-multiplier,465340014,Verilog,ASMD-multiplier,579,0,2022-12-12 15:38:19+00:00,[],None
927,https://github.com/Goshisanniichi/ALU.git,2022-03-03 23:12:32+00:00,,0,Goshisanniichi/ALU,465914139,Verilog,ALU,3,0,2022-03-03 23:14:21+00:00,[],None
928,https://github.com/prajwalgekkouga/XOR_Inference_TsetlinMachine.git,2022-03-10 14:04:11+00:00,Verilog Modelling of the Inference structure of Tsetlin Machine algorithm using XOR relation for testing.,0,prajwalgekkouga/XOR_Inference_TsetlinMachine,468367598,Verilog,XOR_Inference_TsetlinMachine,2,0,2022-03-10 14:09:24+00:00,[],None
929,https://github.com/theja-agaram/Up-Counter.git,2022-03-06 11:45:52+00:00,,0,theja-agaram/Up-Counter,466720802,Verilog,Up-Counter,1013,0,2022-03-08 06:14:12+00:00,[],None
930,https://github.com/Fe-56/50.002-Computation-Structures---1D-Project-16-bit-ALU.git,2022-03-08 01:57:42+00:00,"This repository contains the code for 16-bit ALU, as well as the tester (including FSM and ROMs) to test the various functionalities of the ALU. For 50.002 Computation Structures 1D Project Checkoff. Done by Group 1.",0,Fe-56/50.002-Computation-Structures---1D-Project-16-bit-ALU,467326624,Verilog,50.002-Computation-Structures---1D-Project-16-bit-ALU,2176,0,2022-03-12 09:42:53+00:00,[],None
931,https://github.com/yhs1202/DigitalLab_exp3.git,2022-02-04 02:00:28+00:00,Implementation of Combinational Circuit,0,yhs1202/DigitalLab_exp3,455392977,Verilog,DigitalLab_exp3,2,0,2022-02-04 02:02:28+00:00,[],None
932,https://github.com/iholguin6/Digital-Systems--Design-2.git,2022-02-04 02:05:15+00:00,"Labs for the course will be stored here, Digital Systems 2 will be developed in Verilog and in Vivado environment",0,iholguin6/Digital-Systems--Design-2,455393922,Verilog,Digital-Systems--Design-2,992,0,2022-02-04 03:53:13+00:00,[],None
933,https://github.com/zgw598243565/ImageCreate.git,2022-02-08 03:10:59+00:00,There is a module for creating images,0,zgw598243565/ImageCreate,456764167,Verilog,ImageCreate,4,0,2022-02-08 03:11:47+00:00,[],https://api.github.com/licenses/bsd-3-clause
934,https://github.com/Tonix22/FPGA_CUSTOM_UART.git,2022-03-02 22:00:03+00:00,Custom UART,0,Tonix22/FPGA_CUSTOM_UART,465482462,Verilog,FPGA_CUSTOM_UART,5545,0,2022-03-11 20:45:02+00:00,[],None
935,https://github.com/ajebec33/Lab4-ALU-.git,2022-03-02 03:18:08+00:00,,0,ajebec33/Lab4-ALU-,465140676,Verilog,Lab4-ALU-,10,0,2022-03-02 03:38:00+00:00,[],None
936,https://github.com/dillmw/lab4_comparch.git,2022-03-02 05:19:28+00:00,,0,dillmw/lab4_comparch,465167287,Verilog,lab4_comparch,1,0,2022-03-02 05:20:59+00:00,[],None
937,https://github.com/5ei74R0/course_archive-com-arch.git,2022-03-02 06:03:48+00:00,Archive of verilog source files created in the course at the univ.,0,5ei74R0/course_archive-com-arch,465177861,Verilog,course_archive-com-arch,10,0,2022-03-13 05:54:54+00:00,[],None
938,https://github.com/kwiltsey/Lab-4.git,2022-03-03 03:20:50+00:00,,0,kwiltsey/Lab-4,465552585,Verilog,Lab-4,6,0,2022-03-03 22:23:23+00:00,[],None
939,https://github.com/DrJosh9000/mac2hdmi.git,2022-02-27 05:34:21+00:00,My own attempts at using FPGAs to capture Macintosh Plus video output.,0,DrJosh9000/mac2hdmi,464047548,Verilog,mac2hdmi,65,0,2022-02-27 05:58:34+00:00,[],https://api.github.com/licenses/apache-2.0
940,https://github.com/rileydturner/basys3-reaction-game.git,2022-02-24 05:19:51+00:00,SDSU Final Lab Project using Basys3 board.,0,rileydturner/basys3-reaction-game,463018590,Verilog,basys3-reaction-game,749,0,2022-02-27 02:33:51+00:00,[],None
941,https://github.com/Poojasharma1301/Elevator.git,2022-02-26 19:30:57+00:00,,0,Poojasharma1301/Elevator,463947567,Verilog,Elevator,1,0,2022-02-26 19:32:17+00:00,[],None
942,https://github.com/dnjayasinghe/UCloD.git,2022-02-27 09:41:18+00:00,,0,dnjayasinghe/UCloD,464094143,Verilog,UCloD,37,0,2022-02-27 09:42:17+00:00,[],https://api.github.com/licenses/mit
943,https://github.com/ahadali-10x/RISC-V-Pipeline-5-Stage-Processor.git,2022-02-27 12:02:43+00:00,,0,ahadali-10x/RISC-V-Pipeline-5-Stage-Processor,464124470,Verilog,RISC-V-Pipeline-5-Stage-Processor,418,0,2022-02-27 12:03:50+00:00,[],None
944,https://github.com/antares511/vlsi-arch.git,2022-02-26 07:11:41+00:00,,0,antares511/vlsi-arch,463781954,Verilog,vlsi-arch,52,0,2022-02-26 09:18:48+00:00,[],None
945,https://github.com/arighnadebkiit/design-space-exploration-matrix-convolution-operation.git,2022-02-25 14:06:56+00:00,,0,arighnadebkiit/design-space-exploration-matrix-convolution-operation,463555432,Verilog,design-space-exploration-matrix-convolution-operation,1646,0,2022-02-25 14:14:50+00:00,[],https://api.github.com/licenses/gpl-3.0
946,https://github.com/tarung65/NNTORTKL.git,2022-03-05 21:08:34+00:00,Project to convert Neural Network to RTL(Vetilog),0,tarung65/NNTORTKL,466568251,Verilog,NNTORTKL,53,0,2022-03-27 18:34:40+00:00,[],None
947,https://github.com/ryanholz/VLSI2Project.git,2022-03-04 23:55:29+00:00,,2,ryanholz/VLSI2Project,466303148,Verilog,VLSI2Project,224,0,2022-04-19 20:44:15+00:00,[],None
948,https://github.com/LucasZatta/DirectoryBasedCacheCoherence.git,2022-02-09 22:57:51+00:00,College project. Subject: Computer Architecture and Organization II,0,LucasZatta/DirectoryBasedCacheCoherence,457555925,Verilog,DirectoryBasedCacheCoherence,17,0,2023-03-23 20:27:45+00:00,[],None
949,https://github.com/ajoucircuit/AES-RSA.git,2022-02-15 07:41:24+00:00,,0,ajoucircuit/AES-RSA,459476580,Verilog,AES-RSA,1010,0,2022-02-15 07:42:24+00:00,[],None
950,https://github.com/nicks96432/CA2021fall.git,2022-02-15 02:53:21+00:00,,0,nicks96432/CA2021fall,459404694,Verilog,CA2021fall,8669,0,2023-09-09 02:36:16+00:00,[],None
951,https://github.com/Chengwu0203/ICDC_LBP.git,2022-02-17 06:17:09+00:00,,1,Chengwu0203/ICDC_LBP,460306277,Verilog,ICDC_LBP,742,0,2022-02-18 07:56:49+00:00,[],None
952,https://github.com/hong1019tu/IC2005.git,2022-02-17 08:04:59+00:00,,0,hong1019tu/IC2005,460337676,Verilog,IC2005,1,0,2022-02-17 08:09:55+00:00,[],None
953,https://github.com/hong1019tu/IC2020.git,2022-02-17 08:25:38+00:00,,0,hong1019tu/IC2020,460344440,Verilog,IC2020,1,0,2022-02-17 08:26:08+00:00,[],None
954,https://github.com/Ronan-Harkins/COMarch_Lab4.git,2022-03-01 15:58:49+00:00,,0,Ronan-Harkins/COMarch_Lab4,464960640,Verilog,COMarch_Lab4,3,0,2022-03-01 16:00:33+00:00,[],None
