Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Nov 19 19:50:16 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ModMul_timing_summary_routed.rpt -pb ModMul_timing_summary_routed.pb -rpx ModMul_timing_summary_routed.rpx -warn_on_violation
| Design            : ModMul
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check      192         
TIMING-18  Warning   Missing input or output delay  243         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (195)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (195)
--------------------------------
 There are 195 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                 2832        0.006        0.000                      0                 2832        0.968        0.000                       0                  1305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.007        0.000                      0                 2832        0.006        0.000                      0                 2832        0.968        0.000                       0                  1305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 1.139ns (37.954%)  route 1.862ns (62.046%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 4.923 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.155ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.459 r  mul_z4/out_reg_i_61/O[7]
                         net (fo=1, routed)           0.337     3.796    mul_z4/z3_sub[23]
    SLICE_X126Y126       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     3.886 r  mul_z4/out_reg_i_16__0/O
                         net (fo=1, routed)           0.013     3.899    mul_z4/out_reg_i_16__0_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.091 r  mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     4.117    mul_z4/out_reg_i_4__0_n_0
    SLICE_X126Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.233 r  mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.410     4.643    mul_z4/out_reg_i_3_n_10
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.798 r  mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.824    mul_z4/out_reg_i_1__0_n_0
    SLICE_X125Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.839 r  mul_z4/out_reg_i_2__1/CO[7]
                         net (fo=1, routed)           0.026     4.865    mul_z4/out_reg_i_2__1_n_0
    SLICE_X125Y130       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     4.928 r  mul_z4/out_reg_i_1__1/O[0]
                         net (fo=2, routed)           0.341     5.269    mul_w3/mul_0/z[14]_alias
    SLICE_X123Y132       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.146     4.923    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X123Y132       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp/C
                         clock pessimism              0.363     5.286    
                         clock uncertainty           -0.035     5.251    
    SLICE_X123Y132       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.276    mul_w3/mul_0/out_reg_i_22__3_psdsp
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp_13/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 1.095ns (37.837%)  route 1.799ns (62.163%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 4.819 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.429 r  mul_z4/out_reg_i_61/O[4]
                         net (fo=1, routed)           0.325     3.754    mul_z4/z3_sub[20]
    SLICE_X126Y125       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.852 r  mul_z4/out_reg_i_48/O
                         net (fo=1, routed)           0.022     3.874    mul_z4/out_reg_i_48_n_0
    SLICE_X126Y125       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.033 r  mul_z4/out_reg_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.059    mul_z4/out_reg_i_4_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.175 r  mul_z4/out_reg_i_4__0/O[5]
                         net (fo=1, routed)           0.361     4.536    mul_z4/out_reg_i_4__0_n_10
    SLICE_X125Y127       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.691 r  mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.717    mul_z4/out_reg_i_2__0_n_0
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     4.806 r  mul_z4/out_reg_i_1__0/O[3]
                         net (fo=2, routed)           0.356     5.162    mul_w3/mul_0/z[1]_alias
    SLICE_X123Y130       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.042     4.819    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X123Y130       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_13/C
                         clock pessimism              0.364     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X123Y130       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.172    mul_w3/mul_0/out_reg_i_22__3_psdsp_13
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 pipe_w0_sub/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.456ns (50.132%)  route 1.448ns (49.868%))
  Logic Levels:           16  (CARRY8=12 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 4.831 - 3.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.171ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.195     2.267    pipe_w0_sub/clk_IBUF_BUFG
    SLICE_X121Y129       FDRE                                         r  pipe_w0_sub/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y129       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.345 r  pipe_w0_sub/out_reg[20]/Q
                         net (fo=2, routed)           0.170     2.514    pipe_w0_sub/out_reg_n_0_[20]
    SLICE_X121Y129       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.638 r  pipe_w0_sub/M_reg[24]_i_40/O
                         net (fo=1, routed)           0.014     2.652    pipe_w0_sub/M_reg[24]_i_40_n_0
    SLICE_X121Y129       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.808 r  pipe_w0_sub/M_reg_reg[24]_i_36/CO[7]
                         net (fo=1, routed)           0.026     2.834    pipe_w0_sub/M_reg_reg[24]_i_36_n_0
    SLICE_X121Y130       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.849 r  pipe_w0_sub/M_reg_reg[32]_i_36/CO[7]
                         net (fo=1, routed)           0.026     2.875    pipe_r/CO[0]
    SLICE_X121Y131       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.991 r  pipe_r/M_reg_reg[40]_i_36/O[5]
                         net (fo=1, routed)           0.183     3.174    delay_z/r_t[21]
    SLICE_X120Y131       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.263 r  delay_z/M_reg[40]_i_22/O
                         net (fo=1, routed)           0.011     3.274    delay_z/M_reg[40]_i_22_n_0
    SLICE_X120Y131       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.429 r  delay_z/M_reg_reg[40]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.455    delay_z/M_reg_reg[40]_i_18_n_0
    SLICE_X120Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.571 r  delay_z/M_reg_reg[47]_i_15/O[7]
                         net (fo=6, routed)           0.380     3.952    delay_z/t[47]
    SLICE_X123Y127       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.003 r  delay_z/M_reg[0]_i_55/O
                         net (fo=1, routed)           0.010     4.013    delay_z/M_reg[0]_i_55_n_0
    SLICE_X123Y127       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.128 r  delay_z/M_reg_reg[0]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.154    delay_z/M_reg_reg[0]_i_17_n_0
    SLICE_X123Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.230 f  delay_z/M_reg_reg[0]_i_4/O[1]
                         net (fo=95, routed)          0.224     4.454    delay_z/O[0]
    SLICE_X123Y128       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.505 r  delay_z/M_reg[8]_i_2/O
                         net (fo=1, routed)           0.222     4.727    delay_z/M_reg[8]_i_2_n_0
    SLICE_X124Y126       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     4.880 r  delay_z/M_reg_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.906    delay_z/M_reg_reg[8]_i_1_n_0
    SLICE_X124Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.921 r  delay_z/M_reg_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.947    delay_z/M_reg_reg[16]_i_1_n_0
    SLICE_X124Y128       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.962 r  delay_z/M_reg_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.988    delay_z/M_reg_reg[24]_i_1_n_0
    SLICE_X124Y129       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.003 r  delay_z/M_reg_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.029    delay_z/M_reg_reg[32]_i_1_n_0
    SLICE_X124Y130       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.145 r  delay_z/M_reg_reg[40]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.171    delay_z_n_7
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.053     4.831    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[40]/C
                         clock pessimism              0.364     5.195    
                         clock uncertainty           -0.035     5.159    
    SLICE_X124Y130       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.184    M_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 pipe_w0_sub/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 1.456ns (50.150%)  route 1.447ns (49.850%))
  Logic Levels:           16  (CARRY8=12 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 4.831 - 3.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.171ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.195     2.267    pipe_w0_sub/clk_IBUF_BUFG
    SLICE_X121Y129       FDRE                                         r  pipe_w0_sub/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y129       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.345 r  pipe_w0_sub/out_reg[20]/Q
                         net (fo=2, routed)           0.170     2.514    pipe_w0_sub/out_reg_n_0_[20]
    SLICE_X121Y129       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.638 r  pipe_w0_sub/M_reg[24]_i_40/O
                         net (fo=1, routed)           0.014     2.652    pipe_w0_sub/M_reg[24]_i_40_n_0
    SLICE_X121Y129       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.808 r  pipe_w0_sub/M_reg_reg[24]_i_36/CO[7]
                         net (fo=1, routed)           0.026     2.834    pipe_w0_sub/M_reg_reg[24]_i_36_n_0
    SLICE_X121Y130       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.849 r  pipe_w0_sub/M_reg_reg[32]_i_36/CO[7]
                         net (fo=1, routed)           0.026     2.875    pipe_r/CO[0]
    SLICE_X121Y131       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.991 r  pipe_r/M_reg_reg[40]_i_36/O[5]
                         net (fo=1, routed)           0.183     3.174    delay_z/r_t[21]
    SLICE_X120Y131       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.263 r  delay_z/M_reg[40]_i_22/O
                         net (fo=1, routed)           0.011     3.274    delay_z/M_reg[40]_i_22_n_0
    SLICE_X120Y131       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.429 r  delay_z/M_reg_reg[40]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.455    delay_z/M_reg_reg[40]_i_18_n_0
    SLICE_X120Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.571 r  delay_z/M_reg_reg[47]_i_15/O[7]
                         net (fo=6, routed)           0.380     3.952    delay_z/t[47]
    SLICE_X123Y127       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.003 r  delay_z/M_reg[0]_i_55/O
                         net (fo=1, routed)           0.010     4.013    delay_z/M_reg[0]_i_55_n_0
    SLICE_X123Y127       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.128 r  delay_z/M_reg_reg[0]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.154    delay_z/M_reg_reg[0]_i_17_n_0
    SLICE_X123Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.230 f  delay_z/M_reg_reg[0]_i_4/O[1]
                         net (fo=95, routed)          0.224     4.454    delay_z/O[0]
    SLICE_X123Y128       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.505 r  delay_z/M_reg[8]_i_2/O
                         net (fo=1, routed)           0.222     4.727    delay_z/M_reg[8]_i_2_n_0
    SLICE_X124Y126       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     4.880 r  delay_z/M_reg_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.906    delay_z/M_reg_reg[8]_i_1_n_0
    SLICE_X124Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.921 r  delay_z/M_reg_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.947    delay_z/M_reg_reg[16]_i_1_n_0
    SLICE_X124Y128       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.962 r  delay_z/M_reg_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.988    delay_z/M_reg_reg[24]_i_1_n_0
    SLICE_X124Y129       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.003 r  delay_z/M_reg_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.029    delay_z/M_reg_reg[32]_i_1_n_0
    SLICE_X124Y130       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.145 r  delay_z/M_reg_reg[40]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.170    delay_z_n_9
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.053     4.831    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[38]/C
                         clock pessimism              0.364     5.195    
                         clock uncertainty           -0.035     5.159    
    SLICE_X124Y130       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.184    M_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.116ns (38.576%)  route 1.777ns (61.424%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 4.825 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.155ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.429 r  mul_z4/out_reg_i_61/O[4]
                         net (fo=1, routed)           0.325     3.754    mul_z4/z3_sub[20]
    SLICE_X126Y125       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.852 r  mul_z4/out_reg_i_48/O
                         net (fo=1, routed)           0.022     3.874    mul_z4/out_reg_i_48_n_0
    SLICE_X126Y125       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.033 r  mul_z4/out_reg_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.059    mul_z4/out_reg_i_4_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.175 r  mul_z4/out_reg_i_4__0/O[5]
                         net (fo=1, routed)           0.361     4.536    mul_z4/out_reg_i_4__0_n_10
    SLICE_X125Y127       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.691 r  mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.717    mul_z4/out_reg_i_2__0_n_0
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     4.827 r  mul_z4/out_reg_i_1__0/O[6]
                         net (fo=2, routed)           0.334     5.161    mul_w3/mul_0/z[4]_alias
    SLICE_X125Y130       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.047     4.825    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X125Y130       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_10/C
                         clock pessimism              0.364     5.189    
                         clock uncertainty           -0.035     5.153    
    SLICE_X125Y130       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.178    mul_w3/mul_0/out_reg_i_22__3_psdsp_10
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.129ns (39.160%)  route 1.754ns (60.839%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 4.819 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.429 r  mul_z4/out_reg_i_61/O[4]
                         net (fo=1, routed)           0.325     3.754    mul_z4/z3_sub[20]
    SLICE_X126Y125       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.852 r  mul_z4/out_reg_i_48/O
                         net (fo=1, routed)           0.022     3.874    mul_z4/out_reg_i_48_n_0
    SLICE_X126Y125       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.033 r  mul_z4/out_reg_i_4/CO[7]
                         net (fo=1, routed)           0.026     4.059    mul_z4/out_reg_i_4_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.175 r  mul_z4/out_reg_i_4__0/O[5]
                         net (fo=1, routed)           0.361     4.536    mul_z4/out_reg_i_4__0_n_10
    SLICE_X125Y127       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.691 r  mul_z4/out_reg_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     4.717    mul_z4/out_reg_i_2__0_n_0
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     4.840 r  mul_z4/out_reg_i_1__0/O[5]
                         net (fo=2, routed)           0.311     5.151    mul_w3/mul_0/z[3]_alias
    SLICE_X123Y128       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.042     4.819    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X123Y128       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_11/C
                         clock pessimism              0.364     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X123Y128       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.172    mul_w3/mul_0/out_reg_i_22__3_psdsp_11
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.184ns (39.638%)  route 1.803ns (60.362%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 4.925 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.155ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.459 r  mul_z4/out_reg_i_61/O[7]
                         net (fo=1, routed)           0.337     3.796    mul_z4/z3_sub[23]
    SLICE_X126Y126       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     3.886 r  mul_z4/out_reg_i_16__0/O
                         net (fo=1, routed)           0.013     3.899    mul_z4/out_reg_i_16__0_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.091 r  mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     4.117    mul_z4/out_reg_i_4__0_n_0
    SLICE_X126Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.233 r  mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.410     4.643    mul_z4/out_reg_i_3_n_10
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.798 r  mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.824    mul_z4/out_reg_i_1__0_n_0
    SLICE_X125Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     4.947 r  mul_z4/out_reg_i_2__1/O[7]
                         net (fo=2, routed)           0.308     5.255    mul_w3/mul_0/z[13]_alias
    SLICE_X123Y132       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.148     4.925    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X123Y132       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_1/C
                         clock pessimism              0.363     5.288    
                         clock uncertainty           -0.035     5.253    
    SLICE_X123Y132       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.278    mul_w3/mul_0/out_reg_i_22__3_psdsp_1
  -------------------------------------------------------------------
                         required time                          5.278    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 1.124ns (39.028%)  route 1.756ns (60.972%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 4.819 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.459 r  mul_z4/out_reg_i_61/O[7]
                         net (fo=1, routed)           0.337     3.796    mul_z4/z3_sub[23]
    SLICE_X126Y126       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     3.886 r  mul_z4/out_reg_i_16__0/O
                         net (fo=1, routed)           0.013     3.899    mul_z4/out_reg_i_16__0_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.091 r  mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     4.117    mul_z4/out_reg_i_4__0_n_0
    SLICE_X126Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.233 r  mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.410     4.643    mul_z4/out_reg_i_3_n_10
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.798 r  mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.824    mul_z4/out_reg_i_1__0_n_0
    SLICE_X125Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     4.887 r  mul_z4/out_reg_i_2__1/O[0]
                         net (fo=2, routed)           0.261     5.148    mul_w3/mul_0/z[6]_alias
    SLICE_X123Y130       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.042     4.819    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X123Y130       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_8/C
                         clock pessimism              0.364     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X123Y130       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.172    mul_w3/mul_0/out_reg_i_22__3_psdsp_8
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 pipe_w0_sub/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 1.443ns (49.908%)  route 1.448ns (50.092%))
  Logic Levels:           16  (CARRY8=12 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 4.831 - 3.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.171ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.195     2.267    pipe_w0_sub/clk_IBUF_BUFG
    SLICE_X121Y129       FDRE                                         r  pipe_w0_sub/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y129       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.345 r  pipe_w0_sub/out_reg[20]/Q
                         net (fo=2, routed)           0.170     2.514    pipe_w0_sub/out_reg_n_0_[20]
    SLICE_X121Y129       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.638 r  pipe_w0_sub/M_reg[24]_i_40/O
                         net (fo=1, routed)           0.014     2.652    pipe_w0_sub/M_reg[24]_i_40_n_0
    SLICE_X121Y129       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.808 r  pipe_w0_sub/M_reg_reg[24]_i_36/CO[7]
                         net (fo=1, routed)           0.026     2.834    pipe_w0_sub/M_reg_reg[24]_i_36_n_0
    SLICE_X121Y130       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.849 r  pipe_w0_sub/M_reg_reg[32]_i_36/CO[7]
                         net (fo=1, routed)           0.026     2.875    pipe_r/CO[0]
    SLICE_X121Y131       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.991 r  pipe_r/M_reg_reg[40]_i_36/O[5]
                         net (fo=1, routed)           0.183     3.174    delay_z/r_t[21]
    SLICE_X120Y131       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.263 r  delay_z/M_reg[40]_i_22/O
                         net (fo=1, routed)           0.011     3.274    delay_z/M_reg[40]_i_22_n_0
    SLICE_X120Y131       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.429 r  delay_z/M_reg_reg[40]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.455    delay_z/M_reg_reg[40]_i_18_n_0
    SLICE_X120Y132       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.571 r  delay_z/M_reg_reg[47]_i_15/O[7]
                         net (fo=6, routed)           0.380     3.952    delay_z/t[47]
    SLICE_X123Y127       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.003 r  delay_z/M_reg[0]_i_55/O
                         net (fo=1, routed)           0.010     4.013    delay_z/M_reg[0]_i_55_n_0
    SLICE_X123Y127       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.128 r  delay_z/M_reg_reg[0]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.154    delay_z/M_reg_reg[0]_i_17_n_0
    SLICE_X123Y128       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.230 f  delay_z/M_reg_reg[0]_i_4/O[1]
                         net (fo=95, routed)          0.224     4.454    delay_z/O[0]
    SLICE_X123Y128       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.505 r  delay_z/M_reg[8]_i_2/O
                         net (fo=1, routed)           0.222     4.727    delay_z/M_reg[8]_i_2_n_0
    SLICE_X124Y126       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     4.880 r  delay_z/M_reg_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.906    delay_z/M_reg_reg[8]_i_1_n_0
    SLICE_X124Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.921 r  delay_z/M_reg_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.947    delay_z/M_reg_reg[16]_i_1_n_0
    SLICE_X124Y128       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.962 r  delay_z/M_reg_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.988    delay_z/M_reg_reg[24]_i_1_n_0
    SLICE_X124Y129       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.003 r  delay_z/M_reg_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.029    delay_z/M_reg_reg[32]_i_1_n_0
    SLICE_X124Y130       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.132 r  delay_z/M_reg_reg[40]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.158    delay_z_n_8
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.053     4.831    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[39]/C
                         clock pessimism              0.364     5.195    
                         clock uncertainty           -0.035     5.159    
    SLICE_X124Y130       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.184    M_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 mul_z0/buffer[0][38]__0_i_37_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mul_w3/mul_0/out_reg_i_22__3_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.184ns (39.771%)  route 1.793ns (60.228%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 4.923 - 3.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.155ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.197     2.268    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y122       FDRE                                         r  mul_z0/buffer[0][38]__0_i_37_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 f  mul_z0/buffer[0][38]__0_i_37_psdsp/Q
                         net (fo=7, routed)           0.407     2.753    mul_z4/out_reg_i_18__0_0[11]
    SLICE_X127Y124       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.863 r  mul_z4/out_reg_i_65/O
                         net (fo=2, routed)           0.243     3.106    mul_z4/out_reg_i_65_n_0
    SLICE_X127Y124       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.157 r  mul_z4/out_reg_i_73/O
                         net (fo=1, routed)           0.007     3.164    mul_z4/out_reg_i_73_n_0
    SLICE_X127Y124       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.317 r  mul_z4/out_reg_i_53/CO[7]
                         net (fo=1, routed)           0.026     3.343    mul_z4/out_reg_i_53_n_0
    SLICE_X127Y125       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.459 r  mul_z4/out_reg_i_61/O[7]
                         net (fo=1, routed)           0.337     3.796    mul_z4/z3_sub[23]
    SLICE_X126Y126       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     3.886 r  mul_z4/out_reg_i_16__0/O
                         net (fo=1, routed)           0.013     3.899    mul_z4/out_reg_i_16__0_n_0
    SLICE_X126Y126       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.091 r  mul_z4/out_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     4.117    mul_z4/out_reg_i_4__0_n_0
    SLICE_X126Y127       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.233 r  mul_z4/out_reg_i_3/O[5]
                         net (fo=1, routed)           0.410     4.643    mul_z4/out_reg_i_3_n_10
    SLICE_X125Y128       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.798 r  mul_z4/out_reg_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.824    mul_z4/out_reg_i_1__0_n_0
    SLICE_X125Y129       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     4.947 r  mul_z4/out_reg_i_2__1/O[5]
                         net (fo=2, routed)           0.298     5.245    mul_w3/mul_0/z[11]_alias
    SLICE_X125Y132       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BG52                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     3.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.146     4.923    mul_w3/mul_0/clk_IBUF_BUFG
    SLICE_X125Y132       FDRE                                         r  mul_w3/mul_0/out_reg_i_22__3_psdsp_3/C
                         clock pessimism              0.363     5.287    
                         clock uncertainty           -0.035     5.251    
    SLICE_X125Y132       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.276    mul_w3/mul_0/out_reg_i_22__3_psdsp_3
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 delay_q/buffer_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_q_final/buffer_reg[1][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.312%)  route 0.075ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.068ns (routing 0.155ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.171ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.068     1.845    delay_q/clk_IBUF_BUFG
    SLICE_X128Y131       FDRE                                         r  delay_q/buffer_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y131       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.905 r  delay_q/buffer_reg[4][11]/Q
                         net (fo=2, routed)           0.075     1.980    delay_q_final/buffer_reg[4][11]
    SLICE_X128Y130       SRL16E                                       r  delay_q_final/buffer_reg[1][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.266     2.337    delay_q_final/clk_IBUF_BUFG
    SLICE_X128Y130       SRL16E                                       r  delay_q_final/buffer_reg[1][11]_srl3/CLK
                         clock pessimism             -0.417     1.920    
    SLICE_X128Y130       SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     1.974    delay_q_final/buffer_reg[1][11]_srl3
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 delay_q_final/buffer_reg[2][39]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.188ns (68.568%)  route 0.086ns (31.432%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      1.048ns (routing 0.155ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.171ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.048     1.825    delay_q_final/clk_IBUF_BUFG
    SLICE_X124Y132       FDRE                                         r  delay_q_final/buffer_reg[2][39]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.883 f  delay_q_final/buffer_reg[2][39]__0/Q
                         net (fo=7, routed)           0.073     1.956    delay_q_final/q_d2[39]
    SLICE_X124Y130       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     1.990 r  delay_q_final/M_reg[40]_i_2/O
                         net (fo=1, routed)           0.000     1.990    delay_z/M_reg_reg[40][7]
    SLICE_X124Y130       CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.043     2.033 r  delay_z/M_reg_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.037    delay_z/M_reg_reg[40]_i_1_n_0
    SLICE_X124Y131       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.053     2.090 r  delay_z/M_reg_reg[47]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.099    delay_z_n_2
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.316     2.387    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[45]/C
                         clock pessimism             -0.363     2.024    
    SLICE_X124Y131       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.084    M_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 delay_z/buffer_reg[5][34]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_z/buffer_reg[4][34]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      1.047ns (routing 0.155ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.171ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.047     1.825    delay_z/clk_IBUF_BUFG
    SLICE_X121Y126       FDRE                                         r  delay_z/buffer_reg[5][34]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y126       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.883 r  delay_z/buffer_reg[5][34]__0/Q
                         net (fo=1, routed)           0.085     1.968    delay_z/srlopt_n_38
    SLICE_X120Y126       FDRE                                         r  delay_z/buffer_reg[4][34]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.181     2.253    delay_z/clk_IBUF_BUFG
    SLICE_X120Y126       FDRE                                         r  delay_z/buffer_reg[4][34]_srl4_srlopt/C
                         clock pessimism             -0.364     1.889    
    SLICE_X120Y126       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.949    delay_z/buffer_reg[4][34]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 delay_q/buffer_reg[0][19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_q/buffer_reg[2][19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.059ns (29.648%)  route 0.140ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      1.012ns (routing 0.155ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.171ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.012     1.789    delay_q/clk_IBUF_BUFG
    SLICE_X117Y130       FDRE                                         r  delay_q/buffer_reg[0][19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.848 r  delay_q/buffer_reg[0][19]__0/Q
                         net (fo=1, routed)           0.140     1.988    delay_q/buffer_reg[0][19]__0_n_0
    SLICE_X118Y130       SRL16E                                       r  delay_q/buffer_reg[2][19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.234     2.305    delay_q/clk_IBUF_BUFG
    SLICE_X118Y130       SRL16E                                       r  delay_q/buffer_reg[2][19]_srl2/CLK
                         clock pessimism             -0.364     1.941    
    SLICE_X118Y130       SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     1.969    delay_q/buffer_reg[2][19]_srl2
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 delay_q/buffer_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_q_final/buffer_reg[1][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.059ns (29.842%)  route 0.139ns (70.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      1.052ns (routing 0.155ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.171ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.052     1.829    delay_q/clk_IBUF_BUFG
    SLICE_X127Y130       FDRE                                         r  delay_q/buffer_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y130       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.888 r  delay_q/buffer_reg[4][0]/Q
                         net (fo=2, routed)           0.139     2.027    delay_q_final/buffer_reg[4][0]
    SLICE_X128Y130       SRL16E                                       r  delay_q_final/buffer_reg[1][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.266     2.337    delay_q_final/clk_IBUF_BUFG
    SLICE_X128Y130       SRL16E                                       r  delay_q_final/buffer_reg[1][0]_srl3/CLK
                         clock pessimism             -0.364     1.973    
    SLICE_X128Y130       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     2.002    delay_q_final/buffer_reg[1][0]_srl3
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 delay_z/buffer_reg[0][22]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_z/buffer_reg[4][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.058ns (27.358%)  route 0.154ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      1.042ns (routing 0.155ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.171ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.042     1.819    delay_z/clk_IBUF_BUFG
    SLICE_X125Y120       FDRE                                         r  delay_z/buffer_reg[0][22]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y120       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.877 r  delay_z/buffer_reg[0][22]__0/Q
                         net (fo=1, routed)           0.154     2.031    delay_z/buffer_reg[0][22]__0_n_0
    SLICE_X122Y124       SRL16E                                       r  delay_z/buffer_reg[4][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.266     2.337    delay_z/clk_IBUF_BUFG
    SLICE_X122Y124       SRL16E                                       r  delay_z/buffer_reg[4][22]_srl4/CLK
                         clock pessimism             -0.364     1.974    
    SLICE_X122Y124       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.006    delay_z/buffer_reg[4][22]_srl4
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 delay_mu/buffer_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_mu/buffer_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.679     1.187    delay_mu/clk_IBUF_BUFG
    SLICE_X122Y141       FDRE                                         r  delay_mu/buffer_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y141       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.225 r  delay_mu/buffer_reg[1][10]/Q
                         net (fo=1, routed)           0.041     1.266    delay_mu/buffer_reg[1][10]
    SLICE_X122Y141       FDRE                                         r  delay_mu/buffer_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.774     1.504    delay_mu/clk_IBUF_BUFG
    SLICE_X122Y141       FDRE                                         r  delay_mu/buffer_reg[2][10]/C
                         clock pessimism             -0.311     1.193    
    SLICE_X122Y141       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.240    delay_mu/buffer_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 delay_q_final/buffer_reg[2][39]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.198ns (69.429%)  route 0.087ns (30.571%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      1.048ns (routing 0.155ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.171ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.048     1.825    delay_q_final/clk_IBUF_BUFG
    SLICE_X124Y132       FDRE                                         r  delay_q_final/buffer_reg[2][39]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.883 f  delay_q_final/buffer_reg[2][39]__0/Q
                         net (fo=7, routed)           0.073     1.956    delay_q_final/q_d2[39]
    SLICE_X124Y130       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     1.990 r  delay_q_final/M_reg[40]_i_2/O
                         net (fo=1, routed)           0.000     1.990    delay_z/M_reg_reg[40][7]
    SLICE_X124Y130       CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.043     2.033 r  delay_z/M_reg_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.037    delay_z/M_reg_reg[40]_i_1_n_0
    SLICE_X124Y131       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.063     2.100 r  delay_z/M_reg_reg[47]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.110    delay_z_n_0
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.316     2.387    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[47]/C
                         clock pessimism             -0.363     2.024    
    SLICE_X124Y131       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.084    M_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 delay_z/buffer_reg[5][38]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_z/buffer_reg[4][38]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.419%)  route 0.097ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      1.046ns (routing 0.155ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.171ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.046     1.824    delay_z/clk_IBUF_BUFG
    SLICE_X121Y126       FDRE                                         r  delay_z/buffer_reg[5][38]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y126       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.882 r  delay_z/buffer_reg[5][38]__0/Q
                         net (fo=1, routed)           0.097     1.979    delay_z/srlopt_n_45
    SLICE_X120Y126       FDRE                                         r  delay_z/buffer_reg[4][38]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.181     2.253    delay_z/clk_IBUF_BUFG
    SLICE_X120Y126       FDRE                                         r  delay_z/buffer_reg[4][38]_srl4_srlopt/C
                         clock pessimism             -0.364     1.889    
    SLICE_X120Y126       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.951    delay_z/buffer_reg[4][38]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 delay_q/buffer_reg[0][24]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_q/buffer_reg[2][24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.060ns (25.641%)  route 0.174ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      1.013ns (routing 0.155ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.171ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.013     1.790    delay_q/clk_IBUF_BUFG
    SLICE_X117Y125       FDRE                                         r  delay_q/buffer_reg[0][24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y125       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.850 r  delay_q/buffer_reg[0][24]__0/Q
                         net (fo=1, routed)           0.174     2.024    delay_q/buffer_reg[0][24]__0_n_0
    SLICE_X118Y130       SRL16E                                       r  delay_q/buffer_reg[2][24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.234     2.305    delay_q/clk_IBUF_BUFG
    SLICE_X118Y130       SRL16E                                       r  delay_q/buffer_reg[2][24]_srl2/CLK
                         clock pessimism             -0.364     1.941    
    SLICE_X118Y130       SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.055     1.996    delay_q/buffer_reg[2][24]_srl2
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.000       1.710      BUFGCE_X0Y48    clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][10]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][11]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][12]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][13]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][14]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y131  delay_q/buffer_reg[2][15]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y130  delay_q/buffer_reg[2][16]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X118Y130  delay_q/buffer_reg[2][17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X118Y131  delay_q/buffer_reg[2][13]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.017ns  (logic 1.165ns (23.228%)  route 3.852ns (76.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.226     2.297    clk_IBUF_BUFG
    SLICE_X124Y128       FDRE                                         r  M_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y128       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.375 r  M_reg_reg[20]/Q
                         net (fo=1, routed)           3.852     6.227    M_OBUF[20]
    SLR Crossing[0->1]   
    BL13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.087     7.315 r  M_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.315    M[20]
    BL13                                                              r  M[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.016ns  (logic 1.138ns (22.684%)  route 3.878ns (77.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.171ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.227     2.298    clk_IBUF_BUFG
    SLICE_X124Y126       FDRE                                         r  M_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y126       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.376 r  M_reg_reg[2]/Q
                         net (fo=1, routed)           3.878     6.254    M_OBUF[2]
    SLR Crossing[0->1]   
    BE11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.060     7.314 r  M_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.314    M[2]
    BE11                                                              r  M[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.848ns  (logic 1.138ns (23.478%)  route 3.710ns (76.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.171ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.227     2.298    clk_IBUF_BUFG
    SLICE_X124Y127       FDRE                                         r  M_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y127       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.376 r  M_reg_reg[12]/Q
                         net (fo=1, routed)           3.710     6.086    M_OBUF[12]
    SLR Crossing[0->1]   
    BH15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.060     7.146 r  M_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.146    M[12]
    BH15                                                              r  M[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 1.141ns (23.693%)  route 3.676ns (76.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.171ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.227     2.298    clk_IBUF_BUFG
    SLICE_X124Y126       FDRE                                         r  M_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y126       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.376 r  M_reg_reg[4]/Q
                         net (fo=1, routed)           3.676     6.052    M_OBUF[4]
    SLR Crossing[0->1]   
    BF12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.063     7.116 r  M_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.116    M[4]
    BF12                                                              r  M[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.809ns  (logic 1.170ns (24.324%)  route 3.639ns (75.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.225     2.296    clk_IBUF_BUFG
    SLICE_X124Y129       FDRE                                         r  M_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.374 r  M_reg_reg[31]/Q
                         net (fo=1, routed)           3.639     6.013    M_OBUF[31]
    SLR Crossing[0->1]   
    BN9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.092     7.105 r  M_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.105    M[31]
    BN9                                                               r  M[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.753ns  (logic 1.188ns (25.001%)  route 3.565ns (74.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.225     2.296    clk_IBUF_BUFG
    SLICE_X124Y129       FDRE                                         r  M_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.375 r  M_reg_reg[32]/Q
                         net (fo=1, routed)           3.565     5.940    M_OBUF[32]
    SLR Crossing[0->1]   
    BM10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.109     7.050 r  M_OBUF[32]_inst/O
                         net (fo=0)                   0.000     7.050    M[32]
    BM10                                                              r  M[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.746ns  (logic 1.194ns (25.156%)  route 3.552ns (74.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.225     2.296    clk_IBUF_BUFG
    SLICE_X124Y128       FDRE                                         r  M_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y128       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.375 r  M_reg_reg[24]/Q
                         net (fo=1, routed)           3.552     5.927    M_OBUF[24]
    SLR Crossing[0->1]   
    BJ9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.115     7.042 r  M_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.042    M[24]
    BJ9                                                               r  M[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.715ns  (logic 1.154ns (24.479%)  route 3.561ns (75.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.171ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.195     2.267    clk_IBUF_BUFG
    SLICE_X121Y127       FDRE                                         r  M_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y127       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.345 r  M_reg_reg[0]/Q
                         net (fo=1, routed)           3.561     5.906    M_OBUF[0]
    SLR Crossing[0->1]   
    BE10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.076     6.982 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.982    M[0]
    BE10                                                              r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.643ns  (logic 1.166ns (25.105%)  route 3.477ns (74.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.225     2.296    clk_IBUF_BUFG
    SLICE_X124Y128       FDRE                                         r  M_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y128       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.374 r  M_reg_reg[23]/Q
                         net (fo=1, routed)           3.477     5.851    M_OBUF[23]
    SLR Crossing[0->1]   
    BK11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.088     6.939 r  M_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.939    M[23]
    BK11                                                              r  M[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.626ns  (logic 1.143ns (24.703%)  route 3.483ns (75.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.708     0.708 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.708    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.708 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.043    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.071 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.224     2.295    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.371 r  M_reg_reg[38]/Q
                         net (fo=1, routed)           3.483     5.854    M_OBUF[38]
    SLR Crossing[0->1]   
    BM14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.067     6.921 r  M_OBUF[38]_inst/O
                         net (fo=0)                   0.000     6.921    M[38]
    BM14                                                              r  M[38] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 0.615ns (38.671%)  route 0.976ns (61.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.701     1.209    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y131       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.248 r  M_reg_reg[44]/Q
                         net (fo=1, routed)           0.976     2.224    M_OBUF[44]
    SLR Crossing[0->1]   
    BP14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.576     2.801 r  M_OBUF[44]_inst/O
                         net (fo=0)                   0.000     2.801    M[44]
    BP14                                                              r  M[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.620ns  (logic 0.605ns (37.346%)  route 1.015ns (62.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.701     1.209    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y131       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.247 r  M_reg_reg[42]/Q
                         net (fo=1, routed)           1.015     2.262    M_OBUF[42]
    SLR Crossing[0->1]   
    BM12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.567     2.829 r  M_OBUF[42]_inst/O
                         net (fo=0)                   0.000     2.829    M[42]
    BM12                                                              r  M[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 0.606ns (37.380%)  route 1.016ns (62.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.701ns (routing 0.096ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.701     1.209    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y131       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.247 r  M_reg_reg[43]/Q
                         net (fo=1, routed)           1.016     2.263    M_OBUF[43]
    SLR Crossing[0->1]   
    BN12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.568     2.832 r  M_OBUF[43]_inst/O
                         net (fo=0)                   0.000     2.832    M[43]
    BN12                                                              r  M[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 0.607ns (36.751%)  route 1.045ns (63.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.686ns (routing 0.096ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.686     1.194    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.233 r  M_reg_reg[40]/Q
                         net (fo=1, routed)           1.045     2.278    M_OBUF[40]
    SLR Crossing[0->1]   
    BN15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.568     2.846 r  M_OBUF[40]_inst/O
                         net (fo=0)                   0.000     2.846    M[40]
    BN15                                                              r  M[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 0.596ns (35.867%)  route 1.066ns (64.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.686ns (routing 0.096ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.686     1.194    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.232 r  M_reg_reg[37]/Q
                         net (fo=1, routed)           1.066     2.298    M_OBUF[37]
    SLR Crossing[0->1]   
    BM15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.558     2.856 r  M_OBUF[37]_inst/O
                         net (fo=0)                   0.000     2.856    M[37]
    BM15                                                              r  M[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 0.624ns (37.433%)  route 1.043ns (62.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.687     1.195    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.233 r  M_reg_reg[34]/Q
                         net (fo=1, routed)           1.043     2.276    M_OBUF[34]
    SLR Crossing[0->1]   
    BP9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.586     2.862 r  M_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.862    M[34]
    BP9                                                               r  M[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 0.613ns (37.858%)  route 1.006ns (62.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.096ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.735     1.243    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y131       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.280 r  M_reg_reg[46]/Q
                         net (fo=1, routed)           1.006     2.286    M_OBUF[46]
    SLR Crossing[0->1]   
    BP12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.576     2.862 r  M_OBUF[46]_inst/O
                         net (fo=0)                   0.000     2.862    M[46]
    BP12                                                              r  M[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 0.596ns (35.688%)  route 1.074ns (64.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.686ns (routing 0.096ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.686     1.194    clk_IBUF_BUFG
    SLICE_X124Y130       FDRE                                         r  M_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.233 r  M_reg_reg[39]/Q
                         net (fo=1, routed)           1.074     2.307    M_OBUF[39]
    SLR Crossing[0->1]   
    BM13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.557     2.864 r  M_OBUF[39]_inst/O
                         net (fo=0)                   0.000     2.864    M[39]
    BM13                                                              r  M[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 0.618ns (38.119%)  route 1.004ns (61.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.096ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.735     1.243    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y131       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.281 r  M_reg_reg[45]/Q
                         net (fo=1, routed)           1.004     2.285    M_OBUF[45]
    SLR Crossing[0->1]   
    BP13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.580     2.866 r  M_OBUF[45]_inst/O
                         net (fo=0)                   0.000     2.866    M[45]
    BP13                                                              r  M[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 0.616ns (37.908%)  route 1.009ns (62.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.096ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.150     0.491    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.508 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.735     1.243    clk_IBUF_BUFG
    SLICE_X124Y131       FDRE                                         r  M_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y131       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.282 r  M_reg_reg[47]/Q
                         net (fo=1, routed)           1.009     2.291    M_OBUF[47]
    SLR Crossing[0->1]   
    BP11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.577     2.868 r  M_OBUF[47]_inst/O
                         net (fo=0)                   0.000     2.868    M[47]
    BP11                                                              r  M[47] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q[30]
                            (input port)
  Destination:            delay_q/buffer_reg[0][30]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 0.603ns (17.191%)  route 2.905ns (82.809%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL32                                              0.000     0.000 r  q[30] (IN)
                         net (fo=0)                   0.000     0.000    q_IBUF[30]_inst/I
    BL32                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  q_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    q_IBUF[30]_inst/OUT
    BL32                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  q_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.905     3.508    delay_q/q_IBUF[30]
    SLICE_X118Y126       FDRE                                         r  delay_q/buffer_reg[0][30]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.026     1.803    delay_q/clk_IBUF_BUFG
    SLICE_X118Y126       FDRE                                         r  delay_q/buffer_reg[0][30]__0/C

Slack:                    inf
  Source:                 A[18]
                            (input port)
  Destination:            A_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.051ns  (logic 0.649ns (21.264%)  route 2.402ns (78.736%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BG28                                              0.000     0.000 r  A[18] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[18]_inst/I
    BG28                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.649     0.649 r  A_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    A_IBUF[18]_inst/OUT
    BG28                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.649 r  A_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.402     3.051    A_IBUF[18]
    SLICE_X118Y125       FDCE                                         r  A_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.020     1.797    clk_IBUF_BUFG
    SLICE_X118Y125       FDCE                                         r  A_reg_reg[18]/C

Slack:                    inf
  Source:                 q[9]
                            (input port)
  Destination:            delay_q/buffer_reg[0][9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 0.580ns (19.817%)  route 2.348ns (80.183%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BH30                                              0.000     0.000 r  q[9] (IN)
                         net (fo=0)                   0.000     0.000    q_IBUF[9]_inst/I
    BH30                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.580     0.580 r  q_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.580    q_IBUF[9]_inst/OUT
    BH30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.580 r  q_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.348     2.928    delay_q/q_IBUF[9]
    SLICE_X118Y126       FDRE                                         r  delay_q/buffer_reg[0][9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.026     1.803    delay_q/clk_IBUF_BUFG
    SLICE_X118Y126       FDRE                                         r  delay_q/buffer_reg[0][9]__0/C

Slack:                    inf
  Source:                 B[20]
                            (input port)
  Destination:            B_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.925ns  (logic 0.641ns (21.916%)  route 2.284ns (78.084%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.043ns (routing 0.155ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BH44                                              0.000     0.000 r  B[20] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[20]_inst/I
    BH44                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.641     0.641 r  B_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.641    B_IBUF[20]_inst/OUT
    BH44                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.641 r  B_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.284     2.925    B_IBUF[20]
    SLICE_X121Y118       FDCE                                         r  B_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.043     1.820    clk_IBUF_BUFG
    SLICE_X121Y118       FDCE                                         r  B_reg_reg[20]/C

Slack:                    inf
  Source:                 B[18]
                            (input port)
  Destination:            B_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.850ns  (logic 0.646ns (22.659%)  route 2.204ns (77.341%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.155ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ41                                              0.000     0.000 r  B[18] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[18]_inst/I
    BJ41                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.646     0.646 r  B_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.646    B_IBUF[18]_inst/OUT
    BJ41                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.646 r  B_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.204     2.850    B_IBUF[18]
    SLICE_X120Y117       FDCE                                         r  B_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.036     1.813    clk_IBUF_BUFG
    SLICE_X120Y117       FDCE                                         r  B_reg_reg[18]/C

Slack:                    inf
  Source:                 A[31]
                            (input port)
  Destination:            A_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.638ns (22.453%)  route 2.202ns (77.547%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.155ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BK28                                              0.000     0.000 r  A[31] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[31]_inst/I
    BK28                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.638     0.638 r  A_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.638    A_IBUF[31]_inst/OUT
    BK28                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.638 r  A_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.202     2.840    A_IBUF[31]
    SLICE_X117Y126       FDCE                                         r  A_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.013     1.790    clk_IBUF_BUFG
    SLICE_X117Y126       FDCE                                         r  A_reg_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mul_z0/out_reg_i_132_psdsp/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.833ns  (logic 0.828ns (29.230%)  route 2.005ns (70.770%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL50                                              0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    BL50                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.706     0.706 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.706    rstn_IBUF_inst/OUT
    BL50                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.706 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=275, routed)         1.334     2.040    mul_z0/RSTP
    SLICE_X127Y121       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.162 r  mul_z0/out_reg_i_132_psdsp_inv/O
                         net (fo=32, routed)          0.671     2.833    mul_z0/out_reg_i_132_psdsp_inv_n
    SLICE_X126Y124       FDRE                                         r  mul_z0/out_reg_i_132_psdsp/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.050     1.827    mul_z0/clk_IBUF_BUFG
    SLICE_X126Y124       FDRE                                         r  mul_z0/out_reg_i_132_psdsp/C

Slack:                    inf
  Source:                 B[21]
                            (input port)
  Destination:            B_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.641ns (22.644%)  route 2.191ns (77.356%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.043ns (routing 0.155ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BH45                                              0.000     0.000 r  B[21] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[21]_inst/I
    BH45                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.641     0.641 r  B_IBUF[21]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.641    B_IBUF[21]_inst/OUT
    BH45                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.641 r  B_IBUF[21]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.191     2.832    B_IBUF[21]
    SLICE_X121Y118       FDCE                                         r  B_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.043     1.820    clk_IBUF_BUFG
    SLICE_X121Y118       FDCE                                         r  B_reg_reg[21]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mul_z4/out_reg_i_100_psdsp/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 0.856ns (30.582%)  route 1.944ns (69.418%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.066ns (routing 0.155ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL50                                              0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    BL50                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.706     0.706 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.706    rstn_IBUF_inst/OUT
    BL50                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.706 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=275, routed)         1.245     1.951    pipe_z3/RSTP
    SLICE_X127Y128       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.101 r  pipe_z3/out_reg_i_20__0_psdsp_inv/O
                         net (fo=34, routed)          0.698     2.800    mul_z4/out_reg_i_20__0_psdsp_inv_n_alias
    SLICE_X128Y125       FDRE                                         r  mul_z4/out_reg_i_100_psdsp/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.066     1.843    mul_z4/clk_IBUF_BUFG
    SLICE_X128Y125       FDRE                                         r  mul_z4/out_reg_i_100_psdsp/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mul_z4/out_reg_i_106_psdsp_1/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 0.856ns (30.582%)  route 1.944ns (69.418%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.066ns (routing 0.155ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL50                                              0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    BL50                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.706     0.706 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.706    rstn_IBUF_inst/OUT
    BL50                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.706 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=275, routed)         1.245     1.951    pipe_z3/RSTP
    SLICE_X127Y128       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.101 r  pipe_z3/out_reg_i_20__0_psdsp_inv/O
                         net (fo=34, routed)          0.698     2.800    mul_z4/out_reg_i_20__0_psdsp_inv_n_alias
    SLICE_X128Y125       FDRE                                         r  mul_z4/out_reg_i_106_psdsp_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.753    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.777 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        1.066     1.843    mul_z4/clk_IBUF_BUFG
    SLICE_X128Y125       FDRE                                         r  mul_z4/out_reg_i_106_psdsp_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[24]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_147__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.240ns (77.419%)  route 0.070ns (22.581%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y49       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_4/out_reg/DSP_A_B_DATA.A2_DATA<24>
    DSP48E2_X16Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[24]_A2A1[24])
                                                      0.019     0.019 r  mul_w_mu_4/out_reg/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_4/out_reg/DSP_PREADD_DATA.A2A1<24>
    DSP48E2_X16Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[24]_U[25])
                                                      0.066     0.085 f  mul_w_mu_4/out_reg/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_4/out_reg/DSP_MULTIPLIER.U<25>
    DSP48E2_X16Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.012     0.097 r  mul_w_mu_4/out_reg/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_4/out_reg/DSP_M_DATA.U_DATA<25>
    DSP48E2_X16Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.113     0.210 f  mul_w_mu_4/out_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_4/out_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X16Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.240 r  mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[25]
                         net (fo=1, routed)           0.070     0.310    mul_w_mu_2/out_reg_i_147__0_psdsp_n
    SLICE_X121Y138       FDRE                                         r  mul_w_mu_2/out_reg_i_147__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.769     1.500    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X121Y138       FDRE                                         r  mul_w_mu_2/out_reg_i_147__0_psdsp/C

Slack:                    inf
  Source:                 mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[22]
                            (internal pin)
  Destination:            mul_w_mu_0/out_reg_i_116__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.240ns (77.170%)  route 0.071ns (22.830%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y47       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X16Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.019     0.019 r  mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X16Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.066     0.085 f  mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<23>
    DSP48E2_X16Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.097 r  mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<23>
    DSP48E2_X16Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.210 f  mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X16Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.240 r  mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.071     0.311    mul_w_mu_0/out_reg_i_116__0_psdsp_n_1
    SLICE_X121Y132       FDRE                                         r  mul_w_mu_0/out_reg_i_116__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.767     1.497    mul_w_mu_0/clk_IBUF_BUFG
    SLICE_X121Y132       FDRE                                         r  mul_w_mu_0/out_reg_i_116__0_psdsp_1/C

Slack:                    inf
  Source:                 mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[22]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_149__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.240ns (77.170%)  route 0.071ns (22.830%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y49       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_4/out_reg/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X16Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.019     0.019 r  mul_w_mu_4/out_reg/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_4/out_reg/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X16Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.066     0.085 f  mul_w_mu_4/out_reg/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_4/out_reg/DSP_MULTIPLIER.U<23>
    DSP48E2_X16Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.097 r  mul_w_mu_4/out_reg/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_4/out_reg/DSP_M_DATA.U_DATA<23>
    DSP48E2_X16Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.210 f  mul_w_mu_4/out_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_4/out_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X16Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.240 r  mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.071     0.311    mul_w_mu_2/out_reg_i_149__0_psdsp_n
    SLICE_X121Y137       FDRE                                         r  mul_w_mu_2/out_reg_i_149__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.761     1.491    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X121Y137       FDRE                                         r  mul_w_mu_2/out_reg_i_149__0_psdsp/C

Slack:                    inf
  Source:                 mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_150__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.240ns (76.677%)  route 0.073ns (23.323%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y49       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_4/out_reg/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X16Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  mul_w_mu_4/out_reg/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_4/out_reg/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X16Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.066     0.085 f  mul_w_mu_4/out_reg/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_4/out_reg/DSP_MULTIPLIER.U<31>
    DSP48E2_X16Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.012     0.097 r  mul_w_mu_4/out_reg/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_4/out_reg/DSP_M_DATA.U_DATA<31>
    DSP48E2_X16Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.113     0.210 f  mul_w_mu_4/out_reg/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_4/out_reg/DSP_ALU.ALU_OUT<31>
    DSP48E2_X16Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.030     0.240 r  mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=1, routed)           0.073     0.313    mul_w_mu_2/out_reg_i_150__0_psdsp_n
    SLICE_X121Y138       FDRE                                         r  mul_w_mu_2/out_reg_i_150__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.768     1.499    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X121Y138       FDRE                                         r  mul_w_mu_2/out_reg_i_150__0_psdsp/C

Slack:                    inf
  Source:                 mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            mul_w_mu_0/out_reg_i_110__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.240ns (76.190%)  route 0.075ns (23.810%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y47       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X16Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X16Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[29])
                                                      0.066     0.085 f  mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<29>
    DSP48E2_X16Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.012     0.097 r  mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<29>
    DSP48E2_X16Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.113     0.210 f  mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<29>
    DSP48E2_X16Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.030     0.240 r  mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.075     0.315    mul_w_mu_0/out_reg_i_110__0_psdsp_n_1
    SLICE_X120Y133       FDRE                                         r  mul_w_mu_0/out_reg_i_110__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.761     1.491    mul_w_mu_0/clk_IBUF_BUFG
    SLICE_X120Y133       FDRE                                         r  mul_w_mu_0/out_reg_i_110__0_psdsp_1/C

Slack:                    inf
  Source:                 mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[17]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_104__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.240ns (75.472%)  route 0.078ns (24.528%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y47       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X16Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.019     0.019 r  mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X16Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.066     0.085 f  mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X16Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     0.097 r  mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X16Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     0.210 f  mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X16Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.240 r  mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.078     0.318    mul_w_mu_2/out_reg_i_104__0_psdsp_n_2
    SLICE_X121Y132       FDRE                                         r  mul_w_mu_2/out_reg_i_104__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.768     1.498    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X121Y132       FDRE                                         r  mul_w_mu_2/out_reg_i_104__0_psdsp_2/C

Slack:                    inf
  Source:                 mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[21]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_100__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.240ns (75.000%)  route 0.080ns (25.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y49       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_4/out_reg/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X16Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.019     0.019 r  mul_w_mu_4/out_reg/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_4/out_reg/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X16Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[22])
                                                      0.066     0.085 f  mul_w_mu_4/out_reg/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_4/out_reg/DSP_MULTIPLIER.U<22>
    DSP48E2_X16Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.097 r  mul_w_mu_4/out_reg/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_4/out_reg/DSP_M_DATA.U_DATA<22>
    DSP48E2_X16Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.210 f  mul_w_mu_4/out_reg/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_4/out_reg/DSP_ALU.ALU_OUT<22>
    DSP48E2_X16Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.240 r  mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.080     0.320    mul_w_mu_2/out_reg_i_100__0_psdsp_n_1
    SLICE_X122Y137       FDRE                                         r  mul_w_mu_2/out_reg_i_100__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.764     1.494    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X122Y137       FDRE                                         r  mul_w_mu_2/out_reg_i_100__0_psdsp_1/C

Slack:                    inf
  Source:                 mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_101__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.240ns (75.000%)  route 0.080ns (25.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.837ns (routing 0.108ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y47       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X16Y47       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.019     0.019 r  mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X16Y47       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.066     0.085 f  mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<21>
    DSP48E2_X16Y47       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.012     0.097 r  mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<21>
    DSP48E2_X16Y47       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.113     0.210 f  mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<21>
    DSP48E2_X16Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.240 r  mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.080     0.320    mul_w_mu_2/out_reg_i_101__0_psdsp_n_2
    SLICE_X123Y132       FDRE                                         r  mul_w_mu_2/out_reg_i_101__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.837     1.567    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X123Y132       FDRE                                         r  mul_w_mu_2/out_reg_i_101__0_psdsp_2/C

Slack:                    inf
  Source:                 mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_101__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.240ns (74.766%)  route 0.081ns (25.234%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y49       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_4/out_reg/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X16Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.019     0.019 r  mul_w_mu_4/out_reg/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_4/out_reg/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X16Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.066     0.085 f  mul_w_mu_4/out_reg/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     0.085    mul_w_mu_4/out_reg/DSP_MULTIPLIER.U<21>
    DSP48E2_X16Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.012     0.097 r  mul_w_mu_4/out_reg/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     0.097    mul_w_mu_4/out_reg/DSP_M_DATA.U_DATA<21>
    DSP48E2_X16Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.113     0.210 f  mul_w_mu_4/out_reg/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.210    mul_w_mu_4/out_reg/DSP_ALU.ALU_OUT<21>
    DSP48E2_X16Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.240 r  mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.081     0.321    mul_w_mu_2/out_reg_i_101__0_psdsp_n_1
    SLICE_X122Y137       FDRE                                         r  mul_w_mu_2/out_reg_i_101__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.764     1.494    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X122Y137       FDRE                                         r  mul_w_mu_2/out_reg_i_101__0_psdsp_1/C

Slack:                    inf
  Source:                 mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            mul_w_mu_2/out_reg_i_107__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.245ns (75.617%)  route 0.079ns (24.383%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y49       DSP_A_B_DATA                 0.000     0.000 r  mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    mul_w_mu_4/out_reg/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X16Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.019     0.019 r  mul_w_mu_4/out_reg/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.019    mul_w_mu_4/out_reg/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X16Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_V[15])
                                                      0.073     0.092 f  mul_w_mu_4/out_reg/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.092    mul_w_mu_4/out_reg/DSP_MULTIPLIER.V<15>
    DSP48E2_X16Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.012     0.104 r  mul_w_mu_4/out_reg/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.104    mul_w_mu_4/out_reg/DSP_M_DATA.V_DATA<15>
    DSP48E2_X16Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.111     0.215 f  mul_w_mu_4/out_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.215    mul_w_mu_4/out_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X16Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.245 r  mul_w_mu_4/out_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.079     0.324    mul_w_mu_2/out_reg_i_107__0_psdsp_n_1
    SLICE_X122Y136       FDRE                                         r  mul_w_mu_2/out_reg_i_107__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BG52                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BG52                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    BG52                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.528 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.711    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.730 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=1392, routed)        0.768     1.498    mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X122Y136       FDRE                                         r  mul_w_mu_2/out_reg_i_107__0_psdsp_1/C





