vendor_name = ModelSim
source_file = 1, C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.qip
source_file = 1, C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd
source_file = 1, C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/db/ROM.cbx.xml
source_file = 1, c:/altera/12.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/12.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/db/altsyncram_vv71.tdf
source_file = 1, C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/rom_mem.mif
design_name = ROM
instance = comp, \clock~I\, clock, ROM, 1
instance = comp, \clock~clkctrl\, clock~clkctrl, ROM, 1
instance = comp, \clken~I\, clken, ROM, 1
instance = comp, \address[0]~I\, address[0], ROM, 1
instance = comp, \address[1]~I\, address[1], ROM, 1
instance = comp, \address[2]~I\, address[2], ROM, 1
instance = comp, \address[3]~I\, address[3], ROM, 1
instance = comp, \address[4]~I\, address[4], ROM, 1
instance = comp, \address[5]~I\, address[5], ROM, 1
instance = comp, \address[6]~I\, address[6], ROM, 1
instance = comp, \address[7]~I\, address[7], ROM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0\, altsyncram_component|auto_generated|ram_block1a0, ROM, 1
instance = comp, \q[0]~I\, q[0], ROM, 1
instance = comp, \q[1]~I\, q[1], ROM, 1
instance = comp, \q[2]~I\, q[2], ROM, 1
instance = comp, \q[3]~I\, q[3], ROM, 1
instance = comp, \q[4]~I\, q[4], ROM, 1
instance = comp, \q[5]~I\, q[5], ROM, 1
instance = comp, \q[6]~I\, q[6], ROM, 1
instance = comp, \q[7]~I\, q[7], ROM, 1
