(pcb C:\Users\Jeremy\src\asm6502\hardware\schematics\memory\memory.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.12)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  180340 -100330  105410 -100330  105410 -41910  180340 -41910
            180340 -100330)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (place C1 120650 -95250 front 0 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm::1
      (place C2 151130 -95250 front 0 (PN 0.1uF))
    )
    (component m6502:PinHeader_2x20_P2.54mm_Horizontal_Counter_Clockwise
      (place J1 175260 -46990 front 0 (PN Conn_02x20_Counter_Clockwise))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U1 114300 -53695 front 0 (PN 28C256))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (place U2 144780 -53695 front 0 (PN HM62256BLP))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (outline (path signal 50  3550 1550  -1050 1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  -650 1300  -650 -1300))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm::1
      (outline (path signal 100  -650 1300  -650 -1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  3550 1550  -1050 1550))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image m6502:PinHeader_2x20_P2.54mm_Horizontal_Counter_Clockwise
      (outline (path signal 100  4675 1270  6580 1270))
      (outline (path signal 100  6580 1270  6580 -49530))
      (outline (path signal 100  6580 -49530  4040 -49530))
      (outline (path signal 100  4040 -49530  4040 635))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 100  -320 -12380  4040 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  4040 -13020))
      (outline (path signal 100  6580 -12380  12580 -12380))
      (outline (path signal 100  12580 -12380  12580 -13020))
      (outline (path signal 100  6580 -13020  12580 -13020))
      (outline (path signal 100  -320 -14920  4040 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  4040 -15560))
      (outline (path signal 100  6580 -14920  12580 -14920))
      (outline (path signal 100  12580 -14920  12580 -15560))
      (outline (path signal 100  6580 -15560  12580 -15560))
      (outline (path signal 100  -320 -17460  4040 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  4040 -18100))
      (outline (path signal 100  6580 -17460  12580 -17460))
      (outline (path signal 100  12580 -17460  12580 -18100))
      (outline (path signal 100  6580 -18100  12580 -18100))
      (outline (path signal 100  -320 -20000  4040 -20000))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  4040 -20640))
      (outline (path signal 100  6580 -20000  12580 -20000))
      (outline (path signal 100  12580 -20000  12580 -20640))
      (outline (path signal 100  6580 -20640  12580 -20640))
      (outline (path signal 100  -320 -22540  4040 -22540))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  4040 -23180))
      (outline (path signal 100  6580 -22540  12580 -22540))
      (outline (path signal 100  12580 -22540  12580 -23180))
      (outline (path signal 100  6580 -23180  12580 -23180))
      (outline (path signal 100  -320 -25080  4040 -25080))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25720  4040 -25720))
      (outline (path signal 100  6580 -25080  12580 -25080))
      (outline (path signal 100  12580 -25080  12580 -25720))
      (outline (path signal 100  6580 -25720  12580 -25720))
      (outline (path signal 100  -320 -27620  4040 -27620))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  4040 -28260))
      (outline (path signal 100  6580 -27620  12580 -27620))
      (outline (path signal 100  12580 -27620  12580 -28260))
      (outline (path signal 100  6580 -28260  12580 -28260))
      (outline (path signal 100  -320 -30160  4040 -30160))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  4040 -30800))
      (outline (path signal 100  6580 -30160  12580 -30160))
      (outline (path signal 100  12580 -30160  12580 -30800))
      (outline (path signal 100  6580 -30800  12580 -30800))
      (outline (path signal 100  -320 -32700  4040 -32700))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -33340  4040 -33340))
      (outline (path signal 100  6580 -32700  12580 -32700))
      (outline (path signal 100  12580 -32700  12580 -33340))
      (outline (path signal 100  6580 -33340  12580 -33340))
      (outline (path signal 100  -320 -35240  4040 -35240))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35880  4040 -35880))
      (outline (path signal 100  6580 -35240  12580 -35240))
      (outline (path signal 100  12580 -35240  12580 -35880))
      (outline (path signal 100  6580 -35880  12580 -35880))
      (outline (path signal 100  -320 -37780  4040 -37780))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -38420  4040 -38420))
      (outline (path signal 100  6580 -37780  12580 -37780))
      (outline (path signal 100  12580 -37780  12580 -38420))
      (outline (path signal 100  6580 -38420  12580 -38420))
      (outline (path signal 100  -320 -40320  4040 -40320))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -40960  4040 -40960))
      (outline (path signal 100  6580 -40320  12580 -40320))
      (outline (path signal 100  12580 -40320  12580 -40960))
      (outline (path signal 100  6580 -40960  12580 -40960))
      (outline (path signal 100  -320 -42860  4040 -42860))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -43500  4040 -43500))
      (outline (path signal 100  6580 -42860  12580 -42860))
      (outline (path signal 100  12580 -42860  12580 -43500))
      (outline (path signal 100  6580 -43500  12580 -43500))
      (outline (path signal 100  -320 -45400  4040 -45400))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -46040  4040 -46040))
      (outline (path signal 100  6580 -45400  12580 -45400))
      (outline (path signal 100  12580 -45400  12580 -46040))
      (outline (path signal 100  6580 -46040  12580 -46040))
      (outline (path signal 100  -320 -47940  4040 -47940))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -48580  4040 -48580))
      (outline (path signal 100  6580 -47940  12580 -47940))
      (outline (path signal 100  12580 -47940  12580 -48580))
      (outline (path signal 100  6580 -48580  12580 -48580))
      (outline (path signal 120  3980 1330  3980 -49590))
      (outline (path signal 120  3980 -49590  6640 -49590))
      (outline (path signal 120  6640 -49590  6640 1330))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  3980 -11430  6640 -11430))
      (outline (path signal 120  6640 -12320  12640 -12320))
      (outline (path signal 120  12640 -12320  12640 -13080))
      (outline (path signal 120  12640 -13080  6640 -13080))
      (outline (path signal 120  3582.93 -12320  3980 -12320))
      (outline (path signal 120  3582.93 -13080  3980 -13080))
      (outline (path signal 120  1042.93 -12320  1497.07 -12320))
      (outline (path signal 120  1042.93 -13080  1497.07 -13080))
      (outline (path signal 120  3980 -13970  6640 -13970))
      (outline (path signal 120  6640 -14860  12640 -14860))
      (outline (path signal 120  12640 -14860  12640 -15620))
      (outline (path signal 120  12640 -15620  6640 -15620))
      (outline (path signal 120  3582.93 -14860  3980 -14860))
      (outline (path signal 120  3582.93 -15620  3980 -15620))
      (outline (path signal 120  1042.93 -14860  1497.07 -14860))
      (outline (path signal 120  1042.93 -15620  1497.07 -15620))
      (outline (path signal 120  3980 -16510  6640 -16510))
      (outline (path signal 120  6640 -17400  12640 -17400))
      (outline (path signal 120  12640 -17400  12640 -18160))
      (outline (path signal 120  12640 -18160  6640 -18160))
      (outline (path signal 120  3582.93 -17400  3980 -17400))
      (outline (path signal 120  3582.93 -18160  3980 -18160))
      (outline (path signal 120  1042.93 -17400  1497.07 -17400))
      (outline (path signal 120  1042.93 -18160  1497.07 -18160))
      (outline (path signal 120  3980 -19050  6640 -19050))
      (outline (path signal 120  6640 -19940  12640 -19940))
      (outline (path signal 120  12640 -19940  12640 -20700))
      (outline (path signal 120  12640 -20700  6640 -20700))
      (outline (path signal 120  3582.93 -19940  3980 -19940))
      (outline (path signal 120  3582.93 -20700  3980 -20700))
      (outline (path signal 120  1042.93 -19940  1497.07 -19940))
      (outline (path signal 120  1042.93 -20700  1497.07 -20700))
      (outline (path signal 120  3980 -21590  6640 -21590))
      (outline (path signal 120  6640 -22480  12640 -22480))
      (outline (path signal 120  12640 -22480  12640 -23240))
      (outline (path signal 120  12640 -23240  6640 -23240))
      (outline (path signal 120  3582.93 -22480  3980 -22480))
      (outline (path signal 120  3582.93 -23240  3980 -23240))
      (outline (path signal 120  1042.93 -22480  1497.07 -22480))
      (outline (path signal 120  1042.93 -23240  1497.07 -23240))
      (outline (path signal 120  3980 -24130  6640 -24130))
      (outline (path signal 120  6640 -25020  12640 -25020))
      (outline (path signal 120  12640 -25020  12640 -25780))
      (outline (path signal 120  12640 -25780  6640 -25780))
      (outline (path signal 120  3582.93 -25020  3980 -25020))
      (outline (path signal 120  3582.93 -25780  3980 -25780))
      (outline (path signal 120  1042.93 -25020  1497.07 -25020))
      (outline (path signal 120  1042.93 -25780  1497.07 -25780))
      (outline (path signal 120  3980 -26670  6640 -26670))
      (outline (path signal 120  6640 -27560  12640 -27560))
      (outline (path signal 120  12640 -27560  12640 -28320))
      (outline (path signal 120  12640 -28320  6640 -28320))
      (outline (path signal 120  3582.93 -27560  3980 -27560))
      (outline (path signal 120  3582.93 -28320  3980 -28320))
      (outline (path signal 120  1042.93 -27560  1497.07 -27560))
      (outline (path signal 120  1042.93 -28320  1497.07 -28320))
      (outline (path signal 120  3980 -29210  6640 -29210))
      (outline (path signal 120  6640 -30100  12640 -30100))
      (outline (path signal 120  12640 -30100  12640 -30860))
      (outline (path signal 120  12640 -30860  6640 -30860))
      (outline (path signal 120  3582.93 -30100  3980 -30100))
      (outline (path signal 120  3582.93 -30860  3980 -30860))
      (outline (path signal 120  1042.93 -30100  1497.07 -30100))
      (outline (path signal 120  1042.93 -30860  1497.07 -30860))
      (outline (path signal 120  3980 -31750  6640 -31750))
      (outline (path signal 120  6640 -32640  12640 -32640))
      (outline (path signal 120  12640 -32640  12640 -33400))
      (outline (path signal 120  12640 -33400  6640 -33400))
      (outline (path signal 120  3582.93 -32640  3980 -32640))
      (outline (path signal 120  3582.93 -33400  3980 -33400))
      (outline (path signal 120  1042.93 -32640  1497.07 -32640))
      (outline (path signal 120  1042.93 -33400  1497.07 -33400))
      (outline (path signal 120  3980 -34290  6640 -34290))
      (outline (path signal 120  6640 -35180  12640 -35180))
      (outline (path signal 120  12640 -35180  12640 -35940))
      (outline (path signal 120  12640 -35940  6640 -35940))
      (outline (path signal 120  3582.93 -35180  3980 -35180))
      (outline (path signal 120  3582.93 -35940  3980 -35940))
      (outline (path signal 120  1042.93 -35180  1497.07 -35180))
      (outline (path signal 120  1042.93 -35940  1497.07 -35940))
      (outline (path signal 120  3980 -36830  6640 -36830))
      (outline (path signal 120  6640 -37720  12640 -37720))
      (outline (path signal 120  12640 -37720  12640 -38480))
      (outline (path signal 120  12640 -38480  6640 -38480))
      (outline (path signal 120  3582.93 -37720  3980 -37720))
      (outline (path signal 120  3582.93 -38480  3980 -38480))
      (outline (path signal 120  1042.93 -37720  1497.07 -37720))
      (outline (path signal 120  1042.93 -38480  1497.07 -38480))
      (outline (path signal 120  3980 -39370  6640 -39370))
      (outline (path signal 120  6640 -40260  12640 -40260))
      (outline (path signal 120  12640 -40260  12640 -41020))
      (outline (path signal 120  12640 -41020  6640 -41020))
      (outline (path signal 120  3582.93 -40260  3980 -40260))
      (outline (path signal 120  3582.93 -41020  3980 -41020))
      (outline (path signal 120  1042.93 -40260  1497.07 -40260))
      (outline (path signal 120  1042.93 -41020  1497.07 -41020))
      (outline (path signal 120  3980 -41910  6640 -41910))
      (outline (path signal 120  6640 -42800  12640 -42800))
      (outline (path signal 120  12640 -42800  12640 -43560))
      (outline (path signal 120  12640 -43560  6640 -43560))
      (outline (path signal 120  3582.93 -42800  3980 -42800))
      (outline (path signal 120  3582.93 -43560  3980 -43560))
      (outline (path signal 120  1042.93 -42800  1497.07 -42800))
      (outline (path signal 120  1042.93 -43560  1497.07 -43560))
      (outline (path signal 120  3980 -44450  6640 -44450))
      (outline (path signal 120  6640 -45340  12640 -45340))
      (outline (path signal 120  12640 -45340  12640 -46100))
      (outline (path signal 120  12640 -46100  6640 -46100))
      (outline (path signal 120  3582.93 -45340  3980 -45340))
      (outline (path signal 120  3582.93 -46100  3980 -46100))
      (outline (path signal 120  1042.93 -45340  1497.07 -45340))
      (outline (path signal 120  1042.93 -46100  1497.07 -46100))
      (outline (path signal 120  3980 -46990  6640 -46990))
      (outline (path signal 120  6640 -47880  12640 -47880))
      (outline (path signal 120  12640 -47880  12640 -48640))
      (outline (path signal 120  12640 -48640  6640 -48640))
      (outline (path signal 120  3582.93 -47880  3980 -47880))
      (outline (path signal 120  3582.93 -48640  3980 -48640))
      (outline (path signal 120  1042.93 -47880  1497.07 -47880))
      (outline (path signal 120  1042.93 -48640  1497.07 -48640))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  13100 -50050))
      (outline (path signal 50  13100 -50050  13100 1800))
      (outline (path signal 50  13100 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 21 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 23 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 25 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 27 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 29 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 31 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 33 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 35 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 37 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 39 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 40 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-1 J1-40 J1-1 U1-22 U1-14 U2-14)
    )
    (net +5V
      (pins C1-2 C2-2 J1-39 U1-27 U1-28 U2-28)
    )
    (net /A14
      (pins C2-1 J1-17 U1-1 U2-22 U2-1)
    )
    (net "Net-(J1-Pad21)"
      (pins J1-21)
    )
    (net /ROMCS
      (pins J1-20 U1-20)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22)
    )
    (net /RAMCS
      (pins J1-19 U2-20)
    )
    (net "Net-(J1-Pad23)"
      (pins J1-23)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18)
    )
    (net "Net-(J1-Pad24)"
      (pins J1-24)
    )
    (net "Net-(J1-Pad25)"
      (pins J1-25)
    )
    (net /A13
      (pins J1-16 U1-26 U2-26)
    )
    (net "Net-(J1-Pad26)"
      (pins J1-26)
    )
    (net /A12
      (pins J1-15 U1-2 U2-2)
    )
    (net "Net-(J1-Pad27)"
      (pins J1-27)
    )
    (net /A11
      (pins J1-14 U1-23 U2-23)
    )
    (net "Net-(J1-Pad28)"
      (pins J1-28)
    )
    (net /A10
      (pins J1-13 U1-21 U2-21)
    )
    (net "Net-(J1-Pad29)"
      (pins J1-29)
    )
    (net /A9
      (pins J1-12 U1-24 U2-24)
    )
    (net /RW
      (pins J1-30 U2-27)
    )
    (net /A8
      (pins J1-11 U1-25 U2-25)
    )
    (net /D7
      (pins J1-31 U1-19 U2-19)
    )
    (net /A7
      (pins J1-10 U1-3 U2-3)
    )
    (net /D6
      (pins J1-32 U1-18 U2-18)
    )
    (net /A6
      (pins J1-9 U1-4 U2-4)
    )
    (net /D5
      (pins J1-33 U1-17 U2-17)
    )
    (net /A5
      (pins J1-8 U1-5 U2-5)
    )
    (net /D4
      (pins J1-34 U1-16 U2-16)
    )
    (net /A4
      (pins J1-7 U1-6 U2-6)
    )
    (net /D3
      (pins J1-35 U1-15 U2-15)
    )
    (net /A3
      (pins J1-6 U1-7 U2-7)
    )
    (net /D2
      (pins J1-36 U1-13 U2-13)
    )
    (net /A2
      (pins J1-5 U1-8 U2-8)
    )
    (net /D1
      (pins J1-37 U1-12 U2-12)
    )
    (net /A1
      (pins J1-4 U1-9 U2-9)
    )
    (net /D0
      (pins J1-38 U1-11 U2-11)
    )
    (net /A0
      (pins J1-3 U1-10 U2-10)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (class kicad_default "" +5V /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A2 /A3 /A4
      /A5 /A6 /A7 /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /RAMCS /ROMCS /RW
      GND "Net-(J1-Pad18)" "Net-(J1-Pad2)" "Net-(J1-Pad21)" "Net-(J1-Pad22)"
      "Net-(J1-Pad23)" "Net-(J1-Pad24)" "Net-(J1-Pad25)" "Net-(J1-Pad26)"
      "Net-(J1-Pad27)" "Net-(J1-Pad28)" "Net-(J1-Pad29)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
