

================================================================
== Vivado HLS Report for 'sliding_window_out'
================================================================
* Date:           Sat Feb 15 07:46:51 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      784|      785| 3.920 us | 3.925 us |  784|  784| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- batch_row_col_channel_loop  |      784|      784|         2|          1|          1|   784|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    555|    -|
|Register         |        -|      -|      48|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      48|    705|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_581_p2                       |     +    |      0|  0|  14|          10|           1|
    |loops_impl_next_i_s_fu_643_p2     |     +    |      0|  0|  15|           5|           1|
    |loops_impl_next_ne_fu_657_p2      |     +    |      0|  0|  15|           5|           1|
    |and_ln258_fu_609_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_569                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op106_read_state3    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln249_fu_679_p2              |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln258_1_fu_587_p2            |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln258_2_fu_603_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln258_fu_575_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln264_fu_625_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln891_2_fu_637_p2            |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln891_fu_631_p2              |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln206_fu_649_p3            |  select  |      0|  0|   5|           1|           1|
    |select_ln891_8_fu_671_p3          |  select  |      0|  0|   5|           1|           1|
    |select_ln891_fu_663_p3            |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|          66|          43|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_03_phi_fu_527_p6            |  15|          3|   10|         30|
    |ap_phi_mux_loops_0_0_1_02_phi_fu_541_p6  |  15|          3|    5|         15|
    |ap_phi_mux_loops_0_1_01_phi_fu_555_p6    |  15|          3|    5|         15|
    |frame_buffer_0_0_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_0_1_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_0_2_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_0_3_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_0_4_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_1_0_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_1_1_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_1_2_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_1_3_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_1_4_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_2_0_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_2_1_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_2_2_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_2_3_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_2_4_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_3_0_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_3_1_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_3_2_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_3_3_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_3_4_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_4_0_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_4_1_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_4_2_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_4_3_V_V_blk_n               |   9|          2|    1|          2|
    |frame_buffer_4_4_V_V_blk_n               |   9|          2|    1|          2|
    |i_03_reg_523                             |   9|          2|   10|         20|
    |loops_0_0_1_02_reg_537                   |   9|          2|    5|         10|
    |loops_0_1_01_reg_551                     |   9|          2|    5|         10|
    |out_V_V1_blk_n                           |   9|          2|    1|          2|
    |out_V_V255_blk_n                         |   9|          2|    1|          2|
    |out_V_V256_blk_n                         |   9|          2|    1|          2|
    |out_V_V257_blk_n                         |   9|          2|    1|          2|
    |out_V_V258_blk_n                         |   9|          2|    1|          2|
    |out_V_V25_blk_n                          |   9|          2|    1|          2|
    |out_V_V2610_blk_n                        |   9|          2|    1|          2|
    |out_V_V2611_blk_n                        |   9|          2|    1|          2|
    |out_V_V2612_blk_n                        |   9|          2|    1|          2|
    |out_V_V269_blk_n                         |   9|          2|    1|          2|
    |out_V_V26_blk_n                          |   9|          2|    1|          2|
    |out_V_V2713_blk_n                        |   9|          2|    1|          2|
    |out_V_V2714_blk_n                        |   9|          2|    1|          2|
    |out_V_V2715_blk_n                        |   9|          2|    1|          2|
    |out_V_V2716_blk_n                        |   9|          2|    1|          2|
    |out_V_V27_blk_n                          |   9|          2|    1|          2|
    |out_V_V2817_blk_n                        |   9|          2|    1|          2|
    |out_V_V2818_blk_n                        |   9|          2|    1|          2|
    |out_V_V2819_blk_n                        |   9|          2|    1|          2|
    |out_V_V2820_blk_n                        |   9|          2|    1|          2|
    |out_V_V28_blk_n                          |   9|          2|    1|          2|
    |out_V_V2_blk_n                           |   9|          2|    1|          2|
    |out_V_V3_blk_n                           |   9|          2|    1|          2|
    |out_V_V4_blk_n                           |   9|          2|    1|          2|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 555|        122|   93|        207|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln258_reg_696        |   1|   0|    1|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_03_reg_523             |  10|   0|   10|          0|
    |i_reg_691                |  10|   0|   10|          0|
    |icmp_ln249_reg_714       |   1|   0|    1|          0|
    |icmp_ln258_reg_687       |   1|   0|    1|          0|
    |icmp_ln264_reg_700       |   1|   0|    1|          0|
    |loops_0_0_1_02_reg_537   |   5|   0|    5|          0|
    |loops_0_1_01_reg_551     |   5|   0|    5|          0|
    |select_ln891_8_reg_709   |   5|   0|    5|          0|
    |select_ln891_reg_704     |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  48|   0|   48|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  sliding_window_out  | return value |
|frame_buffer_0_0_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_0_0_V_V |    pointer   |
|frame_buffer_0_0_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_0_0_V_V |    pointer   |
|frame_buffer_0_0_V_V_read     | out |    1|   ap_fifo  | frame_buffer_0_0_V_V |    pointer   |
|frame_buffer_0_1_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_0_1_V_V |    pointer   |
|frame_buffer_0_1_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_0_1_V_V |    pointer   |
|frame_buffer_0_1_V_V_read     | out |    1|   ap_fifo  | frame_buffer_0_1_V_V |    pointer   |
|out_V_V_din                   | out |   16|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n                |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write                 | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V1_din                  | out |   16|   ap_fifo  |       out_V_V1       |    pointer   |
|out_V_V1_full_n               |  in |    1|   ap_fifo  |       out_V_V1       |    pointer   |
|out_V_V1_write                | out |    1|   ap_fifo  |       out_V_V1       |    pointer   |
|frame_buffer_0_2_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_0_2_V_V |    pointer   |
|frame_buffer_0_2_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_0_2_V_V |    pointer   |
|frame_buffer_0_2_V_V_read     | out |    1|   ap_fifo  | frame_buffer_0_2_V_V |    pointer   |
|frame_buffer_0_3_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_0_3_V_V |    pointer   |
|frame_buffer_0_3_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_0_3_V_V |    pointer   |
|frame_buffer_0_3_V_V_read     | out |    1|   ap_fifo  | frame_buffer_0_3_V_V |    pointer   |
|out_V_V2_din                  | out |   16|   ap_fifo  |       out_V_V2       |    pointer   |
|out_V_V2_full_n               |  in |    1|   ap_fifo  |       out_V_V2       |    pointer   |
|out_V_V2_write                | out |    1|   ap_fifo  |       out_V_V2       |    pointer   |
|out_V_V3_din                  | out |   16|   ap_fifo  |       out_V_V3       |    pointer   |
|out_V_V3_full_n               |  in |    1|   ap_fifo  |       out_V_V3       |    pointer   |
|out_V_V3_write                | out |    1|   ap_fifo  |       out_V_V3       |    pointer   |
|frame_buffer_0_4_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_0_4_V_V |    pointer   |
|frame_buffer_0_4_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_0_4_V_V |    pointer   |
|frame_buffer_0_4_V_V_read     | out |    1|   ap_fifo  | frame_buffer_0_4_V_V |    pointer   |
|frame_buffer_1_0_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_1_0_V_V |    pointer   |
|frame_buffer_1_0_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_1_0_V_V |    pointer   |
|frame_buffer_1_0_V_V_read     | out |    1|   ap_fifo  | frame_buffer_1_0_V_V |    pointer   |
|frame_buffer_1_1_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_1_1_V_V |    pointer   |
|frame_buffer_1_1_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_1_1_V_V |    pointer   |
|frame_buffer_1_1_V_V_read     | out |    1|   ap_fifo  | frame_buffer_1_1_V_V |    pointer   |
|out_V_V4_din                  | out |   16|   ap_fifo  |       out_V_V4       |    pointer   |
|out_V_V4_full_n               |  in |    1|   ap_fifo  |       out_V_V4       |    pointer   |
|out_V_V4_write                | out |    1|   ap_fifo  |       out_V_V4       |    pointer   |
|out_V_V25_din                 | out |   16|   ap_fifo  |       out_V_V25      |    pointer   |
|out_V_V25_full_n              |  in |    1|   ap_fifo  |       out_V_V25      |    pointer   |
|out_V_V25_write               | out |    1|   ap_fifo  |       out_V_V25      |    pointer   |
|out_V_V255_din                | out |   16|   ap_fifo  |      out_V_V255      |    pointer   |
|out_V_V255_full_n             |  in |    1|   ap_fifo  |      out_V_V255      |    pointer   |
|out_V_V255_write              | out |    1|   ap_fifo  |      out_V_V255      |    pointer   |
|frame_buffer_1_2_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_1_2_V_V |    pointer   |
|frame_buffer_1_2_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_1_2_V_V |    pointer   |
|frame_buffer_1_2_V_V_read     | out |    1|   ap_fifo  | frame_buffer_1_2_V_V |    pointer   |
|frame_buffer_1_3_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_1_3_V_V |    pointer   |
|frame_buffer_1_3_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_1_3_V_V |    pointer   |
|frame_buffer_1_3_V_V_read     | out |    1|   ap_fifo  | frame_buffer_1_3_V_V |    pointer   |
|out_V_V256_din                | out |   16|   ap_fifo  |      out_V_V256      |    pointer   |
|out_V_V256_full_n             |  in |    1|   ap_fifo  |      out_V_V256      |    pointer   |
|out_V_V256_write              | out |    1|   ap_fifo  |      out_V_V256      |    pointer   |
|out_V_V257_din                | out |   16|   ap_fifo  |      out_V_V257      |    pointer   |
|out_V_V257_full_n             |  in |    1|   ap_fifo  |      out_V_V257      |    pointer   |
|out_V_V257_write              | out |    1|   ap_fifo  |      out_V_V257      |    pointer   |
|frame_buffer_1_4_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_1_4_V_V |    pointer   |
|frame_buffer_1_4_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_1_4_V_V |    pointer   |
|frame_buffer_1_4_V_V_read     | out |    1|   ap_fifo  | frame_buffer_1_4_V_V |    pointer   |
|frame_buffer_2_0_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_2_0_V_V |    pointer   |
|frame_buffer_2_0_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_2_0_V_V |    pointer   |
|frame_buffer_2_0_V_V_read     | out |    1|   ap_fifo  | frame_buffer_2_0_V_V |    pointer   |
|frame_buffer_2_1_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_2_1_V_V |    pointer   |
|frame_buffer_2_1_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_2_1_V_V |    pointer   |
|frame_buffer_2_1_V_V_read     | out |    1|   ap_fifo  | frame_buffer_2_1_V_V |    pointer   |
|out_V_V258_din                | out |   16|   ap_fifo  |      out_V_V258      |    pointer   |
|out_V_V258_full_n             |  in |    1|   ap_fifo  |      out_V_V258      |    pointer   |
|out_V_V258_write              | out |    1|   ap_fifo  |      out_V_V258      |    pointer   |
|out_V_V26_din                 | out |   16|   ap_fifo  |       out_V_V26      |    pointer   |
|out_V_V26_full_n              |  in |    1|   ap_fifo  |       out_V_V26      |    pointer   |
|out_V_V26_write               | out |    1|   ap_fifo  |       out_V_V26      |    pointer   |
|out_V_V269_din                | out |   16|   ap_fifo  |      out_V_V269      |    pointer   |
|out_V_V269_full_n             |  in |    1|   ap_fifo  |      out_V_V269      |    pointer   |
|out_V_V269_write              | out |    1|   ap_fifo  |      out_V_V269      |    pointer   |
|frame_buffer_2_2_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_2_2_V_V |    pointer   |
|frame_buffer_2_2_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_2_2_V_V |    pointer   |
|frame_buffer_2_2_V_V_read     | out |    1|   ap_fifo  | frame_buffer_2_2_V_V |    pointer   |
|frame_buffer_2_3_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_2_3_V_V |    pointer   |
|frame_buffer_2_3_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_2_3_V_V |    pointer   |
|frame_buffer_2_3_V_V_read     | out |    1|   ap_fifo  | frame_buffer_2_3_V_V |    pointer   |
|out_V_V2610_din               | out |   16|   ap_fifo  |      out_V_V2610     |    pointer   |
|out_V_V2610_full_n            |  in |    1|   ap_fifo  |      out_V_V2610     |    pointer   |
|out_V_V2610_write             | out |    1|   ap_fifo  |      out_V_V2610     |    pointer   |
|out_V_V2611_din               | out |   16|   ap_fifo  |      out_V_V2611     |    pointer   |
|out_V_V2611_full_n            |  in |    1|   ap_fifo  |      out_V_V2611     |    pointer   |
|out_V_V2611_write             | out |    1|   ap_fifo  |      out_V_V2611     |    pointer   |
|frame_buffer_2_4_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_2_4_V_V |    pointer   |
|frame_buffer_2_4_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_2_4_V_V |    pointer   |
|frame_buffer_2_4_V_V_read     | out |    1|   ap_fifo  | frame_buffer_2_4_V_V |    pointer   |
|frame_buffer_3_0_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_3_0_V_V |    pointer   |
|frame_buffer_3_0_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_3_0_V_V |    pointer   |
|frame_buffer_3_0_V_V_read     | out |    1|   ap_fifo  | frame_buffer_3_0_V_V |    pointer   |
|frame_buffer_3_1_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_3_1_V_V |    pointer   |
|frame_buffer_3_1_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_3_1_V_V |    pointer   |
|frame_buffer_3_1_V_V_read     | out |    1|   ap_fifo  | frame_buffer_3_1_V_V |    pointer   |
|out_V_V2612_din               | out |   16|   ap_fifo  |      out_V_V2612     |    pointer   |
|out_V_V2612_full_n            |  in |    1|   ap_fifo  |      out_V_V2612     |    pointer   |
|out_V_V2612_write             | out |    1|   ap_fifo  |      out_V_V2612     |    pointer   |
|out_V_V27_din                 | out |   16|   ap_fifo  |       out_V_V27      |    pointer   |
|out_V_V27_full_n              |  in |    1|   ap_fifo  |       out_V_V27      |    pointer   |
|out_V_V27_write               | out |    1|   ap_fifo  |       out_V_V27      |    pointer   |
|out_V_V2713_din               | out |   16|   ap_fifo  |      out_V_V2713     |    pointer   |
|out_V_V2713_full_n            |  in |    1|   ap_fifo  |      out_V_V2713     |    pointer   |
|out_V_V2713_write             | out |    1|   ap_fifo  |      out_V_V2713     |    pointer   |
|frame_buffer_3_2_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_3_2_V_V |    pointer   |
|frame_buffer_3_2_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_3_2_V_V |    pointer   |
|frame_buffer_3_2_V_V_read     | out |    1|   ap_fifo  | frame_buffer_3_2_V_V |    pointer   |
|frame_buffer_3_3_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_3_3_V_V |    pointer   |
|frame_buffer_3_3_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_3_3_V_V |    pointer   |
|frame_buffer_3_3_V_V_read     | out |    1|   ap_fifo  | frame_buffer_3_3_V_V |    pointer   |
|out_V_V2714_din               | out |   16|   ap_fifo  |      out_V_V2714     |    pointer   |
|out_V_V2714_full_n            |  in |    1|   ap_fifo  |      out_V_V2714     |    pointer   |
|out_V_V2714_write             | out |    1|   ap_fifo  |      out_V_V2714     |    pointer   |
|out_V_V2715_din               | out |   16|   ap_fifo  |      out_V_V2715     |    pointer   |
|out_V_V2715_full_n            |  in |    1|   ap_fifo  |      out_V_V2715     |    pointer   |
|out_V_V2715_write             | out |    1|   ap_fifo  |      out_V_V2715     |    pointer   |
|frame_buffer_3_4_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_3_4_V_V |    pointer   |
|frame_buffer_3_4_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_3_4_V_V |    pointer   |
|frame_buffer_3_4_V_V_read     | out |    1|   ap_fifo  | frame_buffer_3_4_V_V |    pointer   |
|frame_buffer_4_0_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_4_0_V_V |    pointer   |
|frame_buffer_4_0_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_4_0_V_V |    pointer   |
|frame_buffer_4_0_V_V_read     | out |    1|   ap_fifo  | frame_buffer_4_0_V_V |    pointer   |
|frame_buffer_4_1_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_4_1_V_V |    pointer   |
|frame_buffer_4_1_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_4_1_V_V |    pointer   |
|frame_buffer_4_1_V_V_read     | out |    1|   ap_fifo  | frame_buffer_4_1_V_V |    pointer   |
|out_V_V2716_din               | out |   16|   ap_fifo  |      out_V_V2716     |    pointer   |
|out_V_V2716_full_n            |  in |    1|   ap_fifo  |      out_V_V2716     |    pointer   |
|out_V_V2716_write             | out |    1|   ap_fifo  |      out_V_V2716     |    pointer   |
|out_V_V28_din                 | out |   16|   ap_fifo  |       out_V_V28      |    pointer   |
|out_V_V28_full_n              |  in |    1|   ap_fifo  |       out_V_V28      |    pointer   |
|out_V_V28_write               | out |    1|   ap_fifo  |       out_V_V28      |    pointer   |
|out_V_V2817_din               | out |   16|   ap_fifo  |      out_V_V2817     |    pointer   |
|out_V_V2817_full_n            |  in |    1|   ap_fifo  |      out_V_V2817     |    pointer   |
|out_V_V2817_write             | out |    1|   ap_fifo  |      out_V_V2817     |    pointer   |
|frame_buffer_4_2_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_4_2_V_V |    pointer   |
|frame_buffer_4_2_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_4_2_V_V |    pointer   |
|frame_buffer_4_2_V_V_read     | out |    1|   ap_fifo  | frame_buffer_4_2_V_V |    pointer   |
|frame_buffer_4_3_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_4_3_V_V |    pointer   |
|frame_buffer_4_3_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_4_3_V_V |    pointer   |
|frame_buffer_4_3_V_V_read     | out |    1|   ap_fifo  | frame_buffer_4_3_V_V |    pointer   |
|out_V_V2818_din               | out |   16|   ap_fifo  |      out_V_V2818     |    pointer   |
|out_V_V2818_full_n            |  in |    1|   ap_fifo  |      out_V_V2818     |    pointer   |
|out_V_V2818_write             | out |    1|   ap_fifo  |      out_V_V2818     |    pointer   |
|out_V_V2819_din               | out |   16|   ap_fifo  |      out_V_V2819     |    pointer   |
|out_V_V2819_full_n            |  in |    1|   ap_fifo  |      out_V_V2819     |    pointer   |
|out_V_V2819_write             | out |    1|   ap_fifo  |      out_V_V2819     |    pointer   |
|frame_buffer_4_4_V_V_dout     |  in |   16|   ap_fifo  | frame_buffer_4_4_V_V |    pointer   |
|frame_buffer_4_4_V_V_empty_n  |  in |    1|   ap_fifo  | frame_buffer_4_4_V_V |    pointer   |
|frame_buffer_4_4_V_V_read     | out |    1|   ap_fifo  | frame_buffer_4_4_V_V |    pointer   |
|out_V_V2820_din               | out |   16|   ap_fifo  |      out_V_V2820     |    pointer   |
|out_V_V2820_full_n            |  in |    1|   ap_fifo  |      out_V_V2820     |    pointer   |
|out_V_V2820_write             | out |    1|   ap_fifo  |      out_V_V2820     |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2820, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2819, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2818, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2817, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2716, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2715, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2714, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2713, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2612, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2611, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2610, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V269, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V258, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V257, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V256, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V255, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %branch25 ], [ false, %batch_row_col_channel_loop_end ], [ true, %1 ]"   --->   Operation 55 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_03 = phi i10 [ 0, %branch25 ], [ %i, %batch_row_col_channel_loop_end ], [ 0, %1 ]"   --->   Operation 56 'phi' 'i_03' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%loops_0_0_1_02 = phi i5 [ 0, %branch25 ], [ %select_ln891_8, %batch_row_col_channel_loop_end ], [ 0, %1 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 57 'phi' 'loops_0_0_1_02' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%loops_0_1_01 = phi i5 [ 0, %branch25 ], [ %select_ln891, %batch_row_col_channel_loop_end ], [ 0, %1 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 58 'phi' 'loops_0_1_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %batch_row_col_channel_loop_begin"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %batch_row_col_channel_loop_begin" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 60 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str24) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str24)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 62 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:251]   --->   Operation 63 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_1_01, i32 2, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 64 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln258 = icmp eq i3 %tmp_3, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 65 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%i = add i10 %i_03, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 66 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %batch_row_col_channel_loop_end, label %0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln258_1 = icmp eq i5 %loops_0_1_01, 4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 68 'icmp' 'icmp_ln258_1' <Predicate = (!icmp_ln258)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_0_1_02, i32 2, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 69 'partselect' 'tmp_4' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.13ns)   --->   "%icmp_ln258_2 = icmp eq i3 %tmp_4, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 70 'icmp' 'icmp_ln258_2' <Predicate = (!icmp_ln258)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln258 = and i1 %icmp_ln258_1, %icmp_ln258_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 71 'and' 'and_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %and_ln258, label %batch_row_col_channel_loop_end, label %.preheader8.preheader" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:258]   --->   Operation 72 'br' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_0_1_02, i32 2, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.13ns)   --->   "%icmp_ln264 = icmp ne i3 %tmp_5, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 74 'icmp' 'icmp_ln264' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.0.1, label %.preheader.0.2.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 75 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.0.3, label %.preheader.0.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 76 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.preheader.1, label %.preheader.1.2.critedge.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 77 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.1.3, label %.preheader.1.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 78 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.preheader.2, label %.preheader.2.2.critedge.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 79 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.2.3, label %.preheader.2.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 80 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.preheader.3, label %.preheader.3.2.critedge.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 81 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.3.3, label %.preheader.3.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 82 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.preheader.4, label %.preheader.4.2.critedge.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 83 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.preheader.4.3, label %.preheader.4.4.critedge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 84 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %branch0, label %.loopexit.loopexit" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:264]   --->   Operation 85 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br label %batch_row_col_channel_loop_end"   --->   Operation 86 'br' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str24, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275]   --->   Operation 87 'specregionend' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.36ns)   --->   "%icmp_ln891 = icmp ugt i5 %loops_0_0_1_02, -6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 88 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.36ns)   --->   "%icmp_ln891_2 = icmp ugt i5 %loops_0_1_01, -6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 89 'icmp' 'icmp_ln891_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.78ns)   --->   "%loops_impl_next_i_s = add i5 %loops_0_1_01, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 90 'add' 'loops_impl_next_i_s' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln891)   --->   "%select_ln206 = select i1 %icmp_ln891_2, i5 0, i5 %loops_impl_next_i_s" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 91 'select' 'select_ln206' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.78ns)   --->   "%loops_impl_next_ne = add i5 %loops_0_0_1_02, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 92 'add' 'loops_impl_next_ne' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln891 = select i1 %icmp_ln891, i5 %select_ln206, i5 %loops_0_1_01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 93 'select' 'select_ln891' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.21ns)   --->   "%select_ln891_8 = select i1 %icmp_ln891, i5 0, i5 %loops_impl_next_ne" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 94 'select' 'select_ln891_8' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.77ns)   --->   "%icmp_ln249 = icmp eq i10 %i_03, -241" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 95 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 96 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %1, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:277]   --->   Operation 98 'br' <Predicate = (icmp_ln249)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 99 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 99 'read' 'tmp_V' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 100 [1/1] (2.18ns)   --->   "%empty = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 100 'read' 'empty' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader.0.2"   --->   Operation 101 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 102 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 103 [1/1] (2.18ns)   --->   "%tmp_V_56 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 103 'read' 'tmp_V_56' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 104 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V1, i16 %tmp_V_56)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 104 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.0.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 105 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.18ns)   --->   "%tmp_V_57 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 106 'read' 'tmp_V_57' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 107 [1/1] (2.18ns)   --->   "%empty_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 107 'read' 'empty_113' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader.0.4"   --->   Operation 108 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2, i16 %tmp_V_57)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 109 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 110 [1/1] (2.18ns)   --->   "%tmp_V_58 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 110 'read' 'tmp_V_58' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 111 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V3, i16 %tmp_V_58)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 111 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader.0.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 112 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.18ns)   --->   "%tmp_V_59 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_0_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 113 'read' 'tmp_V_59' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 114 [1/1] (2.18ns)   --->   "%empty_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 114 'read' 'empty_114' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 115 [1/1] (2.18ns)   --->   "%empty_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 115 'read' 'empty_115' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader.1.2"   --->   Operation 116 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V4, i16 %tmp_V_59)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 117 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 118 [1/1] (2.18ns)   --->   "%tmp_V_60 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 118 'read' 'tmp_V_60' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 119 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V25, i16 %tmp_V_60)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 119 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 120 [1/1] (2.18ns)   --->   "%tmp_V_61 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 120 'read' 'tmp_V_61' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 121 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V255, i16 %tmp_V_61)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 121 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader.1.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 122 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.18ns)   --->   "%tmp_V_62 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 123 'read' 'tmp_V_62' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 124 [1/1] (2.18ns)   --->   "%empty_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 124 'read' 'empty_116' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader.1.4"   --->   Operation 125 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V256, i16 %tmp_V_62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 126 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 127 [1/1] (2.18ns)   --->   "%tmp_V_63 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 127 'read' 'tmp_V_63' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 128 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V257, i16 %tmp_V_63)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 128 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader.1.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 129 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (2.18ns)   --->   "%tmp_V_64 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_1_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 130 'read' 'tmp_V_64' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 131 [1/1] (2.18ns)   --->   "%empty_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 131 'read' 'empty_117' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 132 [1/1] (2.18ns)   --->   "%empty_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 132 'read' 'empty_118' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader.2.2"   --->   Operation 133 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V258, i16 %tmp_V_64)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 134 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 135 [1/1] (2.18ns)   --->   "%tmp_V_65 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 135 'read' 'tmp_V_65' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 136 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V26, i16 %tmp_V_65)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 136 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 137 [1/1] (2.18ns)   --->   "%tmp_V_66 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 137 'read' 'tmp_V_66' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 138 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V269, i16 %tmp_V_66)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 138 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader.2.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 139 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.18ns)   --->   "%tmp_V_67 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 140 'read' 'tmp_V_67' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 141 [1/1] (2.18ns)   --->   "%empty_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 141 'read' 'empty_119' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader.2.4"   --->   Operation 142 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2610, i16 %tmp_V_67)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 143 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 144 [1/1] (2.18ns)   --->   "%tmp_V_68 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 144 'read' 'tmp_V_68' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 145 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2611, i16 %tmp_V_68)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 145 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader.2.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 146 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.18ns)   --->   "%tmp_V_69 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_2_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 147 'read' 'tmp_V_69' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 148 [1/1] (2.18ns)   --->   "%empty_120 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 148 'read' 'empty_120' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 149 [1/1] (2.18ns)   --->   "%empty_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 149 'read' 'empty_121' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "br label %.preheader.3.2"   --->   Operation 150 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2612, i16 %tmp_V_69)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 151 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 152 [1/1] (2.18ns)   --->   "%tmp_V_70 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 152 'read' 'tmp_V_70' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 153 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V27, i16 %tmp_V_70)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 153 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 154 [1/1] (2.18ns)   --->   "%tmp_V_71 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 154 'read' 'tmp_V_71' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 155 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2713, i16 %tmp_V_71)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 155 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader.3.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 156 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (2.18ns)   --->   "%tmp_V_72 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 157 'read' 'tmp_V_72' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 158 [1/1] (2.18ns)   --->   "%empty_122 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 158 'read' 'empty_122' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader.3.4"   --->   Operation 159 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2714, i16 %tmp_V_72)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 160 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 161 [1/1] (2.18ns)   --->   "%tmp_V_73 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 161 'read' 'tmp_V_73' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 162 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2715, i16 %tmp_V_73)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 162 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader.3.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 163 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (2.18ns)   --->   "%tmp_V_74 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_3_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 164 'read' 'tmp_V_74' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 165 [1/1] (2.18ns)   --->   "%empty_123 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 165 'read' 'empty_123' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 166 [1/1] (2.18ns)   --->   "%empty_124 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 166 'read' 'empty_124' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader.4.2"   --->   Operation 167 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2716, i16 %tmp_V_74)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 168 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 169 [1/1] (2.18ns)   --->   "%tmp_V_75 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 169 'read' 'tmp_V_75' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 170 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V28, i16 %tmp_V_75)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 170 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 171 [1/1] (2.18ns)   --->   "%tmp_V_76 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 171 'read' 'tmp_V_76' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 172 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2817, i16 %tmp_V_76)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 172 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader.4.2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 173 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.18ns)   --->   "%tmp_V_77 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 174 'read' 'tmp_V_77' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 175 [1/1] (2.18ns)   --->   "%empty_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 175 'read' 'empty_125' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader.4.4"   --->   Operation 176 'br' <Predicate = (!icmp_ln258 & !and_ln258 & !icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2818, i16 %tmp_V_77)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 177 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 178 [1/1] (2.18ns)   --->   "%tmp_V_78 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 178 'read' 'tmp_V_78' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 179 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2819, i16 %tmp_V_78)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 179 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader.4.4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 180 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.18ns)   --->   "%tmp_V_79 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %frame_buffer_4_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:263]   --->   Operation 181 'read' 'tmp_V_79' <Predicate = (!icmp_ln258 & !and_ln258)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 182 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V2820, i16 %tmp_V_79)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:270]   --->   Operation 182 'write' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "br label %.loopexit.loopexit" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:271]   --->   Operation 183 'br' <Predicate = (!icmp_ln258 & !and_ln258 & icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:277]   --->   Operation 184 'return' <Predicate = (icmp_ln249)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame_buffer_0_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_0_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_0_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_0_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_0_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_1_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_1_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_1_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_1_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_1_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_2_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_2_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_2_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_2_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_2_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_3_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_3_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_3_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_3_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_3_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_4_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_4_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_4_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_4_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_buffer_4_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V255]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V256]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V257]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V258]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V269]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2610]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2611]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2612]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2713]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2714]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2715]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2716]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2817]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2818]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2819]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2820]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
br_ln249            (br               ) [ 0111]
do_init             (phi              ) [ 0011]
i_03                (phi              ) [ 0011]
loops_0_0_1_02      (phi              ) [ 0011]
loops_0_1_01        (phi              ) [ 0011]
br_ln0              (br               ) [ 0000]
br_ln249            (br               ) [ 0000]
specloopname_ln249  (specloopname     ) [ 0000]
tmp                 (specregionbegin  ) [ 0000]
specpipeline_ln251  (specpipeline     ) [ 0000]
tmp_3               (partselect       ) [ 0000]
icmp_ln258          (icmp             ) [ 0011]
i                   (add              ) [ 0111]
br_ln258            (br               ) [ 0000]
icmp_ln258_1        (icmp             ) [ 0000]
tmp_4               (partselect       ) [ 0000]
icmp_ln258_2        (icmp             ) [ 0000]
and_ln258           (and              ) [ 0011]
br_ln258            (br               ) [ 0000]
tmp_5               (partselect       ) [ 0000]
icmp_ln264          (icmp             ) [ 0011]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln264            (br               ) [ 0000]
br_ln0              (br               ) [ 0000]
empty_126           (specregionend    ) [ 0000]
icmp_ln891          (icmp             ) [ 0000]
icmp_ln891_2        (icmp             ) [ 0000]
loops_impl_next_i_s (add              ) [ 0000]
select_ln206        (select           ) [ 0000]
loops_impl_next_ne  (add              ) [ 0000]
select_ln891        (select           ) [ 0111]
select_ln891_8      (select           ) [ 0111]
icmp_ln249          (icmp             ) [ 0011]
empty_127           (speclooptripcount) [ 0000]
br_ln249            (br               ) [ 0111]
br_ln277            (br               ) [ 0111]
tmp_V               (read             ) [ 0000]
empty               (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_56            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_57            (read             ) [ 0000]
empty_113           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_58            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_59            (read             ) [ 0000]
empty_114           (read             ) [ 0000]
empty_115           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_60            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_61            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_62            (read             ) [ 0000]
empty_116           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_63            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_64            (read             ) [ 0000]
empty_117           (read             ) [ 0000]
empty_118           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_65            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_66            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_67            (read             ) [ 0000]
empty_119           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_68            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_69            (read             ) [ 0000]
empty_120           (read             ) [ 0000]
empty_121           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_70            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_71            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_72            (read             ) [ 0000]
empty_122           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_73            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_74            (read             ) [ 0000]
empty_123           (read             ) [ 0000]
empty_124           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_75            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_76            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_77            (read             ) [ 0000]
empty_125           (read             ) [ 0000]
br_ln0              (br               ) [ 0000]
write_ln270         (write            ) [ 0000]
tmp_V_78            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
tmp_V_79            (read             ) [ 0000]
write_ln270         (write            ) [ 0000]
br_ln271            (br               ) [ 0000]
return_ln277        (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame_buffer_0_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_0_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame_buffer_0_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_0_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_buffer_0_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_0_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_buffer_0_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_0_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_buffer_0_4_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_0_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_1_0_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_1_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_1_1_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_1_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_buffer_1_2_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_1_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="frame_buffer_1_3_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_1_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="frame_buffer_1_4_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_1_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="frame_buffer_2_0_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_2_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="frame_buffer_2_1_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_2_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="frame_buffer_2_2_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_2_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="frame_buffer_2_3_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_2_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="frame_buffer_2_4_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_2_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="frame_buffer_3_0_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_3_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="frame_buffer_3_1_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_3_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="frame_buffer_3_2_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_3_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="frame_buffer_3_3_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_3_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="frame_buffer_3_4_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_3_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="frame_buffer_4_0_V_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_4_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="frame_buffer_4_1_V_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_4_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="frame_buffer_4_2_V_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_4_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="frame_buffer_4_3_V_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_4_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="frame_buffer_4_4_V_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_4_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_V_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_V_V1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_V_V2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_V_V3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_V_V4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_V_V25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_V_V255">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V255"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_V_V256">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V256"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="out_V_V257">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V257"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="out_V_V258">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V258"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="out_V_V26">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V26"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="out_V_V269">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V269"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="out_V_V2610">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2610"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="out_V_V2611">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2611"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="out_V_V2612">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2612"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="out_V_V27">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V27"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="out_V_V2713">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2713"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="out_V_V2714">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2714"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="out_V_V2715">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2715"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="out_V_V2716">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2716"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="out_V_V28">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="out_V_V2817">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2817"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="out_V_V2818">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2818"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="out_V_V2819">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2819"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="out_V_V2820">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2820"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_V_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 tmp_V_56/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln270_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln270_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_57_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_57/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_113/3 tmp_V_58/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln270_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln270_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_V_59_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_59/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_114/3 tmp_V_60/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_115/3 tmp_V_61/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln270_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln270_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln270_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_V_62_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_62/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_116/3 tmp_V_63/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln270_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln270_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_V_64_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_64/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_117/3 tmp_V_65/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_118/3 tmp_V_66/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_ln270_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="write_ln270_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="write_ln270_write_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_V_67_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_67/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_119/3 tmp_V_68/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln270_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="16" slack="0"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln270_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="16" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_V_69_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_69/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_120/3 tmp_V_70/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_121/3 tmp_V_71/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="write_ln270_write_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="16" slack="0"/>
<pin id="376" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="write_ln270_write_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="16" slack="0"/>
<pin id="384" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="write_ln270_write_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="0" index="2" bw="16" slack="0"/>
<pin id="392" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_V_72_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_72/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_122/3 tmp_V_73/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="write_ln270_write_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="0" index="2" bw="16" slack="0"/>
<pin id="412" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln270_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="0" index="2" bw="16" slack="0"/>
<pin id="420" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_V_74_read_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_74/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_123/3 tmp_V_75/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_read_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_124/3 tmp_V_76/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="write_ln270_write_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="0" index="2" bw="16" slack="0"/>
<pin id="446" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="write_ln270_write_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="0" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="0" index="2" bw="16" slack="0"/>
<pin id="454" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="write_ln270_write_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="16" slack="0"/>
<pin id="462" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_V_77_read_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_77/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_read_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_125/3 tmp_V_78/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="write_ln270_write_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="0" index="2" bw="16" slack="0"/>
<pin id="482" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="write_ln270_write_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="16" slack="0"/>
<pin id="490" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_V_79_read_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_79/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="write_ln270_write_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="0" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="0" index="2" bw="16" slack="0"/>
<pin id="504" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="do_init_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="do_init_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="4" bw="1" slack="0"/>
<pin id="518" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_03_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="1"/>
<pin id="525" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_03 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="i_03_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="10" slack="0"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="4" bw="1" slack="0"/>
<pin id="533" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_03/2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="loops_0_0_1_02_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loops_0_0_1_02 (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="loops_0_0_1_02_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="4" bw="1" slack="0"/>
<pin id="547" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loops_0_0_1_02/2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="loops_0_1_01_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="1"/>
<pin id="553" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loops_0_1_01 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="loops_0_1_01_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="5" slack="0"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="4" bw="1" slack="0"/>
<pin id="561" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loops_0_1_01/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="4" slack="0"/>
<pin id="570" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln258_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln258_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258_1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="0" index="2" bw="3" slack="0"/>
<pin id="597" dir="0" index="3" bw="4" slack="0"/>
<pin id="598" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln258_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258_2/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln258_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln258/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="5" slack="0"/>
<pin id="618" dir="0" index="2" bw="3" slack="0"/>
<pin id="619" dir="0" index="3" bw="4" slack="0"/>
<pin id="620" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln264_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="0" index="1" bw="3" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln264/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln891_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="0" index="1" bw="5" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln891_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891_2/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="loops_impl_next_i_s_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loops_impl_next_i_s/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln206_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="5" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="loops_impl_next_ne_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loops_impl_next_ne/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln891_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="5" slack="0"/>
<pin id="666" dir="0" index="2" bw="5" slack="0"/>
<pin id="667" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln891/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln891_8_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="5" slack="0"/>
<pin id="674" dir="0" index="2" bw="5" slack="0"/>
<pin id="675" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln891_8/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln249_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="return_ln277_fu_685">
<pin_list>
<pin id="686" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln277/3 "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln258_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln258 "/>
</bind>
</comp>

<comp id="691" class="1005" name="i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="696" class="1005" name="and_ln258_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln258 "/>
</bind>
</comp>

<comp id="700" class="1005" name="icmp_ln264_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln264 "/>
</bind>
</comp>

<comp id="704" class="1005" name="select_ln891_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln891 "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln891_8_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln891_8 "/>
</bind>
</comp>

<comp id="714" class="1005" name="icmp_ln249_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln249 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="154" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="154" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="156" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="158" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="156" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="164" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="154" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="154" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="156" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="186" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="156" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="192" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="154" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="154" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="154" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="156" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="214" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="156" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="220" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="156" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="226" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="154" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="154" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="156" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="64" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="256" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="156" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="262" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="154" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="154" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="154" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="156" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="156" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="290" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="156" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="296" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="154" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="154" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="156" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="156" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="332" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="154" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="154" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="154" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="156" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="78" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="354" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="156" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="360" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="156" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="366" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="154" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="154" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="156" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="84" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="156" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="402" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="154" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="154" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="154" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="156" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="88" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="424" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="156" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="90" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="430" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="156" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="92" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="436" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="154" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="154" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="156" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="466" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="156" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="96" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="472" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="154" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="156" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="98" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="112" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="114" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="112" pin="0"/><net_sink comp="512" pin=4"/></net>

<net id="526"><net_src comp="116" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="535"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="116" pin="0"/><net_sink comp="527" pin=4"/></net>

<net id="540"><net_src comp="118" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="549"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="118" pin="0"/><net_sink comp="541" pin=4"/></net>

<net id="554"><net_src comp="118" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="563"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="118" pin="0"/><net_sink comp="555" pin=4"/></net>

<net id="571"><net_src comp="132" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="555" pin="6"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="108" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="134" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="136" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="527" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="138" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="555" pin="6"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="140" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="132" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="541" pin="6"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="108" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="134" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="607"><net_src comp="593" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="136" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="587" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="132" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="541" pin="6"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="108" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="134" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="629"><net_src comp="615" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="136" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="541" pin="6"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="144" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="555" pin="6"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="144" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="555" pin="6"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="146" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="637" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="118" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="643" pin="2"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="541" pin="6"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="146" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="631" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="649" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="555" pin="6"/><net_sink comp="663" pin=2"/></net>

<net id="676"><net_src comp="631" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="118" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="657" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="527" pin="6"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="148" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="575" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="581" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="699"><net_src comp="609" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="625" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="663" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="712"><net_src comp="671" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="717"><net_src comp="679" pin="2"/><net_sink comp="714" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 }
	Port: out_V_V1 | {3 }
	Port: out_V_V2 | {3 }
	Port: out_V_V3 | {3 }
	Port: out_V_V4 | {3 }
	Port: out_V_V25 | {3 }
	Port: out_V_V255 | {3 }
	Port: out_V_V256 | {3 }
	Port: out_V_V257 | {3 }
	Port: out_V_V258 | {3 }
	Port: out_V_V26 | {3 }
	Port: out_V_V269 | {3 }
	Port: out_V_V2610 | {3 }
	Port: out_V_V2611 | {3 }
	Port: out_V_V2612 | {3 }
	Port: out_V_V27 | {3 }
	Port: out_V_V2713 | {3 }
	Port: out_V_V2714 | {3 }
	Port: out_V_V2715 | {3 }
	Port: out_V_V2716 | {3 }
	Port: out_V_V28 | {3 }
	Port: out_V_V2817 | {3 }
	Port: out_V_V2818 | {3 }
	Port: out_V_V2819 | {3 }
	Port: out_V_V2820 | {3 }
 - Input state : 
	Port: sliding_window_out : frame_buffer_0_0_V_V | {3 }
	Port: sliding_window_out : frame_buffer_0_1_V_V | {3 }
	Port: sliding_window_out : frame_buffer_0_2_V_V | {3 }
	Port: sliding_window_out : frame_buffer_0_3_V_V | {3 }
	Port: sliding_window_out : frame_buffer_0_4_V_V | {3 }
	Port: sliding_window_out : frame_buffer_1_0_V_V | {3 }
	Port: sliding_window_out : frame_buffer_1_1_V_V | {3 }
	Port: sliding_window_out : frame_buffer_1_2_V_V | {3 }
	Port: sliding_window_out : frame_buffer_1_3_V_V | {3 }
	Port: sliding_window_out : frame_buffer_1_4_V_V | {3 }
	Port: sliding_window_out : frame_buffer_2_0_V_V | {3 }
	Port: sliding_window_out : frame_buffer_2_1_V_V | {3 }
	Port: sliding_window_out : frame_buffer_2_2_V_V | {3 }
	Port: sliding_window_out : frame_buffer_2_3_V_V | {3 }
	Port: sliding_window_out : frame_buffer_2_4_V_V | {3 }
	Port: sliding_window_out : frame_buffer_3_0_V_V | {3 }
	Port: sliding_window_out : frame_buffer_3_1_V_V | {3 }
	Port: sliding_window_out : frame_buffer_3_2_V_V | {3 }
	Port: sliding_window_out : frame_buffer_3_3_V_V | {3 }
	Port: sliding_window_out : frame_buffer_3_4_V_V | {3 }
	Port: sliding_window_out : frame_buffer_4_0_V_V | {3 }
	Port: sliding_window_out : frame_buffer_4_1_V_V | {3 }
	Port: sliding_window_out : frame_buffer_4_2_V_V | {3 }
	Port: sliding_window_out : frame_buffer_4_3_V_V | {3 }
	Port: sliding_window_out : frame_buffer_4_4_V_V | {3 }
	Port: sliding_window_out : out_V_V | {}
	Port: sliding_window_out : out_V_V1 | {}
	Port: sliding_window_out : out_V_V2 | {}
	Port: sliding_window_out : out_V_V3 | {}
	Port: sliding_window_out : out_V_V4 | {}
	Port: sliding_window_out : out_V_V25 | {}
	Port: sliding_window_out : out_V_V255 | {}
	Port: sliding_window_out : out_V_V256 | {}
	Port: sliding_window_out : out_V_V257 | {}
	Port: sliding_window_out : out_V_V258 | {}
	Port: sliding_window_out : out_V_V26 | {}
	Port: sliding_window_out : out_V_V269 | {}
	Port: sliding_window_out : out_V_V2610 | {}
	Port: sliding_window_out : out_V_V2611 | {}
	Port: sliding_window_out : out_V_V2612 | {}
	Port: sliding_window_out : out_V_V27 | {}
	Port: sliding_window_out : out_V_V2713 | {}
	Port: sliding_window_out : out_V_V2714 | {}
	Port: sliding_window_out : out_V_V2715 | {}
	Port: sliding_window_out : out_V_V2716 | {}
	Port: sliding_window_out : out_V_V28 | {}
	Port: sliding_window_out : out_V_V2817 | {}
	Port: sliding_window_out : out_V_V2818 | {}
	Port: sliding_window_out : out_V_V2819 | {}
	Port: sliding_window_out : out_V_V2820 | {}
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		tmp_3 : 1
		icmp_ln258 : 2
		i : 1
		br_ln258 : 3
		icmp_ln258_1 : 1
		tmp_4 : 1
		icmp_ln258_2 : 2
		and_ln258 : 3
		br_ln258 : 3
		tmp_5 : 1
		icmp_ln264 : 2
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		br_ln264 : 3
		empty_126 : 1
		icmp_ln891 : 1
		icmp_ln891_2 : 1
		loops_impl_next_i_s : 1
		select_ln206 : 2
		loops_impl_next_ne : 1
		select_ln891 : 3
		select_ln891_8 : 2
		icmp_ln249 : 1
		br_ln249 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln258_fu_575     |    0    |    9    |
|          |     icmp_ln258_1_fu_587    |    0    |    11   |
|          |     icmp_ln258_2_fu_603    |    0    |    9    |
|   icmp   |      icmp_ln264_fu_625     |    0    |    9    |
|          |      icmp_ln891_fu_631     |    0    |    11   |
|          |     icmp_ln891_2_fu_637    |    0    |    11   |
|          |      icmp_ln249_fu_679     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |          i_fu_581          |    0    |    14   |
|    add   | loops_impl_next_i_s_fu_643 |    0    |    15   |
|          |  loops_impl_next_ne_fu_657 |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |     select_ln206_fu_649    |    0    |    5    |
|  select  |     select_ln891_fu_663    |    0    |    5    |
|          |    select_ln891_8_fu_671   |    0    |    5    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln258_fu_609      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      tmp_V_read_fu_158     |    0    |    0    |
|          |       grp_read_fu_164      |    0    |    0    |
|          |    tmp_V_57_read_fu_186    |    0    |    0    |
|          |       grp_read_fu_192      |    0    |    0    |
|          |    tmp_V_59_read_fu_214    |    0    |    0    |
|          |       grp_read_fu_220      |    0    |    0    |
|          |       grp_read_fu_226      |    0    |    0    |
|          |    tmp_V_62_read_fu_256    |    0    |    0    |
|          |       grp_read_fu_262      |    0    |    0    |
|          |    tmp_V_64_read_fu_284    |    0    |    0    |
|          |       grp_read_fu_290      |    0    |    0    |
|          |       grp_read_fu_296      |    0    |    0    |
|   read   |    tmp_V_67_read_fu_326    |    0    |    0    |
|          |       grp_read_fu_332      |    0    |    0    |
|          |    tmp_V_69_read_fu_354    |    0    |    0    |
|          |       grp_read_fu_360      |    0    |    0    |
|          |       grp_read_fu_366      |    0    |    0    |
|          |    tmp_V_72_read_fu_396    |    0    |    0    |
|          |       grp_read_fu_402      |    0    |    0    |
|          |    tmp_V_74_read_fu_424    |    0    |    0    |
|          |       grp_read_fu_430      |    0    |    0    |
|          |       grp_read_fu_436      |    0    |    0    |
|          |    tmp_V_77_read_fu_466    |    0    |    0    |
|          |       grp_read_fu_472      |    0    |    0    |
|          |    tmp_V_79_read_fu_494    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  write_ln270_write_fu_170  |    0    |    0    |
|          |  write_ln270_write_fu_178  |    0    |    0    |
|          |  write_ln270_write_fu_198  |    0    |    0    |
|          |  write_ln270_write_fu_206  |    0    |    0    |
|          |  write_ln270_write_fu_232  |    0    |    0    |
|          |  write_ln270_write_fu_240  |    0    |    0    |
|          |  write_ln270_write_fu_248  |    0    |    0    |
|          |  write_ln270_write_fu_268  |    0    |    0    |
|          |  write_ln270_write_fu_276  |    0    |    0    |
|          |  write_ln270_write_fu_302  |    0    |    0    |
|          |  write_ln270_write_fu_310  |    0    |    0    |
|          |  write_ln270_write_fu_318  |    0    |    0    |
|   write  |  write_ln270_write_fu_338  |    0    |    0    |
|          |  write_ln270_write_fu_346  |    0    |    0    |
|          |  write_ln270_write_fu_372  |    0    |    0    |
|          |  write_ln270_write_fu_380  |    0    |    0    |
|          |  write_ln270_write_fu_388  |    0    |    0    |
|          |  write_ln270_write_fu_408  |    0    |    0    |
|          |  write_ln270_write_fu_416  |    0    |    0    |
|          |  write_ln270_write_fu_442  |    0    |    0    |
|          |  write_ln270_write_fu_450  |    0    |    0    |
|          |  write_ln270_write_fu_458  |    0    |    0    |
|          |  write_ln270_write_fu_478  |    0    |    0    |
|          |  write_ln270_write_fu_486  |    0    |    0    |
|          |  write_ln270_write_fu_500  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_3_fu_565        |    0    |    0    |
|partselect|        tmp_4_fu_593        |    0    |    0    |
|          |        tmp_5_fu_615        |    0    |    0    |
|----------|----------------------------|---------|---------|
|  return  |     return_ln277_fu_685    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   134   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln258_reg_696  |    1   |
|    do_init_reg_508   |    1   |
|     i_03_reg_523     |   10   |
|       i_reg_691      |   10   |
|  icmp_ln249_reg_714  |    1   |
|  icmp_ln258_reg_687  |    1   |
|  icmp_ln264_reg_700  |    1   |
|loops_0_0_1_02_reg_537|    5   |
| loops_0_1_01_reg_551 |    5   |
|select_ln891_8_reg_709|    5   |
| select_ln891_reg_704 |    5   |
+----------------------+--------+
|         Total        |   45   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   134  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   45   |    -   |
+-----------+--------+--------+
|   Total   |   45   |   134  |
+-----------+--------+--------+
