

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 23:48:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  134|  134|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 134
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p" [dfg_199.c:7]   --->   Operation 135 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i16 %p_read" [dfg_199.c:20]   --->   Operation 136 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [6/6] (6.41ns)   --->   "%v_23 = uitofp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 137 'uitofp' 'v_23' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i16 %p_read" [dfg_199.c:33]   --->   Operation 138 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (2.07ns)   --->   "%add_ln33 = add i17 %zext_ln33, i17 112" [dfg_199.c:33]   --->   Operation 139 'add' 'add_ln33' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (2.43ns)   --->   "%icmp_ln33 = icmp_ult  i17 %add_ln33, i17 225" [dfg_199.c:33]   --->   Operation 140 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 141 [5/6] (6.41ns)   --->   "%v_23 = uitofp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 141 'uitofp' 'v_23' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 142 [4/6] (6.41ns)   --->   "%v_23 = uitofp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 142 'uitofp' 'v_23' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_17" [dfg_199.c:7]   --->   Operation 143 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [3/6] (6.41ns)   --->   "%v_23 = uitofp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 144 'uitofp' 'v_23' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i8 %p_17_read" [dfg_199.c:29]   --->   Operation 145 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (6.91ns)   --->   "%mul_ln29 = mul i41 %sext_ln29, i41 3944733107" [dfg_199.c:29]   --->   Operation 146 'mul' 'mul_ln29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 147 [2/6] (6.41ns)   --->   "%v_23 = uitofp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 147 'uitofp' 'v_23' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 148 [1/2] (6.91ns)   --->   "%mul_ln29 = mul i41 %sext_ln29, i41 3944733107" [dfg_199.c:29]   --->   Operation 148 'mul' 'mul_ln29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 149 [1/6] (6.41ns)   --->   "%v_23 = uitofp i32 %zext_ln20" [dfg_199.c:20]   --->   Operation 149 'uitofp' 'v_23' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i41 %mul_ln29" [dfg_199.c:28]   --->   Operation 150 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [6/6] (6.41ns)   --->   "%conv5 = uitofp i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 151 'uitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 152 [5/5] (7.25ns)   --->   "%sub = fadd i32 %v_23, i32 -4716" [dfg_199.c:28]   --->   Operation 152 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [5/6] (6.41ns)   --->   "%conv5 = uitofp i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 153 'uitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 154 [4/5] (7.25ns)   --->   "%sub = fadd i32 %v_23, i32 -4716" [dfg_199.c:28]   --->   Operation 154 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [4/6] (6.41ns)   --->   "%conv5 = uitofp i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 155 'uitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 156 [3/5] (7.25ns)   --->   "%sub = fadd i32 %v_23, i32 -4716" [dfg_199.c:28]   --->   Operation 156 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [3/6] (6.41ns)   --->   "%conv5 = uitofp i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 157 'uitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 158 [2/5] (7.25ns)   --->   "%sub = fadd i32 %v_23, i32 -4716" [dfg_199.c:28]   --->   Operation 158 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [2/6] (6.41ns)   --->   "%conv5 = uitofp i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 159 'uitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 160 [1/5] (7.25ns)   --->   "%sub = fadd i32 %v_23, i32 -4716" [dfg_199.c:28]   --->   Operation 160 'fadd' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/6] (6.41ns)   --->   "%conv5 = uitofp i64 %sext_ln28" [dfg_199.c:28]   --->   Operation 161 'uitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 162 [5/5] (7.25ns)   --->   "%add = fadd i32 %sub, i32 %conv5" [dfg_199.c:28]   --->   Operation 162 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 163 [4/5] (7.25ns)   --->   "%add = fadd i32 %sub, i32 %conv5" [dfg_199.c:28]   --->   Operation 163 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 164 [3/5] (7.25ns)   --->   "%add = fadd i32 %sub, i32 %conv5" [dfg_199.c:28]   --->   Operation 164 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 165 [2/5] (7.25ns)   --->   "%add = fadd i32 %sub, i32 %conv5" [dfg_199.c:28]   --->   Operation 165 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 166 [1/5] (7.25ns)   --->   "%add = fadd i32 %sub, i32 %conv5" [dfg_199.c:28]   --->   Operation 166 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 167 [5/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 147" [dfg_199.c:29]   --->   Operation 167 'fadd' 'add6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 168 [4/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 147" [dfg_199.c:29]   --->   Operation 168 'fadd' 'add6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 169 [3/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 147" [dfg_199.c:29]   --->   Operation 169 'fadd' 'add6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 170 [2/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 147" [dfg_199.c:29]   --->   Operation 170 'fadd' 'add6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 171 [1/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 147" [dfg_199.c:29]   --->   Operation 171 'fadd' 'add6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 172 [16/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 172 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 173 [15/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 173 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 174 [14/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 174 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 175 [13/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 175 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 176 [12/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 176 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 177 [11/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 177 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 178 [10/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 178 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 179 [9/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 179 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 180 [8/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 180 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 181 [7/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 181 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 182 [6/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 182 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 183 [5/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 183 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 184 [4/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 184 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 185 [3/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 185 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 186 [2/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 186 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%p_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_19" [dfg_199.c:7]   --->   Operation 187 'read' 'p_19_read' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %p_19_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 188 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 189 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %data_V"   --->   Operation 190 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 191 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 192 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 193 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_11"   --->   Operation 194 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 195 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 196 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 197 [1/16] (6.07ns)   --->   "%dc = fdiv i32 1.84467e+19, i32 %add6" [dfg_199.c:27]   --->   Operation 197 'fdiv' 'dc' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 198 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 199 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %data_V_1"   --->   Operation 200 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 201 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 4.42>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_12, i1 0"   --->   Operation 202 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 203 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 204 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 205 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 206 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 207 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 208 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 209 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_38 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31"   --->   Operation 210 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_38 : Operation 211 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 211 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_13" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 212 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 213 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 213 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 214 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 214 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 215 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_13"   --->   Operation 215 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 216 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 217 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 217 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.11>
ST_39 : Operation 218 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_14, i1 0"   --->   Operation 218 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 219 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i9 %ush_1"   --->   Operation 220 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 221 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node v_9_1)   --->   "%r_V_2 = lshr i55 %zext_ln68_1, i55 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 222 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node v_9_1)   --->   "%r_V_3 = shl i55 %zext_ln68_1, i55 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 223 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node v_9_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_2, i32 24"   --->   Operation 224 'bitselect' 'tmp_7' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node v_9_1)   --->   "%zext_ln662_1 = zext i1 %tmp_7"   --->   Operation 225 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node v_9_1)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_3, i32 24, i32 31"   --->   Operation 226 'partselect' 'tmp_6' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_39 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node v_9_1)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_6"   --->   Operation 227 'select' 'val_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 228 [1/1] (4.42ns) (out node of the LUT)   --->   "%v_9_1 = sub i8 %val_1, i8 %val" [dfg_199.c:27]   --->   Operation 228 'sub' 'v_9_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i8 %p_17_read" [dfg_199.c:30]   --->   Operation 229 'sext' 'sext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 230 [1/1] (4.17ns)   --->   "%mul_ln30 = mul i15 %sext_ln30_2, i15 32707" [dfg_199.c:30]   --->   Operation 230 'mul' 'mul_ln30' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%xor_ln30 = xor i15 %mul_ln30, i15 %sext_ln30_2" [dfg_199.c:30]   --->   Operation 231 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%sext_ln30_3 = sext i15 %xor_ln30" [dfg_199.c:30]   --->   Operation 232 'sext' 'sext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 233 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln30 = add i16 %sext_ln30_3, i16 246" [dfg_199.c:30]   --->   Operation 233 'add' 'add_ln30' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.82>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %v_9_1" [dfg_199.c:30]   --->   Operation 234 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [1/1] (2.10ns)   --->   "%sub_ln30 = sub i17 83386, i17 %zext_ln30" [dfg_199.c:30]   --->   Operation 235 'sub' 'sub_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i17 %sub_ln30" [dfg_199.c:30]   --->   Operation 236 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i16 %add_ln30" [dfg_199.c:30]   --->   Operation 237 'sext' 'sext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 238 [22/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 238 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.71>
ST_41 : Operation 239 [21/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 239 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.71>
ST_42 : Operation 240 [20/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 240 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.71>
ST_43 : Operation 241 [19/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 241 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.71>
ST_44 : Operation 242 [18/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 242 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.71>
ST_45 : Operation 243 [17/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 243 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.71>
ST_46 : Operation 244 [16/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 244 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.71>
ST_47 : Operation 245 [15/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 245 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.71>
ST_48 : Operation 246 [14/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 246 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.71>
ST_49 : Operation 247 [13/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 247 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.71>
ST_50 : Operation 248 [12/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 248 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.71>
ST_51 : Operation 249 [11/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 249 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.71>
ST_52 : Operation 250 [10/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 250 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.71>
ST_53 : Operation 251 [9/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 251 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.71>
ST_54 : Operation 252 [8/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 252 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.71>
ST_55 : Operation 253 [7/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 253 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.71>
ST_56 : Operation 254 [6/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 254 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.71>
ST_57 : Operation 255 [5/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 255 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.71>
ST_58 : Operation 256 [4/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 256 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.71>
ST_59 : Operation 257 [3/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 257 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.42>
ST_60 : Operation 258 [2/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 258 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 259 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 260 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i76_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 260 'zext' 'sh_prom_i_i_i_i_i76_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i76_cast_cast_cast_cast"   --->   Operation 261 'lshr' 'r_V_4' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i76_cast_cast_cast_cast"   --->   Operation 262 'shl' 'r_V_5' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_4, i32 24"   --->   Operation 263 'bitselect' 'tmp_10' <Predicate = (isNeg)> <Delay = 0.00>
ST_60 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_2 = zext i1 %tmp_10"   --->   Operation 264 'zext' 'zext_ln662_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_60 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_5, i32 24, i32 87"   --->   Operation 265 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_60 : Operation 266 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg, i64 %zext_ln662_2, i64 %tmp_8"   --->   Operation 266 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.00>
ST_61 : Operation 267 [1/22] (3.71ns)   --->   "%sdiv_ln30 = sdiv i18 %sext_ln30, i18 %sext_ln30_4" [dfg_199.c:30]   --->   Operation 267 'sdiv' 'sdiv_ln30' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 18> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 268 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val_2"   --->   Operation 268 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 269 [1/1] (1.48ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 269 'select' 'result_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.97>
ST_62 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i18 %sdiv_ln30" [dfg_199.c:30]   --->   Operation 270 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 271 [5/5] (6.97ns)   --->   "%v = mul i64 %result_V, i64 %sext_ln30_1" [dfg_199.c:30]   --->   Operation 271 'mul' 'v' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.97>
ST_63 : Operation 272 [4/5] (6.97ns)   --->   "%v = mul i64 %result_V, i64 %sext_ln30_1" [dfg_199.c:30]   --->   Operation 272 'mul' 'v' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.97>
ST_64 : Operation 273 [3/5] (6.97ns)   --->   "%v = mul i64 %result_V, i64 %sext_ln30_1" [dfg_199.c:30]   --->   Operation 273 'mul' 'v' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.97>
ST_65 : Operation 274 [2/5] (6.97ns)   --->   "%v = mul i64 %result_V, i64 %sext_ln30_1" [dfg_199.c:30]   --->   Operation 274 'mul' 'v' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.97>
ST_66 : Operation 275 [1/5] (6.97ns)   --->   "%v = mul i64 %result_V, i64 %sext_ln30_1" [dfg_199.c:30]   --->   Operation 275 'mul' 'v' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.89>
ST_67 : Operation 276 [1/1] (0.00ns)   --->   "%p_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_7" [dfg_199.c:7]   --->   Operation 276 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %p_7_read" [dfg_199.c:32]   --->   Operation 277 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 278 [1/1] (1.82ns)   --->   "%sub_ln32 = sub i9 371, i9 %zext_ln32_1" [dfg_199.c:32]   --->   Operation 278 'sub' 'sub_ln32' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %sub_ln32" [dfg_199.c:32]   --->   Operation 279 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 280 [68/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 280 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 281 [67/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 281 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 282 [66/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 282 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 283 [65/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 283 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 284 [64/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 284 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 285 [63/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 285 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 286 [62/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 286 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 287 [61/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 287 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 288 [60/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 288 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 289 [59/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 289 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 290 [58/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 290 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 291 [57/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 291 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 292 [56/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 292 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 293 [55/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 293 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 294 [54/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 294 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 295 [53/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 295 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 296 [52/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 296 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 297 [51/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 297 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 298 [50/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 298 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 299 [49/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 299 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 300 [48/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 300 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 301 [47/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 301 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 302 [46/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 302 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 303 [45/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 303 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 304 [44/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 304 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 305 [43/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 305 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 306 [42/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 306 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 307 [41/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 307 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 308 [40/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 308 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 309 [39/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 309 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 310 [38/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 310 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 311 [37/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 311 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 312 [36/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 312 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 313 [35/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 313 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 314 [34/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 314 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 315 [33/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 315 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 316 [32/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 316 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 317 [31/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 317 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 318 [30/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 318 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 319 [29/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 319 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 320 [28/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 320 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 321 [27/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 321 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 322 [26/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 322 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 323 [25/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 323 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 324 [24/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 324 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 325 [23/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 325 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 326 [22/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 326 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 327 [21/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 327 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 328 [20/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 328 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 329 [19/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 329 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 330 [18/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 330 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 331 [17/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 331 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 332 [16/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 332 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 333 [15/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 333 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 334 [14/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 334 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 335 [13/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 335 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 336 [12/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 336 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 337 [11/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 337 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 338 [10/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 338 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 339 [9/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 339 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 340 [8/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 340 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 341 [7/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 341 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 342 [6/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 342 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 343 [5/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 343 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 344 [4/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 344 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 345 [3/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 345 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 346 [2/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 346 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.06>
ST_134 : Operation 347 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 347 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 348 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 348 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 349 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p"   --->   Operation 349 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 351 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 351 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 353 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_17"   --->   Operation 353 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 355 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19"   --->   Operation 355 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 357 [1/68] (5.07ns)   --->   "%sdiv_ln32 = sdiv i64 %v, i64 %zext_ln32" [dfg_199.c:32]   --->   Operation 357 'sdiv' 'sdiv_ln32' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 58> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln33 = trunc i58 %sdiv_ln32" [dfg_199.c:33]   --->   Operation 358 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln32 = select i1 %icmp_ln33, i58 288230375897274912, i58 288230375897274911" [dfg_199.c:32]   --->   Operation 359 'select' 'select_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 360 [1/1] (0.99ns) (out node of the LUT)   --->   "%result = or i58 %trunc_ln33, i58 %select_ln32" [dfg_199.c:32]   --->   Operation 360 'or' 'result' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i58 %result" [dfg_199.c:18]   --->   Operation 361 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 362 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i64 %sext_ln18" [dfg_199.c:34]   --->   Operation 362 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.41ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [18]  (0 ns)
	'uitofp' operation ('v_23', dfg_199.c:20) [20]  (6.41 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_23', dfg_199.c:20) [20]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_23', dfg_199.c:20) [20]  (6.41 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	wire read on port 'p_17' (dfg_199.c:7) [16]  (0 ns)
	'mul' operation ('mul_ln29', dfg_199.c:29) [42]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln29', dfg_199.c:29) [42]  (6.91 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_23', dfg_199.c:20) [20]  (6.41 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sub', dfg_199.c:28) [40]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sub', dfg_199.c:28) [40]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sub', dfg_199.c:28) [40]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sub', dfg_199.c:28) [40]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sub', dfg_199.c:28) [40]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:28) [45]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:28) [45]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:28) [45]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:28) [45]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:28) [45]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', dfg_199.c:29) [46]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', dfg_199.c:29) [46]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', dfg_199.c:29) [46]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', dfg_199.c:29) [46]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', dfg_199.c:29) [46]  (7.26 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:27) [47]  (6.08 ns)

 <State 38>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [34]  (0 ns)
	'select' operation ('val') [39]  (4.42 ns)

 <State 39>: 6.11ns
The critical path consists of the following:
	'mul' operation ('mul_ln30', dfg_199.c:30) [72]  (4.17 ns)
	'xor' operation ('xor_ln30', dfg_199.c:30) [73]  (0 ns)
	'add' operation ('add_ln30', dfg_199.c:30) [75]  (1.94 ns)

 <State 40>: 5.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln30', dfg_199.c:30) [69]  (2.11 ns)
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 41>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 42>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 43>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 44>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 45>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 46>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 47>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 48>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 49>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 50>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 51>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 52>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 53>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 54>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 55>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 56>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 57>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 58>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 59>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln30', dfg_199.c:30) [77]  (3.72 ns)

 <State 60>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [82]  (0 ns)
	'select' operation ('val') [87]  (4.42 ns)

 <State 61>: 5ns
The critical path consists of the following:
	'sub' operation ('result.V') [88]  (3.52 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [89]  (1.48 ns)

 <State 62>: 6.98ns
The critical path consists of the following:
	'mul' operation ('v', dfg_199.c:30) [90]  (6.98 ns)

 <State 63>: 6.98ns
The critical path consists of the following:
	'mul' operation ('v', dfg_199.c:30) [90]  (6.98 ns)

 <State 64>: 6.98ns
The critical path consists of the following:
	'mul' operation ('v', dfg_199.c:30) [90]  (6.98 ns)

 <State 65>: 6.98ns
The critical path consists of the following:
	'mul' operation ('v', dfg_199.c:30) [90]  (6.98 ns)

 <State 66>: 6.98ns
The critical path consists of the following:
	'mul' operation ('v', dfg_199.c:30) [90]  (6.98 ns)

 <State 67>: 6.89ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [17]  (0 ns)
	'sub' operation ('sub_ln32', dfg_199.c:32) [92]  (1.82 ns)
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 90>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 91>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 92>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 93>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 94>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 95>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 96>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 97>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 98>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 99>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 100>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 101>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 102>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 106>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 107>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 108>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 109>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 111>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 112>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 113>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 114>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 115>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 116>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 117>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 118>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 119>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 120>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 121>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 122>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 123>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 124>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 125>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 126>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 127>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 128>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 129>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 130>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 131>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 132>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 133>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)

 <State 134>: 6.06ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln32', dfg_199.c:32) [94]  (5.07 ns)
	'or' operation ('result', dfg_199.c:32) [100]  (0.992 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
