
*** Running vivado
    with args -log practica_PWM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source practica_PWM_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source practica_PWM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Downloads'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Documents/VHDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/daniel/Documents/VHDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/practica_PWM_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:registrodatos:1.0'. The one found in IP location '/home/daniel/Documents/VHDL/registro_archivos/registro_archivos.srcs/sources_1/bd/mref/registrodatos' will take precedence over the same IP in location /home/daniel/Documents/VHDL/practica2/practica2.srcs/sources_1/bd/mref/registrodatos
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ps2:1.0'. The one found in IP location '/home/daniel/Documents/VHDL/practica2/practica2.srcs/sources_1/bd/mref/ps2' will take precedence over the same IP in location /home/daniel/Documents/VHDL/fifotest/fifotest.srcs/sources_1/bd/mref/ps2
Command: synth_design -top practica_PWM_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.238 ; gain = 5.844 ; free physical = 2716 ; free virtual = 6774
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'practica_PWM_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/synth/practica_PWM_0_0.vhd:65]
INFO: [Synth 8-3491] module 'main' declared at '/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ipshared/91cc/pwm_pico.srcs/sources_1/new/main.vhd:7' bound to instance 'U0' of component 'main' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/synth/practica_PWM_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'main' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ipshared/91cc/pwm_pico.srcs/sources_1/new/main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ipshared/91cc/pwm_pico.srcs/sources_1/new/main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'practica_PWM_0_0' (2#1) [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/synth/practica_PWM_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.988 ; gain = 50.594 ; free physical = 2730 ; free virtual = 6788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.988 ; gain = 50.594 ; free physical = 2730 ; free virtual = 6788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.988 ; gain = 50.594 ; free physical = 2730 ; free virtual = 6788
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'botondown'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'botonup'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'selector'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'botondown'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'botondown'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'botonup'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'botonup'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'clk' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'pwm_out' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'reset' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'selector'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'selector'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'selector'. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/pwm_pico.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/practica_PWM_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/practica_PWM_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.043 ; gain = 0.000 ; free physical = 2465 ; free virtual = 6523
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/practica_PWM_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/practica_PWM_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.043 ; gain = 0.000 ; free physical = 2466 ; free virtual = 6524
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.043 ; gain = 0.000 ; free physical = 2466 ; free virtual = 6524
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1790.043 ; gain = 0.000 ; free physical = 2466 ; free virtual = 6524
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2534 ; free virtual = 6592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2534 ; free virtual = 6592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/daniel/Documents/VHDL/practicaa/practicaa.runs/practica_PWM_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2535 ; free virtual = 6594
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2526 ; free virtual = 6585
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2515 ; free virtual = 6575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2389 ; free virtual = 6449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2389 ; free virtual = 6449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     5|
|3     |LUT2   |     4|
|4     |LUT3   |     5|
|5     |LUT4   |    10|
|6     |LUT5   |    11|
|7     |LUT6   |    12|
|8     |FDCE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    71|
|2     |  U0     |main   |    71|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2388 ; free virtual = 6448
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1790.043 ; gain = 50.594 ; free physical = 2445 ; free virtual = 6505
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1790.043 ; gain = 405.648 ; free physical = 2445 ; free virtual = 6505
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.051 ; gain = 0.000 ; free physical = 2383 ; free virtual = 6443
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 35 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1802.051 ; gain = 417.812 ; free physical = 2440 ; free virtual = 6500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.051 ; gain = 0.000 ; free physical = 2440 ; free virtual = 6500
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/practica_PWM_0_0_synth_1/practica_PWM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP practica_PWM_0_0, cache-ID = 1e315240c4eb28a3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1826.062 ; gain = 0.000 ; free physical = 2438 ; free virtual = 6498
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/practica_PWM_0_0_synth_1/practica_PWM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file practica_PWM_0_0_utilization_synth.rpt -pb practica_PWM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 20:10:52 2019...
