<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: UART - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__defines.html">Peripheral type defines</a> &raquo; <a class="el" href="group___u_a_r_t___peripheral.html">UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3cad0e41deb6b429abe066c0ef976e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;BDH)</td></tr>
<tr class="separator:ga3cad0e41deb6b429abe066c0ef976e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5b3d9a31233e9411d5faf9f75cef37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;BDL)</td></tr>
<tr class="separator:ga5a5b3d9a31233e9411d5faf9f75cef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1364840dbdc70f6ca2931518a3f0c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C1)</td></tr>
<tr class="separator:gaf1364840dbdc70f6ca2931518a3f0c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09dd2d71c0fb360ed55f2ef2aca2cdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C2)</td></tr>
<tr class="separator:ga09dd2d71c0fb360ed55f2ef2aca2cdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94e819cfe08eebd802bc5d3c2bd4c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;S1)</td></tr>
<tr class="separator:gae94e819cfe08eebd802bc5d3c2bd4c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02efefc75cacb156375e2bff39a1f497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;S2)</td></tr>
<tr class="separator:ga02efefc75cacb156375e2bff39a1f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94048a3faaadf9a76ac1e9ea865d7f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C3)</td></tr>
<tr class="separator:ga94048a3faaadf9a76ac1e9ea865d7f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bbf3e214fcc4cba0059aca0184ce6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(base)                                              &#160;&#160;&#160;((base)-&gt;D)</td></tr>
<tr class="separator:ga53bbf3e214fcc4cba0059aca0184ce6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429d595b0b07bc30a6d62832eec7ba1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;MA1)</td></tr>
<tr class="separator:ga429d595b0b07bc30a6d62832eec7ba1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6084c1fb51427542a68f94fdfde5249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;MA2)</td></tr>
<tr class="separator:gac6084c1fb51427542a68f94fdfde5249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f71f873e006d84f394f97bb65e5174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C4)</td></tr>
<tr class="separator:ga53f71f873e006d84f394f97bb65e5174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac990a0ea0a078cb39530836bf18de75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C5)</td></tr>
<tr class="separator:gac990a0ea0a078cb39530836bf18de75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f93e1822a33516f473d1b62075115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;ED)</td></tr>
<tr class="separator:ga57f93e1822a33516f473d1b62075115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7508e2348a7d075db40ace1902a407fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;MODEM)</td></tr>
<tr class="separator:ga7508e2348a7d075db40ace1902a407fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a662d77f88c67afe8fe2c1d5e2fa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;IR)</td></tr>
<tr class="separator:gae4a662d77f88c67afe8fe2c1d5e2fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb53756bda6ba3cb137ecf5ac5f13ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;PFIFO)</td></tr>
<tr class="separator:ga7cb53756bda6ba3cb137ecf5ac5f13ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc1c7c6bba8bb960193478fa697fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CFIFO)</td></tr>
<tr class="separator:gaabc1c7c6bba8bb960193478fa697fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb39496b0199428a152fa8a68ec6a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;SFIFO)</td></tr>
<tr class="separator:ga6cb39496b0199428a152fa8a68ec6a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204d5850da243402d242d414cdb66f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TWFIFO)</td></tr>
<tr class="separator:ga6204d5850da243402d242d414cdb66f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c989ec09106d40a7499376ee50043cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TCFIFO)</td></tr>
<tr class="separator:ga3c989ec09106d40a7499376ee50043cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3835d8ca2bff395228fd298041588e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;RWFIFO)</td></tr>
<tr class="separator:ga3835d8ca2bff395228fd298041588e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b1614543eafe052567800963874056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;RCFIFO)</td></tr>
<tr class="separator:ga45b1614543eafe052567800963874056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a48aa0a2ba6e0202b47d6ff091e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;C7816)</td></tr>
<tr class="separator:ga21a48aa0a2ba6e0202b47d6ff091e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b90f8b81565b881d6c249581ebcbb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;IE7816)</td></tr>
<tr class="separator:ga5b90f8b81565b881d6c249581ebcbb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70744022bbc57cc63807b79daa7b3341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;IS7816)</td></tr>
<tr class="separator:ga70744022bbc57cc63807b79daa7b3341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15cd9484cdbcf68a1ca6a3970c22aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(base)                    &#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE0)</td></tr>
<tr class="separator:gae15cd9484cdbcf68a1ca6a3970c22aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf125f8e0b4618c70042e9007e77775de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(base)                    &#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE1)</td></tr>
<tr class="separator:gaf125f8e0b4618c70042e9007e77775de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7886bbd2d26e698f9c3e2037c2f9668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;WN7816)</td></tr>
<tr class="separator:gaf7886bbd2d26e698f9c3e2037c2f9668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e0b56a76d8a2c4ca3779df8ffbf777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;WF7816)</td></tr>
<tr class="separator:gaf1e0b56a76d8a2c4ca3779df8ffbf777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199178e229d7b224bf16cc80a56ed6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;ET7816)</td></tr>
<tr class="separator:ga199178e229d7b224bf16cc80a56ed6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ae78c4420364593b1df3ab6f788a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TL7816)</td></tr>
<tr class="separator:ga38ae78c4420364593b1df3ab6f788a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">UART0_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">UART0_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">UART0_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96db8ca05ad8075993439b98fc41e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">UART0_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa96db8ca05ad8075993439b98fc41e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c55a027dd65bed765a4620326c669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">UART0_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga36c55a027dd65bed765a4620326c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">UART0_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">UART0_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">UART0_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">UART0_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">UART0_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">UART0_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">UART0_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">UART0_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56907900b83cae8e16630c9b53d4d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">UART0_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gab56907900b83cae8e16630c9b53d4d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">UART0_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">UART0_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">UART0_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac214d33387ecfd228f8fd8f450d20beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">UART0_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gac214d33387ecfd228f8fd8f450d20beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ef322db93980a6167619ab50266b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">UART0_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga22ef322db93980a6167619ab50266b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">UART0_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">UART0_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">UART0_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">UART0_C7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">UART0_IE7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a0f152249a9343a0b926e2db50c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">UART0_IS7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga172a0f152249a9343a0b926e2db50c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">UART0_WP7816T0</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972796136dccc81184d7b7840db5dfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">UART0_WP7816T1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga972796136dccc81184d7b7840db5dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076b41489eb41b58c9223b47025ab571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">UART0_WN7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga076b41489eb41b58c9223b47025ab571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">UART0_WF7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102073e04fc50eb8630e872fde79057b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">UART0_ET7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga102073e04fc50eb8630e872fde79057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813072777f5a1c29a9195a9401724fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">UART0_TL7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga813072777f5a1c29a9195a9401724fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">UART1_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">UART1_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">UART1_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">UART1_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae890a65a8aad54887a4d9a23096319bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">UART1_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae890a65a8aad54887a4d9a23096319bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">UART1_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">UART1_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">UART1_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">UART1_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f58da949ddbc815f984a38c0bab43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">UART1_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gad5f58da949ddbc815f984a38c0bab43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">UART1_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">UART1_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df566b41f79b8919f4763c81cf84df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">UART1_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga44df566b41f79b8919f4763c81cf84df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">UART1_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">UART1_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034238adc3618b1d6db0873108cd2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">UART1_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8034238adc3618b1d6db0873108cd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">UART1_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ad968855e737920ac397b6a764e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">UART1_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7a1ad968855e737920ac397b6a764e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">UART1_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">UART1_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">UART1_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dac348d8f75660422f091626d51af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">UART1_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5c3dac348d8f75660422f091626d51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">UART2_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">UART2_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c1f144374690a8931e07f23e8a9a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">UART2_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab3c1f144374690a8931e07f23e8a9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">UART2_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d529c07a52334fce106564ba9aa54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">UART2_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gad72d529c07a52334fce106564ba9aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">UART2_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">UART2_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">UART2_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a734c834e817b841be48a974d1dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">UART2_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab3a734c834e817b841be48a974d1dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">UART2_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">UART2_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4703025b3523205ddc5dc435b815fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">UART2_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gafe4703025b3523205ddc5dc435b815fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">UART2_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f4484c507ceb57ea9c77382292d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">UART2_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga234f4484c507ceb57ea9c77382292d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e1813094141bc5c0908c13833c4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">UART2_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga09e1813094141bc5c0908c13833c4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">UART2_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">UART2_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0f203b6d58477837d82843bd31800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">UART2_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gafcb0f203b6d58477837d82843bd31800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb8004b79129d889db891c50a48f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">UART2_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga96fb8004b79129d889db891c50a48f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">UART2_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">UART2_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">UART2_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4018621498d73eda3737c536d8fcb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">UART3_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa4018621498d73eda3737c536d8fcb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">UART3_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644704711bfa9f660c5fb93b56e557fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">UART3_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga644704711bfa9f660c5fb93b56e557fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9cb9f152d161f03715af160dd4af18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">UART3_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6a9cb9f152d161f03715af160dd4af18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d9319444cc9653040062bd6783ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">UART3_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab4d9319444cc9653040062bd6783ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">UART3_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81432d12a137251481983e1dd801300e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">UART3_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga81432d12a137251481983e1dd801300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">UART3_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">UART3_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bac07d074067d758bb66429e5a659fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">UART3_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5bac07d074067d758bb66429e5a659fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7988221806f72271591655f5d364f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">UART3_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaab7988221806f72271591655f5d364f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">UART3_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e326f672034062244733f3ecab0b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">UART3_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8e326f672034062244733f3ecab0b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c515124df943b3c768e292afa3182e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">UART3_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1c515124df943b3c768e292afa3182e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41858cb78ccc6a8044af472bef3d5975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">UART3_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga41858cb78ccc6a8044af472bef3d5975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">UART3_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827c740e1c1614119903b4b56fb723a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">UART3_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga827c740e1c1614119903b4b56fb723a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">UART3_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6803654260596378268eb583f42059f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">UART3_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab6803654260596378268eb583f42059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">UART3_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd1305e42f75c498df1123658bc2ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">UART3_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gabcd1305e42f75c498df1123658bc2ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88627011fcdf8cc023fcc65029a8489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">UART3_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga88627011fcdf8cc023fcc65029a8489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">UART4_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ee7636f46f572dc352580fdddbcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">UART4_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga108ee7636f46f572dc352580fdddbcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">UART4_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914bb2b314e7ca48f65d77ff6941102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">UART4_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gac914bb2b314e7ca48f65d77ff6941102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43da197d3c137cc8fe2ad28035701b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">UART4_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gac43da197d3c137cc8fe2ad28035701b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">UART4_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">UART4_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761bb0535071b04935a9584f9a999969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">UART4_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga761bb0535071b04935a9584f9a999969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0397a8490e7014511c547f5d574f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">UART4_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3f0397a8490e7014511c547f5d574f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">UART4_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">UART4_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">UART4_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c65fc1e8a72446e304dd73a920be80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">UART4_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga76c65fc1e8a72446e304dd73a920be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">UART4_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">UART4_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58d360121b6d6e18233afdee8328e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">UART4_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0a58d360121b6d6e18233afdee8328e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b907aa0ac04679441c943962cb1d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">UART4_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gad2b907aa0ac04679441c943962cb1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c83fd41d3b1c455b221e3d15953553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">UART4_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga46c83fd41d3b1c455b221e3d15953553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">UART4_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">UART4_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36a5a5f199eed36d036f52922ec7058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">UART4_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gab36a5a5f199eed36d036f52922ec7058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">UART4_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cad0e41deb6b429abe066c0ef976e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;BDH)</td></tr>
<tr class="separator:ga3cad0e41deb6b429abe066c0ef976e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5b3d9a31233e9411d5faf9f75cef37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;BDL)</td></tr>
<tr class="separator:ga5a5b3d9a31233e9411d5faf9f75cef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1364840dbdc70f6ca2931518a3f0c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C1)</td></tr>
<tr class="separator:gaf1364840dbdc70f6ca2931518a3f0c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09dd2d71c0fb360ed55f2ef2aca2cdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C2)</td></tr>
<tr class="separator:ga09dd2d71c0fb360ed55f2ef2aca2cdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94e819cfe08eebd802bc5d3c2bd4c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;S1)</td></tr>
<tr class="separator:gae94e819cfe08eebd802bc5d3c2bd4c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02efefc75cacb156375e2bff39a1f497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;S2)</td></tr>
<tr class="separator:ga02efefc75cacb156375e2bff39a1f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94048a3faaadf9a76ac1e9ea865d7f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C3)</td></tr>
<tr class="separator:ga94048a3faaadf9a76ac1e9ea865d7f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bbf3e214fcc4cba0059aca0184ce6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(base)                                              &#160;&#160;&#160;((base)-&gt;D)</td></tr>
<tr class="separator:ga53bbf3e214fcc4cba0059aca0184ce6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429d595b0b07bc30a6d62832eec7ba1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;MA1)</td></tr>
<tr class="separator:ga429d595b0b07bc30a6d62832eec7ba1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6084c1fb51427542a68f94fdfde5249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;MA2)</td></tr>
<tr class="separator:gac6084c1fb51427542a68f94fdfde5249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f71f873e006d84f394f97bb65e5174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C4)</td></tr>
<tr class="separator:ga53f71f873e006d84f394f97bb65e5174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac990a0ea0a078cb39530836bf18de75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C5)</td></tr>
<tr class="separator:gac990a0ea0a078cb39530836bf18de75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f93e1822a33516f473d1b62075115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;ED)</td></tr>
<tr class="separator:ga57f93e1822a33516f473d1b62075115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7508e2348a7d075db40ace1902a407fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;MODEM)</td></tr>
<tr class="separator:ga7508e2348a7d075db40ace1902a407fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a662d77f88c67afe8fe2c1d5e2fa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;IR)</td></tr>
<tr class="separator:gae4a662d77f88c67afe8fe2c1d5e2fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb53756bda6ba3cb137ecf5ac5f13ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;PFIFO)</td></tr>
<tr class="separator:ga7cb53756bda6ba3cb137ecf5ac5f13ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc1c7c6bba8bb960193478fa697fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CFIFO)</td></tr>
<tr class="separator:gaabc1c7c6bba8bb960193478fa697fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb39496b0199428a152fa8a68ec6a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;SFIFO)</td></tr>
<tr class="separator:ga6cb39496b0199428a152fa8a68ec6a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204d5850da243402d242d414cdb66f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TWFIFO)</td></tr>
<tr class="separator:ga6204d5850da243402d242d414cdb66f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c989ec09106d40a7499376ee50043cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TCFIFO)</td></tr>
<tr class="separator:ga3c989ec09106d40a7499376ee50043cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3835d8ca2bff395228fd298041588e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;RWFIFO)</td></tr>
<tr class="separator:ga3835d8ca2bff395228fd298041588e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b1614543eafe052567800963874056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;RCFIFO)</td></tr>
<tr class="separator:ga45b1614543eafe052567800963874056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a48aa0a2ba6e0202b47d6ff091e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;C7816)</td></tr>
<tr class="separator:ga21a48aa0a2ba6e0202b47d6ff091e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b90f8b81565b881d6c249581ebcbb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;IE7816)</td></tr>
<tr class="separator:ga5b90f8b81565b881d6c249581ebcbb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70744022bbc57cc63807b79daa7b3341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;IS7816)</td></tr>
<tr class="separator:ga70744022bbc57cc63807b79daa7b3341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15cd9484cdbcf68a1ca6a3970c22aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(base)                    &#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE0)</td></tr>
<tr class="separator:gae15cd9484cdbcf68a1ca6a3970c22aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf125f8e0b4618c70042e9007e77775de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(base)                    &#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE1)</td></tr>
<tr class="separator:gaf125f8e0b4618c70042e9007e77775de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7886bbd2d26e698f9c3e2037c2f9668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;WN7816)</td></tr>
<tr class="separator:gaf7886bbd2d26e698f9c3e2037c2f9668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e0b56a76d8a2c4ca3779df8ffbf777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;WF7816)</td></tr>
<tr class="separator:gaf1e0b56a76d8a2c4ca3779df8ffbf777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199178e229d7b224bf16cc80a56ed6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;ET7816)</td></tr>
<tr class="separator:ga199178e229d7b224bf16cc80a56ed6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ae78c4420364593b1df3ab6f788a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TL7816)</td></tr>
<tr class="separator:ga38ae78c4420364593b1df3ab6f788a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">UART0_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">UART0_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">UART0_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96db8ca05ad8075993439b98fc41e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">UART0_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa96db8ca05ad8075993439b98fc41e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c55a027dd65bed765a4620326c669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">UART0_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga36c55a027dd65bed765a4620326c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">UART0_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">UART0_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">UART0_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">UART0_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">UART0_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">UART0_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">UART0_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">UART0_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56907900b83cae8e16630c9b53d4d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">UART0_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gab56907900b83cae8e16630c9b53d4d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">UART0_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">UART0_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">UART0_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac214d33387ecfd228f8fd8f450d20beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">UART0_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gac214d33387ecfd228f8fd8f450d20beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ef322db93980a6167619ab50266b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">UART0_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga22ef322db93980a6167619ab50266b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">UART0_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">UART0_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">UART0_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">UART0_C7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">UART0_IE7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a0f152249a9343a0b926e2db50c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">UART0_IS7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga172a0f152249a9343a0b926e2db50c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">UART0_WP7816T0</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972796136dccc81184d7b7840db5dfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">UART0_WP7816T1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga972796136dccc81184d7b7840db5dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076b41489eb41b58c9223b47025ab571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">UART0_WN7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga076b41489eb41b58c9223b47025ab571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">UART0_WF7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102073e04fc50eb8630e872fde79057b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">UART0_ET7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga102073e04fc50eb8630e872fde79057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813072777f5a1c29a9195a9401724fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">UART0_TL7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga813072777f5a1c29a9195a9401724fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">UART1_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">UART1_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">UART1_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">UART1_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae890a65a8aad54887a4d9a23096319bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">UART1_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae890a65a8aad54887a4d9a23096319bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">UART1_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">UART1_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">UART1_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">UART1_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f58da949ddbc815f984a38c0bab43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">UART1_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gad5f58da949ddbc815f984a38c0bab43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">UART1_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">UART1_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df566b41f79b8919f4763c81cf84df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">UART1_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga44df566b41f79b8919f4763c81cf84df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">UART1_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">UART1_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034238adc3618b1d6db0873108cd2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">UART1_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8034238adc3618b1d6db0873108cd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">UART1_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ad968855e737920ac397b6a764e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">UART1_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7a1ad968855e737920ac397b6a764e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">UART1_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">UART1_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">UART1_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dac348d8f75660422f091626d51af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">UART1_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5c3dac348d8f75660422f091626d51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">UART2_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">UART2_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c1f144374690a8931e07f23e8a9a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">UART2_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab3c1f144374690a8931e07f23e8a9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">UART2_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d529c07a52334fce106564ba9aa54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">UART2_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gad72d529c07a52334fce106564ba9aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">UART2_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">UART2_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">UART2_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a734c834e817b841be48a974d1dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">UART2_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab3a734c834e817b841be48a974d1dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">UART2_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">UART2_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4703025b3523205ddc5dc435b815fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">UART2_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gafe4703025b3523205ddc5dc435b815fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">UART2_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f4484c507ceb57ea9c77382292d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">UART2_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga234f4484c507ceb57ea9c77382292d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e1813094141bc5c0908c13833c4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">UART2_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga09e1813094141bc5c0908c13833c4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">UART2_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">UART2_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0f203b6d58477837d82843bd31800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">UART2_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gafcb0f203b6d58477837d82843bd31800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb8004b79129d889db891c50a48f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">UART2_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga96fb8004b79129d889db891c50a48f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">UART2_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">UART2_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">UART2_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4018621498d73eda3737c536d8fcb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">UART3_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa4018621498d73eda3737c536d8fcb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">UART3_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644704711bfa9f660c5fb93b56e557fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">UART3_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga644704711bfa9f660c5fb93b56e557fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9cb9f152d161f03715af160dd4af18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">UART3_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6a9cb9f152d161f03715af160dd4af18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d9319444cc9653040062bd6783ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">UART3_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab4d9319444cc9653040062bd6783ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">UART3_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81432d12a137251481983e1dd801300e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">UART3_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga81432d12a137251481983e1dd801300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">UART3_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">UART3_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bac07d074067d758bb66429e5a659fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">UART3_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5bac07d074067d758bb66429e5a659fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7988221806f72271591655f5d364f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">UART3_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaab7988221806f72271591655f5d364f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">UART3_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e326f672034062244733f3ecab0b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">UART3_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8e326f672034062244733f3ecab0b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c515124df943b3c768e292afa3182e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">UART3_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1c515124df943b3c768e292afa3182e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41858cb78ccc6a8044af472bef3d5975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">UART3_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga41858cb78ccc6a8044af472bef3d5975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">UART3_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827c740e1c1614119903b4b56fb723a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">UART3_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga827c740e1c1614119903b4b56fb723a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">UART3_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6803654260596378268eb583f42059f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">UART3_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab6803654260596378268eb583f42059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">UART3_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd1305e42f75c498df1123658bc2ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">UART3_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gabcd1305e42f75c498df1123658bc2ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88627011fcdf8cc023fcc65029a8489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">UART3_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga88627011fcdf8cc023fcc65029a8489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">UART4_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ee7636f46f572dc352580fdddbcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">UART4_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga108ee7636f46f572dc352580fdddbcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">UART4_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914bb2b314e7ca48f65d77ff6941102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">UART4_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gac914bb2b314e7ca48f65d77ff6941102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43da197d3c137cc8fe2ad28035701b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">UART4_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gac43da197d3c137cc8fe2ad28035701b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">UART4_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">UART4_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761bb0535071b04935a9584f9a999969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">UART4_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga761bb0535071b04935a9584f9a999969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0397a8490e7014511c547f5d574f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">UART4_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3f0397a8490e7014511c547f5d574f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">UART4_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">UART4_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">UART4_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c65fc1e8a72446e304dd73a920be80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">UART4_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga76c65fc1e8a72446e304dd73a920be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">UART4_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">UART4_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58d360121b6d6e18233afdee8328e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">UART4_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0a58d360121b6d6e18233afdee8328e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b907aa0ac04679441c943962cb1d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">UART4_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gad2b907aa0ac04679441c943962cb1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c83fd41d3b1c455b221e3d15953553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">UART4_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga46c83fd41d3b1c455b221e3d15953553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">UART4_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">UART4_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36a5a5f199eed36d036f52922ec7058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">UART4_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gab36a5a5f199eed36d036f52922ec7058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">UART4_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cad0e41deb6b429abe066c0ef976e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;BDH)</td></tr>
<tr class="separator:ga3cad0e41deb6b429abe066c0ef976e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5b3d9a31233e9411d5faf9f75cef37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;BDL)</td></tr>
<tr class="separator:ga5a5b3d9a31233e9411d5faf9f75cef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1364840dbdc70f6ca2931518a3f0c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C1)</td></tr>
<tr class="separator:gaf1364840dbdc70f6ca2931518a3f0c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09dd2d71c0fb360ed55f2ef2aca2cdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C2)</td></tr>
<tr class="separator:ga09dd2d71c0fb360ed55f2ef2aca2cdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94e819cfe08eebd802bc5d3c2bd4c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;S1)</td></tr>
<tr class="separator:gae94e819cfe08eebd802bc5d3c2bd4c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02efefc75cacb156375e2bff39a1f497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;S2)</td></tr>
<tr class="separator:ga02efefc75cacb156375e2bff39a1f497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94048a3faaadf9a76ac1e9ea865d7f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C3)</td></tr>
<tr class="separator:ga94048a3faaadf9a76ac1e9ea865d7f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bbf3e214fcc4cba0059aca0184ce6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(base)                                              &#160;&#160;&#160;((base)-&gt;D)</td></tr>
<tr class="separator:ga53bbf3e214fcc4cba0059aca0184ce6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429d595b0b07bc30a6d62832eec7ba1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;MA1)</td></tr>
<tr class="separator:ga429d595b0b07bc30a6d62832eec7ba1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6084c1fb51427542a68f94fdfde5249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(base)                                          &#160;&#160;&#160;((base)-&gt;MA2)</td></tr>
<tr class="separator:gac6084c1fb51427542a68f94fdfde5249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f71f873e006d84f394f97bb65e5174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C4)</td></tr>
<tr class="separator:ga53f71f873e006d84f394f97bb65e5174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac990a0ea0a078cb39530836bf18de75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;C5)</td></tr>
<tr class="separator:gac990a0ea0a078cb39530836bf18de75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f93e1822a33516f473d1b62075115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;ED)</td></tr>
<tr class="separator:ga57f93e1822a33516f473d1b62075115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7508e2348a7d075db40ace1902a407fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;MODEM)</td></tr>
<tr class="separator:ga7508e2348a7d075db40ace1902a407fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a662d77f88c67afe8fe2c1d5e2fa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(base)                                            &#160;&#160;&#160;((base)-&gt;IR)</td></tr>
<tr class="separator:gae4a662d77f88c67afe8fe2c1d5e2fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb53756bda6ba3cb137ecf5ac5f13ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;PFIFO)</td></tr>
<tr class="separator:ga7cb53756bda6ba3cb137ecf5ac5f13ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc1c7c6bba8bb960193478fa697fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;CFIFO)</td></tr>
<tr class="separator:gaabc1c7c6bba8bb960193478fa697fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb39496b0199428a152fa8a68ec6a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;SFIFO)</td></tr>
<tr class="separator:ga6cb39496b0199428a152fa8a68ec6a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204d5850da243402d242d414cdb66f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TWFIFO)</td></tr>
<tr class="separator:ga6204d5850da243402d242d414cdb66f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c989ec09106d40a7499376ee50043cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TCFIFO)</td></tr>
<tr class="separator:ga3c989ec09106d40a7499376ee50043cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3835d8ca2bff395228fd298041588e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;RWFIFO)</td></tr>
<tr class="separator:ga3835d8ca2bff395228fd298041588e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b1614543eafe052567800963874056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;RCFIFO)</td></tr>
<tr class="separator:ga45b1614543eafe052567800963874056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a48aa0a2ba6e0202b47d6ff091e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(base)                                      &#160;&#160;&#160;((base)-&gt;C7816)</td></tr>
<tr class="separator:ga21a48aa0a2ba6e0202b47d6ff091e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b90f8b81565b881d6c249581ebcbb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;IE7816)</td></tr>
<tr class="separator:ga5b90f8b81565b881d6c249581ebcbb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70744022bbc57cc63807b79daa7b3341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;IS7816)</td></tr>
<tr class="separator:ga70744022bbc57cc63807b79daa7b3341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15cd9484cdbcf68a1ca6a3970c22aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(base)                    &#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE0)</td></tr>
<tr class="separator:gae15cd9484cdbcf68a1ca6a3970c22aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf125f8e0b4618c70042e9007e77775de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(base)                    &#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE1)</td></tr>
<tr class="separator:gaf125f8e0b4618c70042e9007e77775de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7886bbd2d26e698f9c3e2037c2f9668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;WN7816)</td></tr>
<tr class="separator:gaf7886bbd2d26e698f9c3e2037c2f9668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e0b56a76d8a2c4ca3779df8ffbf777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;WF7816)</td></tr>
<tr class="separator:gaf1e0b56a76d8a2c4ca3779df8ffbf777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199178e229d7b224bf16cc80a56ed6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;ET7816)</td></tr>
<tr class="separator:ga199178e229d7b224bf16cc80a56ed6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ae78c4420364593b1df3ab6f788a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(base)                                    &#160;&#160;&#160;((base)-&gt;TL7816)</td></tr>
<tr class="separator:ga38ae78c4420364593b1df3ab6f788a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">UART0_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0f086bea96574c5a4b90ff7ce1a99256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">UART0_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12ffbaeca152984beb3cbd1edaf94ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">UART0_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga74d107fda097e4ca0559efe5ab105cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96db8ca05ad8075993439b98fc41e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">UART0_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa96db8ca05ad8075993439b98fc41e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c55a027dd65bed765a4620326c669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">UART0_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga36c55a027dd65bed765a4620326c669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">UART0_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga86da7584b44d3ee391fa4dd012bc0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">UART0_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3c9f4285d3471fb4833ff6cf1131b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">UART0_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2dea5280025ba01ef69f0fa6a6505cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">UART0_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1ed5f65c9f9d7626053f21aa9f4a5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">UART0_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa28e0bdbb01cd6891123e351772bcf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">UART0_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga872dbf2a778697ea6e01a2d8a8b08869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">UART0_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga68f548f83ee16efb6cdd0cd5c37ebed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">UART0_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1d31329daca023bdfa18ddbf716ea2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56907900b83cae8e16630c9b53d4d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">UART0_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gab56907900b83cae8e16630c9b53d4d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">UART0_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8c30e0f416809d923a4acde1e3cf320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">UART0_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga835cbe8fa2438d8d480b4668fdec81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">UART0_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8b185677cfda35bb5c2d9929fac2b0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac214d33387ecfd228f8fd8f450d20beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">UART0_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gac214d33387ecfd228f8fd8f450d20beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ef322db93980a6167619ab50266b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">UART0_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga22ef322db93980a6167619ab50266b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">UART0_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa1dea54118afe63f88acc0fc4b45d30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">UART0_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gaae3d64ad43d72709b4293a9bdecf70d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">UART0_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gabe590341e6207d2fb32f2676f27e5aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">UART0_C7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae4457ba7f534d8fbe2af86462fe47ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">UART0_IE7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga9c574540438e8fbde7f5cd15b769a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a0f152249a9343a0b926e2db50c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">UART0_IS7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga172a0f152249a9343a0b926e2db50c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">UART0_WP7816T0</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:gae40d003e55ce610c8e3d54a01d1f034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972796136dccc81184d7b7840db5dfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">UART0_WP7816T1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga972796136dccc81184d7b7840db5dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076b41489eb41b58c9223b47025ab571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">UART0_WN7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga076b41489eb41b58c9223b47025ab571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">UART0_WF7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1f1678af59afd4e7ada94a6f9a4c1219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102073e04fc50eb8630e872fde79057b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">UART0_ET7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga102073e04fc50eb8630e872fde79057b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813072777f5a1c29a9195a9401724fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">UART0_TL7816</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td></tr>
<tr class="separator:ga813072777f5a1c29a9195a9401724fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">UART1_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf95dfcbfc36021f99e8798340dcc61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">UART1_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae8924d1fd89b33ae7d25b0727dab5c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">UART1_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaabfc6382968ea7dd6bb14f7098f28fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">UART1_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga96a7e807f7a30d603f1a5e680ed2dba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae890a65a8aad54887a4d9a23096319bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">UART1_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae890a65a8aad54887a4d9a23096319bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">UART1_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8a58c6b3cb400b875722a32bc5f15388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">UART1_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga122a5c5271b92663c9a7e922ad8c43c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">UART1_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf408be28f737716d8e617f2b5c26e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">UART1_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gad9cf46f6d9319a701b5f00278aabbfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f58da949ddbc815f984a38c0bab43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">UART1_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gad5f58da949ddbc815f984a38c0bab43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">UART1_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gafdc8d2e84868bd7a68c4d2cf82bb4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">UART1_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4f86d69bcbf607b6a7cdfef7540329bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44df566b41f79b8919f4763c81cf84df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">UART1_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga44df566b41f79b8919f4763c81cf84df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">UART1_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7c77b49ff0a0d7616aa1887226ac6085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">UART1_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf1ec5a26e8deb03206e64e4c2547d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8034238adc3618b1d6db0873108cd2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">UART1_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8034238adc3618b1d6db0873108cd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">UART1_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gae4a7f724cebd08fb66d3a1dbc2216815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ad968855e737920ac397b6a764e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">UART1_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7a1ad968855e737920ac397b6a764e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">UART1_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8e9bf1675c1b63e5c227007b8012c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">UART1_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf9afb09bc9d07d509840d5bfd81b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">UART1_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga40fc89a9185d0fc02195761abd0c3aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dac348d8f75660422f091626d51af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">UART1_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5c3dac348d8f75660422f091626d51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">UART2_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab6c00e22f1f8faa36d637551b11a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">UART2_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gac8a6a21b73e6a1d4c1824af29a15aab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c1f144374690a8931e07f23e8a9a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">UART2_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab3c1f144374690a8931e07f23e8a9a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">UART2_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga099a231ebee7a26f12764a9fdc9f0e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d529c07a52334fce106564ba9aa54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">UART2_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gad72d529c07a52334fce106564ba9aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">UART2_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7d4831e8d28f59a12390b6e915c466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">UART2_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabf40e8391c305a9cfbd4a00ba732c5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">UART2_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga92cfdefa4bbd5e6aceaad280e911b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a734c834e817b841be48a974d1dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">UART2_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gab3a734c834e817b841be48a974d1dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">UART2_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa787a62a5d31ca4e4d40bf7dd2f65ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">UART2_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gae087e956683e43bc1a108d3a71bd2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4703025b3523205ddc5dc435b815fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">UART2_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gafe4703025b3523205ddc5dc435b815fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">UART2_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff4341060a54353a9f41c7ffa2987bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f4484c507ceb57ea9c77382292d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">UART2_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga234f4484c507ceb57ea9c77382292d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e1813094141bc5c0908c13833c4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">UART2_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga09e1813094141bc5c0908c13833c4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">UART2_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga76fd1cdb71680c81ff57f8a1465c610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">UART2_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2a5f2c4f93dd272ebc190de4e49b90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0f203b6d58477837d82843bd31800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">UART2_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gafcb0f203b6d58477837d82843bd31800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fb8004b79129d889db891c50a48f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">UART2_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga96fb8004b79129d889db891c50a48f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">UART2_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:gabdabbf48ed28d4b320f8fd5f65337df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">UART2_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6bcf17d9fc0d35a9d5399ff535f811af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">UART2_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td></tr>
<tr class="separator:ga79b7c994fc7aabd20b1d1c7ecc0f0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4018621498d73eda3737c536d8fcb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">UART3_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa4018621498d73eda3737c536d8fcb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">UART3_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed4e5a52ae06e9f1b930abb36c6f1ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644704711bfa9f660c5fb93b56e557fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">UART3_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga644704711bfa9f660c5fb93b56e557fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9cb9f152d161f03715af160dd4af18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">UART3_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6a9cb9f152d161f03715af160dd4af18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d9319444cc9653040062bd6783ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">UART3_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab4d9319444cc9653040062bd6783ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">UART3_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa514a1d57101b5a17c4f1e9df0c8d8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81432d12a137251481983e1dd801300e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">UART3_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga81432d12a137251481983e1dd801300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">UART3_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa869b8866c1e0c8d50e7b3c015743211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">UART3_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3d9a2c7f219328af46715400cf5c0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bac07d074067d758bb66429e5a659fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">UART3_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5bac07d074067d758bb66429e5a659fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7988221806f72271591655f5d364f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">UART3_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaab7988221806f72271591655f5d364f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">UART3_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga7bd260c65645c4ccc3ec2b7d891d3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e326f672034062244733f3ecab0b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">UART3_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8e326f672034062244733f3ecab0b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c515124df943b3c768e292afa3182e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">UART3_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1c515124df943b3c768e292afa3182e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41858cb78ccc6a8044af472bef3d5975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">UART3_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga41858cb78ccc6a8044af472bef3d5975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">UART3_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab5b0f6a5d5560f0c17d8dee3120ea526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827c740e1c1614119903b4b56fb723a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">UART3_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga827c740e1c1614119903b4b56fb723a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">UART3_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga93a1591c571b9811ee0dbf0746e7d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6803654260596378268eb583f42059f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">UART3_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gab6803654260596378268eb583f42059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">UART3_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa0bd86d1d706655b09ef7ee9ca74442c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd1305e42f75c498df1123658bc2ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">UART3_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:gabcd1305e42f75c498df1123658bc2ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88627011fcdf8cc023fcc65029a8489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">UART3_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td></tr>
<tr class="separator:ga88627011fcdf8cc023fcc65029a8489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">UART4_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6e1895f45399c0e74ff1a24e399a03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108ee7636f46f572dc352580fdddbcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">UART4_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga108ee7636f46f572dc352580fdddbcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">UART4_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaed13dc91c79d6961be5a95c7fdbb582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914bb2b314e7ca48f65d77ff6941102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">UART4_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gac914bb2b314e7ca48f65d77ff6941102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43da197d3c137cc8fe2ad28035701b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">UART4_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gac43da197d3c137cc8fe2ad28035701b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">UART4_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa25d738a5e3f61a78b0085c717a02bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">UART4_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga59b5bc1e219d3db1d4b11da8de532d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761bb0535071b04935a9584f9a999969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">UART4_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga761bb0535071b04935a9584f9a999969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0397a8490e7014511c547f5d574f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">UART4_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3f0397a8490e7014511c547f5d574f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">UART4_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff222da8caefe5d4a68ee6dac0f3a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">UART4_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga821a9a3e4023e51650d2d33a32555bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">UART4_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5b0829e7da8c735cf0be3aec4031292f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c65fc1e8a72446e304dd73a920be80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">UART4_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga76c65fc1e8a72446e304dd73a920be80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">UART4_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga44e933aaf73e694dc3e93db6ebe55844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">UART4_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga50add4ba2f01df527527dcf2fbb1e06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58d360121b6d6e18233afdee8328e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">UART4_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0a58d360121b6d6e18233afdee8328e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b907aa0ac04679441c943962cb1d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">UART4_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gad2b907aa0ac04679441c943962cb1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c83fd41d3b1c455b221e3d15953553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">UART4_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga46c83fd41d3b1c455b221e3d15953553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">UART4_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:ga1c9ff5b9584448faf59bf36af795ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">UART4_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gafaff0ddb55e2dae0e62601e3d3781084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36a5a5f199eed36d036f52922ec7058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">UART4_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gab36a5a5f199eed36d036f52922ec7058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">UART4_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa6d9298d8e3b404c384433e2d61bab99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb9382d2fa810528b91db92de87dc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb9382d2fa810528b91db92de87dc3b">UART5_BDH</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga6cb9382d2fa810528b91db92de87dc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb8c1a59a52968e03af768742bc1e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gabcb8c1a59a52968e03af768742bc1e15">UART5_BDL</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gabcb8c1a59a52968e03af768742bc1e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab45e4d7b9ba460083b2ed8b691bd54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaab45e4d7b9ba460083b2ed8b691bd54c">UART5_C1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gaab45e4d7b9ba460083b2ed8b691bd54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ad94edb4bac01631c5c310097308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5be0ad94edb4bac01631c5c310097308">UART5_C2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5be0ad94edb4bac01631c5c310097308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e9b08a121654741b82a19464136f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga34e9b08a121654741b82a19464136f8d">UART5_S1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga34e9b08a121654741b82a19464136f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae406b67e0e05719fbef97dc66fc90381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae406b67e0e05719fbef97dc66fc90381">UART5_S2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gae406b67e0e05719fbef97dc66fc90381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb3c67f89677af276f6449a6ccd6840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaddb3c67f89677af276f6449a6ccd6840">UART5_C3</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gaddb3c67f89677af276f6449a6ccd6840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbfff6298747e868b2c1d587688b1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga2cbfff6298747e868b2c1d587688b1e8">UART5_D</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga2cbfff6298747e868b2c1d587688b1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3381e064ff03a91070170280073c4e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3381e064ff03a91070170280073c4e12">UART5_MA1</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3381e064ff03a91070170280073c4e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782ac140f6a90fd45c189d5717101234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga782ac140f6a90fd45c189d5717101234">UART5_MA2</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga782ac140f6a90fd45c189d5717101234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc53e94c2edab7ebb52e8b4875a0e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gadc53e94c2edab7ebb52e8b4875a0e3b9">UART5_C4</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gadc53e94c2edab7ebb52e8b4875a0e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b122a57306a0910b63e0c4d3cfbe0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaa4b122a57306a0910b63e0c4d3cfbe0a">UART5_C5</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa4b122a57306a0910b63e0c4d3cfbe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12647f81a3003fbd94c5059cbb2d4384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga12647f81a3003fbd94c5059cbb2d4384">UART5_ED</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga12647f81a3003fbd94c5059cbb2d4384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274493606f937e491a46649d0c85533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga274493606f937e491a46649d0c85533b">UART5_MODEM</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga274493606f937e491a46649d0c85533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934f911b110d350b074af9361d7a15b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga934f911b110d350b074af9361d7a15b0">UART5_IR</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga934f911b110d350b074af9361d7a15b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96a4400ca955cecb82e2691f730828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf96a4400ca955cecb82e2691f730828a">UART5_PFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf96a4400ca955cecb82e2691f730828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefa6eb18025d241089f22cef12816a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaeefa6eb18025d241089f22cef12816a6">UART5_CFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gaeefa6eb18025d241089f22cef12816a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad150f9bd18b6bfad66091d2c30877b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gad150f9bd18b6bfad66091d2c30877b3c">UART5_SFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gad150f9bd18b6bfad66091d2c30877b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f363bb4b0df38eea17350b01c9701a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga13f363bb4b0df38eea17350b01c9701a">UART5_TWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga13f363bb4b0df38eea17350b01c9701a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79218a8604525028728879cb322eb0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga79218a8604525028728879cb322eb0f9">UART5_TCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga79218a8604525028728879cb322eb0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766ae030b47dba2e59e05f311eb7b5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga766ae030b47dba2e59e05f311eb7b5fc">UART5_RWFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:ga766ae030b47dba2e59e05f311eb7b5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab185e827477a31eb3381683fbf1bd3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html#gab185e827477a31eb3381683fbf1bd3ab">UART5_RCFIFO</a>&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td></tr>
<tr class="separator:gab185e827477a31eb3381683fbf1bd3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga0f086bea96574c5a4b90ff7ce1a99256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11919">11919</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f086bea96574c5a4b90ff7ce1a99256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11928">11928</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f086bea96574c5a4b90ff7ce1a99256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13335">13335</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12ffbaeca152984beb3cbd1edaf94ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11920">11920</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12ffbaeca152984beb3cbd1edaf94ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11929">11929</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12ffbaeca152984beb3cbd1edaf94ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13336">13336</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74d107fda097e4ca0559efe5ab105cbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11921">11921</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74d107fda097e4ca0559efe5ab105cbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11930">11930</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74d107fda097e4ca0559efe5ab105cbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13337">13337</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa96db8ca05ad8075993439b98fc41e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11922">11922</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa96db8ca05ad8075993439b98fc41e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11931">11931</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa96db8ca05ad8075993439b98fc41e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13338">13338</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c9f4285d3471fb4833ff6cf1131b438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11925">11925</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c9f4285d3471fb4833ff6cf1131b438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11934">11934</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c9f4285d3471fb4833ff6cf1131b438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13341">13341</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga872dbf2a778697ea6e01a2d8a8b08869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11929">11929</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga872dbf2a778697ea6e01a2d8a8b08869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11938">11938</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga872dbf2a778697ea6e01a2d8a8b08869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13345">13345</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68f548f83ee16efb6cdd0cd5c37ebed3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11930">11930</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68f548f83ee16efb6cdd0cd5c37ebed3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11939">11939</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68f548f83ee16efb6cdd0cd5c37ebed3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13346">13346</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4457ba7f534d8fbe2af86462fe47ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11941">11941</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4457ba7f534d8fbe2af86462fe47ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11950">11950</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4457ba7f534d8fbe2af86462fe47ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_C7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">UART_C7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13357">13357</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b185677cfda35bb5c2d9929fac2b0c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11935">11935</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b185677cfda35bb5c2d9929fac2b0c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11944">11944</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b185677cfda35bb5c2d9929fac2b0c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13351">13351</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dea5280025ba01ef69f0fa6a6505cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11926">11926</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dea5280025ba01ef69f0fa6a6505cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11935">11935</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dea5280025ba01ef69f0fa6a6505cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13342">13342</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d31329daca023bdfa18ddbf716ea2d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11931">11931</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d31329daca023bdfa18ddbf716ea2d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11940">11940</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d31329daca023bdfa18ddbf716ea2d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13347">13347</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga102073e04fc50eb8630e872fde79057b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ET7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11948">11948</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga102073e04fc50eb8630e872fde79057b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ET7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11957">11957</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga102073e04fc50eb8630e872fde79057b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_ET7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">UART_ET7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13364">13364</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c574540438e8fbde7f5cd15b769a26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11942">11942</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c574540438e8fbde7f5cd15b769a26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11951">11951</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c574540438e8fbde7f5cd15b769a26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IE7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">UART_IE7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13358">13358</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c30e0f416809d923a4acde1e3cf320c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11933">11933</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c30e0f416809d923a4acde1e3cf320c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11942">11942</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c30e0f416809d923a4acde1e3cf320c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13349">13349</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga172a0f152249a9343a0b926e2db50c14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IS7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11943">11943</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga172a0f152249a9343a0b926e2db50c14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IS7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11952">11952</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga172a0f152249a9343a0b926e2db50c14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IS7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">UART_IS7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13359">13359</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ed5f65c9f9d7626053f21aa9f4a5b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11927">11927</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ed5f65c9f9d7626053f21aa9f4a5b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11936">11936</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ed5f65c9f9d7626053f21aa9f4a5b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13343">13343</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa28e0bdbb01cd6891123e351772bcf41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11928">11928</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa28e0bdbb01cd6891123e351772bcf41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11937">11937</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa28e0bdbb01cd6891123e351772bcf41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13344">13344</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab56907900b83cae8e16630c9b53d4d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11932">11932</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab56907900b83cae8e16630c9b53d4d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11941">11941</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab56907900b83cae8e16630c9b53d4d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13348">13348</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga835cbe8fa2438d8d480b4668fdec81ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11934">11934</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga835cbe8fa2438d8d480b4668fdec81ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11943">11943</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga835cbe8fa2438d8d480b4668fdec81ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13350">13350</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe590341e6207d2fb32f2676f27e5aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11940">11940</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe590341e6207d2fb32f2676f27e5aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11949">11949</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe590341e6207d2fb32f2676f27e5aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13356">13356</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3d64ad43d72709b4293a9bdecf70d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11939">11939</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3d64ad43d72709b4293a9bdecf70d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11948">11948</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae3d64ad43d72709b4293a9bdecf70d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13355">13355</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36c55a027dd65bed765a4620326c669b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11923">11923</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36c55a027dd65bed765a4620326c669b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11932">11932</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36c55a027dd65bed765a4620326c669b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13339">13339</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86da7584b44d3ee391fa4dd012bc0eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11924">11924</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86da7584b44d3ee391fa4dd012bc0eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11933">11933</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86da7584b44d3ee391fa4dd012bc0eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13340">13340</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac214d33387ecfd228f8fd8f450d20beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11936">11936</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac214d33387ecfd228f8fd8f450d20beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11945">11945</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac214d33387ecfd228f8fd8f450d20beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13352">13352</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1dea54118afe63f88acc0fc4b45d30a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11938">11938</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1dea54118afe63f88acc0fc4b45d30a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11947">11947</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1dea54118afe63f88acc0fc4b45d30a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13354">13354</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga813072777f5a1c29a9195a9401724fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TL7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11949">11949</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga813072777f5a1c29a9195a9401724fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TL7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11958">11958</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga813072777f5a1c29a9195a9401724fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TL7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">UART_TL7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13365">13365</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22ef322db93980a6167619ab50266b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11937">11937</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22ef322db93980a6167619ab50266b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11946">11946</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22ef322db93980a6167619ab50266b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13353">13353</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f1678af59afd4e7ada94a6f9a4c1219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WF7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11947">11947</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f1678af59afd4e7ada94a6f9a4c1219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WF7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11956">11956</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f1678af59afd4e7ada94a6f9a4c1219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WF7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">UART_WF7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13363">13363</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga076b41489eb41b58c9223b47025ab571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WN7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11946">11946</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga076b41489eb41b58c9223b47025ab571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WN7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11955">11955</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga076b41489eb41b58c9223b47025ab571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WN7816&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">UART_WN7816_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13362">13362</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae40d003e55ce610c8e3d54a01d1f034a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T0&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11944">11944</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae40d003e55ce610c8e3d54a01d1f034a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T0&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11953">11953</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae40d003e55ce610c8e3d54a01d1f034a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T0&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">UART_WP7816_T_TYPE0_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13360">13360</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga972796136dccc81184d7b7840db5dfc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11945">11945</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga972796136dccc81184d7b7840db5dfc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11954">11954</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga972796136dccc81184d7b7840db5dfc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_WP7816T1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">UART_WP7816_T_TYPE1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13361">13361</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf95dfcbfc36021f99e8798340dcc61aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11951">11951</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf95dfcbfc36021f99e8798340dcc61aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11960">11960</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf95dfcbfc36021f99e8798340dcc61aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13367">13367</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8924d1fd89b33ae7d25b0727dab5c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11952">11952</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8924d1fd89b33ae7d25b0727dab5c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11961">11961</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8924d1fd89b33ae7d25b0727dab5c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13368">13368</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabfc6382968ea7dd6bb14f7098f28fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11953">11953</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabfc6382968ea7dd6bb14f7098f28fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11962">11962</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabfc6382968ea7dd6bb14f7098f28fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13369">13369</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96a7e807f7a30d603f1a5e680ed2dba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11954">11954</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96a7e807f7a30d603f1a5e680ed2dba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11963">11963</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96a7e807f7a30d603f1a5e680ed2dba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13370">13370</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga122a5c5271b92663c9a7e922ad8c43c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11957">11957</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga122a5c5271b92663c9a7e922ad8c43c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11966">11966</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga122a5c5271b92663c9a7e922ad8c43c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13373">13373</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdc8d2e84868bd7a68c4d2cf82bb4048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11961">11961</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdc8d2e84868bd7a68c4d2cf82bb4048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11970">11970</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdc8d2e84868bd7a68c4d2cf82bb4048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13377">13377</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f86d69bcbf607b6a7cdfef7540329bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11962">11962</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f86d69bcbf607b6a7cdfef7540329bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11971">11971</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f86d69bcbf607b6a7cdfef7540329bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13378">13378</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a7f724cebd08fb66d3a1dbc2216815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11967">11967</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a7f724cebd08fb66d3a1dbc2216815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11976">11976</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a7f724cebd08fb66d3a1dbc2216815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13383">13383</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf408be28f737716d8e617f2b5c26e6c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11958">11958</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf408be28f737716d8e617f2b5c26e6c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11967">11967</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf408be28f737716d8e617f2b5c26e6c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13374">13374</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44df566b41f79b8919f4763c81cf84df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11963">11963</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44df566b41f79b8919f4763c81cf84df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11972">11972</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44df566b41f79b8919f4763c81cf84df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13379">13379</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1ec5a26e8deb03206e64e4c2547d310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11965">11965</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1ec5a26e8deb03206e64e4c2547d310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11974">11974</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1ec5a26e8deb03206e64e4c2547d310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13381">13381</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9cf46f6d9319a701b5f00278aabbfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11959">11959</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9cf46f6d9319a701b5f00278aabbfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11968">11968</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9cf46f6d9319a701b5f00278aabbfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13375">13375</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5f58da949ddbc815f984a38c0bab43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11960">11960</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5f58da949ddbc815f984a38c0bab43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11969">11969</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5f58da949ddbc815f984a38c0bab43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13376">13376</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c77b49ff0a0d7616aa1887226ac6085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11964">11964</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c77b49ff0a0d7616aa1887226ac6085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11973">11973</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c77b49ff0a0d7616aa1887226ac6085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13380">13380</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8034238adc3618b1d6db0873108cd2e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11966">11966</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8034238adc3618b1d6db0873108cd2e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11975">11975</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8034238adc3618b1d6db0873108cd2e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13382">13382</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c3dac348d8f75660422f091626d51af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11972">11972</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c3dac348d8f75660422f091626d51af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11981">11981</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c3dac348d8f75660422f091626d51af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13388">13388</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40fc89a9185d0fc02195761abd0c3aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11971">11971</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40fc89a9185d0fc02195761abd0c3aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11980">11980</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40fc89a9185d0fc02195761abd0c3aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13387">13387</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae890a65a8aad54887a4d9a23096319bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11955">11955</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae890a65a8aad54887a4d9a23096319bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11964">11964</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae890a65a8aad54887a4d9a23096319bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13371">13371</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a58c6b3cb400b875722a32bc5f15388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11956">11956</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a58c6b3cb400b875722a32bc5f15388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11965">11965</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a58c6b3cb400b875722a32bc5f15388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13372">13372</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a1ad968855e737920ac397b6a764e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11968">11968</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a1ad968855e737920ac397b6a764e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11977">11977</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a1ad968855e737920ac397b6a764e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13384">13384</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9afb09bc9d07d509840d5bfd81b2952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11970">11970</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9afb09bc9d07d509840d5bfd81b2952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11979">11979</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9afb09bc9d07d509840d5bfd81b2952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13386">13386</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e9bf1675c1b63e5c227007b8012c6c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11969">11969</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e9bf1675c1b63e5c227007b8012c6c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11978">11978</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e9bf1675c1b63e5c227007b8012c6c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13385">13385</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6c00e22f1f8faa36d637551b11a82e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11974">11974</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6c00e22f1f8faa36d637551b11a82e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11983">11983</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6c00e22f1f8faa36d637551b11a82e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13390">13390</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8a6a21b73e6a1d4c1824af29a15aab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11975">11975</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8a6a21b73e6a1d4c1824af29a15aab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11984">11984</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8a6a21b73e6a1d4c1824af29a15aab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13391">13391</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3c1f144374690a8931e07f23e8a9a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11976">11976</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3c1f144374690a8931e07f23e8a9a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11985">11985</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3c1f144374690a8931e07f23e8a9a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13392">13392</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga099a231ebee7a26f12764a9fdc9f0e2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11977">11977</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga099a231ebee7a26f12764a9fdc9f0e2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11986">11986</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga099a231ebee7a26f12764a9fdc9f0e2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13393">13393</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf40e8391c305a9cfbd4a00ba732c5c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11980">11980</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf40e8391c305a9cfbd4a00ba732c5c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11989">11989</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf40e8391c305a9cfbd4a00ba732c5c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13396">13396</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae087e956683e43bc1a108d3a71bd2c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11984">11984</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae087e956683e43bc1a108d3a71bd2c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11993">11993</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae087e956683e43bc1a108d3a71bd2c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13400">13400</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe4703025b3523205ddc5dc435b815fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11985">11985</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe4703025b3523205ddc5dc435b815fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11994">11994</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe4703025b3523205ddc5dc435b815fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13401">13401</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a5f2c4f93dd272ebc190de4e49b90e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11990">11990</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a5f2c4f93dd272ebc190de4e49b90e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11999">11999</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a5f2c4f93dd272ebc190de4e49b90e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13406">13406</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92cfdefa4bbd5e6aceaad280e911b76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11981">11981</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92cfdefa4bbd5e6aceaad280e911b76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11990">11990</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92cfdefa4bbd5e6aceaad280e911b76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13397">13397</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff4341060a54353a9f41c7ffa2987bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11986">11986</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff4341060a54353a9f41c7ffa2987bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11995">11995</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff4341060a54353a9f41c7ffa2987bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13402">13402</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e1813094141bc5c0908c13833c4637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11988">11988</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e1813094141bc5c0908c13833c4637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11997">11997</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e1813094141bc5c0908c13833c4637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13404">13404</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3a734c834e817b841be48a974d1dbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11982">11982</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3a734c834e817b841be48a974d1dbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11991">11991</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3a734c834e817b841be48a974d1dbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13398">13398</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa787a62a5d31ca4e4d40bf7dd2f65ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11983">11983</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa787a62a5d31ca4e4d40bf7dd2f65ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11992">11992</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa787a62a5d31ca4e4d40bf7dd2f65ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13399">13399</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234f4484c507ceb57ea9c77382292d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11987">11987</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234f4484c507ceb57ea9c77382292d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11996">11996</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga234f4484c507ceb57ea9c77382292d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13403">13403</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76fd1cdb71680c81ff57f8a1465c610b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11989">11989</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76fd1cdb71680c81ff57f8a1465c610b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11998">11998</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76fd1cdb71680c81ff57f8a1465c610b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13405">13405</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79b7c994fc7aabd20b1d1c7ecc0f0c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11995">11995</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79b7c994fc7aabd20b1d1c7ecc0f0c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12004">12004</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79b7c994fc7aabd20b1d1c7ecc0f0c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13411">13411</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bcf17d9fc0d35a9d5399ff535f811af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11994">11994</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bcf17d9fc0d35a9d5399ff535f811af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12003">12003</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bcf17d9fc0d35a9d5399ff535f811af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13410">13410</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad72d529c07a52334fce106564ba9aa54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11978">11978</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad72d529c07a52334fce106564ba9aa54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11987">11987</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad72d529c07a52334fce106564ba9aa54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13394">13394</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d4831e8d28f59a12390b6e915c466d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11979">11979</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d4831e8d28f59a12390b6e915c466d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11988">11988</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d4831e8d28f59a12390b6e915c466d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13395">13395</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb0f203b6d58477837d82843bd31800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11991">11991</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb0f203b6d58477837d82843bd31800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12000">12000</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb0f203b6d58477837d82843bd31800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13407">13407</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdabbf48ed28d4b320f8fd5f65337df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11993">11993</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdabbf48ed28d4b320f8fd5f65337df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12002">12002</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdabbf48ed28d4b320f8fd5f65337df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13409">13409</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96fb8004b79129d889db891c50a48f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11992">11992</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96fb8004b79129d889db891c50a48f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12001">12001</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96fb8004b79129d889db891c50a48f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13408">13408</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4018621498d73eda3737c536d8fcb15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11997">11997</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4018621498d73eda3737c536d8fcb15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12006">12006</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4018621498d73eda3737c536d8fcb15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13413">13413</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed4e5a52ae06e9f1b930abb36c6f1ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11998">11998</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed4e5a52ae06e9f1b930abb36c6f1ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12007">12007</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed4e5a52ae06e9f1b930abb36c6f1ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13414">13414</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga644704711bfa9f660c5fb93b56e557fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11999">11999</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga644704711bfa9f660c5fb93b56e557fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12008">12008</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga644704711bfa9f660c5fb93b56e557fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13415">13415</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a9cb9f152d161f03715af160dd4af18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12000">12000</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a9cb9f152d161f03715af160dd4af18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12009">12009</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a9cb9f152d161f03715af160dd4af18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13416">13416</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81432d12a137251481983e1dd801300e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12003">12003</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81432d12a137251481983e1dd801300e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12012">12012</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81432d12a137251481983e1dd801300e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13419">13419</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab7988221806f72271591655f5d364f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12007">12007</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab7988221806f72271591655f5d364f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12016">12016</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab7988221806f72271591655f5d364f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13423">13423</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bd260c65645c4ccc3ec2b7d891d3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12008">12008</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bd260c65645c4ccc3ec2b7d891d3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12017">12017</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bd260c65645c4ccc3ec2b7d891d3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13424">13424</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga827c740e1c1614119903b4b56fb723a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12013">12013</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga827c740e1c1614119903b4b56fb723a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12022">12022</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga827c740e1c1614119903b4b56fb723a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13429">13429</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa869b8866c1e0c8d50e7b3c015743211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12004">12004</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa869b8866c1e0c8d50e7b3c015743211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12013">12013</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa869b8866c1e0c8d50e7b3c015743211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13420">13420</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e326f672034062244733f3ecab0b1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12009">12009</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e326f672034062244733f3ecab0b1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12018">12018</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e326f672034062244733f3ecab0b1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13425">13425</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41858cb78ccc6a8044af472bef3d5975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12011">12011</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41858cb78ccc6a8044af472bef3d5975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12020">12020</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41858cb78ccc6a8044af472bef3d5975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13427">13427</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d9a2c7f219328af46715400cf5c0aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12005">12005</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d9a2c7f219328af46715400cf5c0aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12014">12014</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d9a2c7f219328af46715400cf5c0aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13421">13421</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bac07d074067d758bb66429e5a659fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12006">12006</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bac07d074067d758bb66429e5a659fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12015">12015</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bac07d074067d758bb66429e5a659fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13422">13422</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c515124df943b3c768e292afa3182e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12010">12010</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c515124df943b3c768e292afa3182e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12019">12019</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c515124df943b3c768e292afa3182e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13426">13426</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b0f6a5d5560f0c17d8dee3120ea526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12012">12012</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b0f6a5d5560f0c17d8dee3120ea526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12021">12021</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b0f6a5d5560f0c17d8dee3120ea526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13428">13428</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88627011fcdf8cc023fcc65029a8489f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12018">12018</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88627011fcdf8cc023fcc65029a8489f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12027">12027</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88627011fcdf8cc023fcc65029a8489f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13434">13434</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcd1305e42f75c498df1123658bc2ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12017">12017</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcd1305e42f75c498df1123658bc2ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12026">12026</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcd1305e42f75c498df1123658bc2ca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13433">13433</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4d9319444cc9653040062bd6783ded3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12001">12001</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4d9319444cc9653040062bd6783ded3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12010">12010</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4d9319444cc9653040062bd6783ded3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13417">13417</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa514a1d57101b5a17c4f1e9df0c8d8a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12002">12002</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa514a1d57101b5a17c4f1e9df0c8d8a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12011">12011</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa514a1d57101b5a17c4f1e9df0c8d8a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13418">13418</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93a1591c571b9811ee0dbf0746e7d1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12014">12014</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93a1591c571b9811ee0dbf0746e7d1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12023">12023</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93a1591c571b9811ee0dbf0746e7d1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13430">13430</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0bd86d1d706655b09ef7ee9ca74442c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12016">12016</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0bd86d1d706655b09ef7ee9ca74442c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12025">12025</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0bd86d1d706655b09ef7ee9ca74442c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13432">13432</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6803654260596378268eb583f42059f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12015">12015</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6803654260596378268eb583f42059f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12024">12024</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6803654260596378268eb583f42059f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13431">13431</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e1895f45399c0e74ff1a24e399a03a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12020">12020</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e1895f45399c0e74ff1a24e399a03a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12029">12029</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e1895f45399c0e74ff1a24e399a03a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13436">13436</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga108ee7636f46f572dc352580fdddbcc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12021">12021</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga108ee7636f46f572dc352580fdddbcc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12030">12030</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga108ee7636f46f572dc352580fdddbcc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13437">13437</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed13dc91c79d6961be5a95c7fdbb582f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12022">12022</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed13dc91c79d6961be5a95c7fdbb582f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12031">12031</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed13dc91c79d6961be5a95c7fdbb582f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13438">13438</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac914bb2b314e7ca48f65d77ff6941102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12023">12023</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac914bb2b314e7ca48f65d77ff6941102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12032">12032</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac914bb2b314e7ca48f65d77ff6941102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13439">13439</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b5bc1e219d3db1d4b11da8de532d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12026">12026</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b5bc1e219d3db1d4b11da8de532d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12035">12035</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b5bc1e219d3db1d4b11da8de532d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13442">13442</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga821a9a3e4023e51650d2d33a32555bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12030">12030</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga821a9a3e4023e51650d2d33a32555bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12039">12039</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga821a9a3e4023e51650d2d33a32555bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13446">13446</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b0829e7da8c735cf0be3aec4031292f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12031">12031</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b0829e7da8c735cf0be3aec4031292f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12040">12040</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b0829e7da8c735cf0be3aec4031292f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13447">13447</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2b907aa0ac04679441c943962cb1d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12036">12036</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2b907aa0ac04679441c943962cb1d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12045">12045</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2b907aa0ac04679441c943962cb1d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13452">13452</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga761bb0535071b04935a9584f9a999969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12027">12027</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga761bb0535071b04935a9584f9a999969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12036">12036</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga761bb0535071b04935a9584f9a999969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13443">13443</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76c65fc1e8a72446e304dd73a920be80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12032">12032</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76c65fc1e8a72446e304dd73a920be80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12041">12041</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76c65fc1e8a72446e304dd73a920be80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13448">13448</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50add4ba2f01df527527dcf2fbb1e06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12034">12034</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50add4ba2f01df527527dcf2fbb1e06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12043">12043</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50add4ba2f01df527527dcf2fbb1e06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13450">13450</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f0397a8490e7014511c547f5d574f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12028">12028</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f0397a8490e7014511c547f5d574f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12037">12037</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f0397a8490e7014511c547f5d574f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13444">13444</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff222da8caefe5d4a68ee6dac0f3a9ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12029">12029</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff222da8caefe5d4a68ee6dac0f3a9ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12038">12038</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff222da8caefe5d4a68ee6dac0f3a9ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13445">13445</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44e933aaf73e694dc3e93db6ebe55844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12033">12033</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44e933aaf73e694dc3e93db6ebe55844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12042">12042</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44e933aaf73e694dc3e93db6ebe55844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13449">13449</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a58d360121b6d6e18233afdee8328e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12035">12035</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a58d360121b6d6e18233afdee8328e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12044">12044</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a58d360121b6d6e18233afdee8328e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13451">13451</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6d9298d8e3b404c384433e2d61bab99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12041">12041</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6d9298d8e3b404c384433e2d61bab99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12050">12050</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6d9298d8e3b404c384433e2d61bab99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13457">13457</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab36a5a5f199eed36d036f52922ec7058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12040">12040</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab36a5a5f199eed36d036f52922ec7058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12049">12049</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab36a5a5f199eed36d036f52922ec7058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13456">13456</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac43da197d3c137cc8fe2ad28035701b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12024">12024</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac43da197d3c137cc8fe2ad28035701b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12033">12033</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac43da197d3c137cc8fe2ad28035701b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13440">13440</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa25d738a5e3f61a78b0085c717a02bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12025">12025</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa25d738a5e3f61a78b0085c717a02bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12034">12034</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa25d738a5e3f61a78b0085c717a02bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13441">13441</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46c83fd41d3b1c455b221e3d15953553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12037">12037</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46c83fd41d3b1c455b221e3d15953553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12046">12046</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46c83fd41d3b1c455b221e3d15953553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13453">13453</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafaff0ddb55e2dae0e62601e3d3781084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12039">12039</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafaff0ddb55e2dae0e62601e3d3781084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12048">12048</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafaff0ddb55e2dae0e62601e3d3781084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13455">13455</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c9ff5b9584448faf59bf36af795ccb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12038">12038</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c9ff5b9584448faf59bf36af795ccb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l12047">12047</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c9ff5b9584448faf59bf36af795ccb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13454">13454</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cb9382d2fa810528b91db92de87dc3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BDH&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">UART_BDH_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13459">13459</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcb8c1a59a52968e03af768742bc1e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BDL&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">UART_BDL_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13460">13460</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab45e4d7b9ba460083b2ed8b691bd54c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">UART_C1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13461">13461</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5be0ad94edb4bac01631c5c310097308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">UART_C2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13462">13462</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb3c67f89677af276f6449a6ccd6840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C3&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">UART_C3_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13465">13465</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc53e94c2edab7ebb52e8b4875a0e3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C4&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">UART_C4_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13469">13469</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4b122a57306a0910b63e0c4d3cfbe0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_C5&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">UART_C5_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13470">13470</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeefa6eb18025d241089f22cef12816a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_CFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">UART_CFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13475">13475</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cbfff6298747e868b2c1d587688b1e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_D&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">UART_D_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13466">13466</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12647f81a3003fbd94c5059cbb2d4384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_ED&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">UART_ED_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13471">13471</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga934f911b110d350b074af9361d7a15b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_IR&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">UART_IR_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13473">13473</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3381e064ff03a91070170280073c4e12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MA1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">UART_MA1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13467">13467</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga782ac140f6a90fd45c189d5717101234"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MA2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">UART_MA2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13468">13468</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga274493606f937e491a46649d0c85533b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MODEM&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">UART_MODEM_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13472">13472</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf96a4400ca955cecb82e2691f730828a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_PFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">UART_PFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13474">13474</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab185e827477a31eb3381683fbf1bd3ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_RCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">UART_RCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13480">13480</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga766ae030b47dba2e59e05f311eb7b5fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_RWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">UART_RWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13479">13479</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34e9b08a121654741b82a19464136f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_S1&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">UART_S1_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13463">13463</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae406b67e0e05719fbef97dc66fc90381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_S2&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">UART_S2_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13464">13464</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad150f9bd18b6bfad66091d2c30877b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_SFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">UART_SFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13476">13476</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79218a8604525028728879cb322eb0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_TCFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">UART_TCFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13478">13478</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13f363bb4b0df38eea17350b01c9701a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_TWFIFO&#160;&#160;&#160;<a class="el" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">UART_TWFIFO_REG</a>(<a class="el" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13477">13477</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cad0e41deb6b429abe066c0ef976e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;BDH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11583">11583</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cad0e41deb6b429abe066c0ef976e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;BDH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11592">11592</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cad0e41deb6b429abe066c0ef976e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDH_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;BDH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12997">12997</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a5b3d9a31233e9411d5faf9f75cef37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;BDL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11584">11584</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a5b3d9a31233e9411d5faf9f75cef37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;BDL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11593">11593</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a5b3d9a31233e9411d5faf9f75cef37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BDL_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;BDL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12998">12998</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1364840dbdc70f6ca2931518a3f0c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11585">11585</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1364840dbdc70f6ca2931518a3f0c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11594">11594</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1364840dbdc70f6ca2931518a3f0c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l12999">12999</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09dd2d71c0fb360ed55f2ef2aca2cdcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11586">11586</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09dd2d71c0fb360ed55f2ef2aca2cdcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11595">11595</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09dd2d71c0fb360ed55f2ef2aca2cdcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13000">13000</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94048a3faaadf9a76ac1e9ea865d7f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11589">11589</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94048a3faaadf9a76ac1e9ea865d7f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11598">11598</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94048a3faaadf9a76ac1e9ea865d7f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13003">13003</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53f71f873e006d84f394f97bb65e5174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11593">11593</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53f71f873e006d84f394f97bb65e5174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11602">11602</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53f71f873e006d84f394f97bb65e5174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13007">13007</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac990a0ea0a078cb39530836bf18de75c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11594">11594</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac990a0ea0a078cb39530836bf18de75c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11603">11603</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac990a0ea0a078cb39530836bf18de75c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13008">13008</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21a48aa0a2ba6e0202b47d6ff091e689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11605">11605</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21a48aa0a2ba6e0202b47d6ff091e689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11614">11614</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21a48aa0a2ba6e0202b47d6ff091e689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_C7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;C7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13019">13019</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabc1c7c6bba8bb960193478fa697fe15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11599">11599</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabc1c7c6bba8bb960193478fa697fe15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11608">11608</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabc1c7c6bba8bb960193478fa697fe15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;CFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13013">13013</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53bbf3e214fcc4cba0059aca0184ce6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_D_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11590">11590</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53bbf3e214fcc4cba0059aca0184ce6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_D_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11599">11599</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53bbf3e214fcc4cba0059aca0184ce6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_D_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13004">13004</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f93e1822a33516f473d1b62075115a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ED_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;ED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11595">11595</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f93e1822a33516f473d1b62075115a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ED_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;ED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11604">11604</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f93e1822a33516f473d1b62075115a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ED_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;ED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13009">13009</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga199178e229d7b224bf16cc80a56ed6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ET7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;ET7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11612">11612</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga199178e229d7b224bf16cc80a56ed6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ET7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;ET7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11621">11621</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga199178e229d7b224bf16cc80a56ed6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ET7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;ET7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13026">13026</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b90f8b81565b881d6c249581ebcbb75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IE7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11606">11606</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b90f8b81565b881d6c249581ebcbb75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IE7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11615">11615</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b90f8b81565b881d6c249581ebcbb75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IE7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IE7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13020">13020</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a662d77f88c67afe8fe2c1d5e2fa81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11597">11597</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a662d77f88c67afe8fe2c1d5e2fa81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11606">11606</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a662d77f88c67afe8fe2c1d5e2fa81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13011">13011</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70744022bbc57cc63807b79daa7b3341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IS7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IS7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11607">11607</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70744022bbc57cc63807b79daa7b3341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IS7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IS7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11616">11616</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70744022bbc57cc63807b79daa7b3341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IS7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;IS7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13021">13021</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga429d595b0b07bc30a6d62832eec7ba1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MA1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11591">11591</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga429d595b0b07bc30a6d62832eec7ba1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MA1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11600">11600</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga429d595b0b07bc30a6d62832eec7ba1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MA1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13005">13005</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6084c1fb51427542a68f94fdfde5249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MA2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11592">11592</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6084c1fb51427542a68f94fdfde5249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MA2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11601">11601</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6084c1fb51427542a68f94fdfde5249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MA2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MA2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13006">13006</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7508e2348a7d075db40ace1902a407fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MODEM)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11596">11596</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7508e2348a7d075db40ace1902a407fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MODEM)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11605">11605</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7508e2348a7d075db40ace1902a407fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;MODEM)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13010">13010</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cb53756bda6ba3cb137ecf5ac5f13ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11598">11598</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cb53756bda6ba3cb137ecf5ac5f13ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11607">11607</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cb53756bda6ba3cb137ecf5ac5f13ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;PFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13012">13012</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45b1614543eafe052567800963874056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11604">11604</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45b1614543eafe052567800963874056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11613">11613</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45b1614543eafe052567800963874056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13018">13018</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3835d8ca2bff395228fd298041588e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11603">11603</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3835d8ca2bff395228fd298041588e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11612">11612</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3835d8ca2bff395228fd298041588e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;RWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13017">13017</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae94e819cfe08eebd802bc5d3c2bd4c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;S1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11587">11587</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae94e819cfe08eebd802bc5d3c2bd4c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;S1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11596">11596</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae94e819cfe08eebd802bc5d3c2bd4c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;S1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13001">13001</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02efefc75cacb156375e2bff39a1f497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;S2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11588">11588</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02efefc75cacb156375e2bff39a1f497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;S2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11597">11597</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02efefc75cacb156375e2bff39a1f497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_S2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;S2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13002">13002</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cb39496b0199428a152fa8a68ec6a56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11600">11600</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cb39496b0199428a152fa8a68ec6a56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11609">11609</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cb39496b0199428a152fa8a68ec6a56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;SFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13014">13014</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c989ec09106d40a7499376ee50043cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11602">11602</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c989ec09106d40a7499376ee50043cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11611">11611</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c989ec09106d40a7499376ee50043cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TCFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13016">13016</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38ae78c4420364593b1df3ab6f788a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TL7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TL7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11613">11613</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38ae78c4420364593b1df3ab6f788a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TL7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TL7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11622">11622</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38ae78c4420364593b1df3ab6f788a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TL7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TL7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13027">13027</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6204d5850da243402d242d414cdb66f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11601">11601</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6204d5850da243402d242d414cdb66f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11610">11610</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6204d5850da243402d242d414cdb66f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TWFIFO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;TWFIFO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13015">13015</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1e0b56a76d8a2c4ca3779df8ffbf777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WF7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WF7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11611">11611</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1e0b56a76d8a2c4ca3779df8ffbf777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WF7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WF7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11620">11620</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1e0b56a76d8a2c4ca3779df8ffbf777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WF7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WF7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13025">13025</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7886bbd2d26e698f9c3e2037c2f9668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WN7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WN7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11610">11610</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7886bbd2d26e698f9c3e2037c2f9668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WN7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WN7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11619">11619</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7886bbd2d26e698f9c3e2037c2f9668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WN7816_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WN7816)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13024">13024</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae15cd9484cdbcf68a1ca6a3970c22aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816_T_TYPE0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11608">11608</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae15cd9484cdbcf68a1ca6a3970c22aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816_T_TYPE0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11617">11617</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae15cd9484cdbcf68a1ca6a3970c22aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816_T_TYPE0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13022">13022</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf125f8e0b4618c70042e9007e77775de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816_T_TYPE1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11609">11609</a> of file <a class="el" href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf125f8e0b4618c70042e9007e77775de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816_T_TYPE1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html#l11618">11618</a> of file <a class="el" href="bsp_2boards_2k20_2cpu_2headers_2_m_k20_d7_8h_source.html">MK20D7.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf125f8e0b4618c70042e9007e77775de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WP7816_T_TYPE1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;((base)-&gt;WP7816_T_TYPE1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_m_k20_d_z10_8h_source.html#l13023">13023</a> of file <a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:19 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
