$date
	Tue Jul 29 14:37:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module readrf_vals $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z"
z!
$end
