$comment
	File created using the following command:
		vcd file mem1.msim.vcd -direction
$end
$date
	Wed Aug 20 17:30:12 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mem1_vlg_vec_tst $end
$var reg 5 ! address [4:0] $end
$var reg 1 " clock $end
$var reg 8 # data [7:0] $end
$var reg 1 $ wren $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 q[0]~output_o $end
$var wire 1 5 q[1]~output_o $end
$var wire 1 6 q[2]~output_o $end
$var wire 1 7 q[3]~output_o $end
$var wire 1 8 q[4]~output_o $end
$var wire 1 9 q[5]~output_o $end
$var wire 1 : q[6]~output_o $end
$var wire 1 ; q[7]~output_o $end
$var wire 1 < wren~input_o $end
$var wire 1 = clock~input_o $end
$var wire 1 > clock~inputclkctrl_outclk $end
$var wire 1 ? data[0]~input_o $end
$var wire 1 @ address[0]~input_o $end
$var wire 1 A address[1]~input_o $end
$var wire 1 B address[2]~input_o $end
$var wire 1 C address[3]~input_o $end
$var wire 1 D address[4]~input_o $end
$var wire 1 E data[1]~input_o $end
$var wire 1 F data[2]~input_o $end
$var wire 1 G data[3]~input_o $end
$var wire 1 H data[4]~input_o $end
$var wire 1 I data[5]~input_o $end
$var wire 1 J data[6]~input_o $end
$var wire 1 K data[7]~input_o $end
$var wire 1 L altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 M altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 N altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 O altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 P altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 Q altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 R altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 S altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 T altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 U altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 V altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 W altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 X altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 Y altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 Z altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 [ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 \ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 ] altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 ^ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 _ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 ` altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 a altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 b altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 c altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 d altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 e altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0S
0R
0Q
0P
0O
0N
0M
0L
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
$end
#25000
1"
1=
1>
0-
#25001
1e
1S
14
1,
#50000
b1 !
0"
1@
0=
0>
1-
#75000
1"
1=
1>
0-
#75001
0e
1d
0S
1R
04
15
0,
1+
#100000
b11 !
b10 !
0"
0@
1A
0=
0>
1-
#125000
1"
1=
1>
0-
#125001
0d
1c
0R
1Q
05
16
0+
1*
#150000
b11 !
0"
1@
0=
0>
1-
#175000
1"
1=
1>
0-
#175001
0c
1b
0Q
1P
06
17
0*
1)
#200000
b111 !
b101 !
b100 !
0"
0@
0A
1B
0=
0>
1-
#225000
1"
1=
1>
0-
#225001
0b
1a
0P
1O
07
18
0)
1(
#250000
b101 !
0"
1@
0=
0>
1-
#275000
1"
1=
1>
0-
#275001
0a
1`
0O
1N
08
19
0(
1'
#300000
b111 !
b110 !
0"
0@
1A
0=
0>
1-
#325000
1"
1=
1>
0-
#325001
0`
1_
0N
1M
09
1:
0'
1&
#350000
b111 !
0"
1@
0=
0>
1-
#375000
1"
1=
1>
0-
#375001
0_
1^
0M
1L
0:
1;
0&
1%
#400000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0@
0A
0B
1C
0=
0>
1-
#425000
1"
1=
1>
0-
#425001
1_
0^
1M
0L
1:
0;
1&
0%
#450000
b1001 !
0"
1@
0=
0>
1-
#475000
1"
1=
1>
0-
#475001
1`
0_
1N
0M
19
0:
1'
0&
#500000
b1011 !
b1010 !
0"
0@
1A
0=
0>
1-
#525000
1"
1=
1>
0-
#525001
1a
0`
1O
0N
18
09
1(
0'
#550000
b10 !
b0 !
0"
0A
0C
0=
0>
1-
#575000
1"
1=
1>
0-
#575001
1e
0a
1S
0O
14
08
1,
0(
#600000
0"
0=
0>
1-
#625000
1"
1=
1>
0-
#650000
0"
0=
0>
1-
#675000
1"
1=
1>
0-
#700000
0"
0=
0>
1-
#725000
1"
1=
1>
0-
#750000
0"
0=
0>
1-
#775000
1"
1=
1>
0-
#800000
0"
0=
0>
1-
#825000
1"
1=
1>
0-
#850000
0"
0=
0>
1-
#875000
1"
1=
1>
0-
#900000
0"
0=
0>
1-
#925000
1"
1=
1>
0-
#950000
0"
0=
0>
1-
#975000
1"
1=
1>
0-
#1000000
