Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jun 02 23:52:39 2024
| Host         : LAPTOP-KN9N3SBV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------+------------------+------------------+----------------+
|        Clock Signal        |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------+------------------+------------------+----------------+
|  CU/DBSTOP/T               |                          |                  |                1 |              1 |
|  CLK_IBUF_BUFG             | CU/DBEN/eqOp             |                  |                2 |              3 |
|  EU/CU/CS10/COUNT_reg[0]_0 | CU/DBMIN/E[0]            | EU/CU/CM10/AR[0] |                1 |              4 |
|  EU/CU/CM01/CLK            | CU/DBMIN/E[0]            | EU/CU/CM10/AR[0] |                1 |              4 |
|  CU/DBSEC/CLK              | CU/DBSEC/COUNT_reg[3][0] | EU/CU/CM10/AR[0] |                1 |              4 |
|  EU/CU/CS01/CLK            | CU/DBSEC/COUNT_reg[3][0] | EU/CU/CM10/AR[0] |                1 |              4 |
|  EU/CU/CM01/E[0]           |                          |                  |                2 |              7 |
|  CLK_IBUF_BUFG             |                          | EU/FD1/clear     |                7 |             26 |
|  CLK_IBUF_BUFG             |                          |                  |               15 |             43 |
+----------------------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     4 |
| 7      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


