<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>avProjDoxygen: CMSIS_Device</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">avProjDoxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">CMSIS_Device</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__stm32f303xe"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f303xe.html">Stm32f303xe</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d6c604e365c7d9d7601bf4ef373498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a></td></tr>
<tr class="separator:gaf9d6c604e365c7d9d7601bf4ef373498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a></td></tr>
<tr class="separator:ga6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8634248df172cd37d156a9d4df976a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga8634248df172cd37d156a9d4df976a74">TR1</a></td></tr>
<tr class="separator:ga8634248df172cd37d156a9d4df976a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9c5387e26932298f220236bd69dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga29b9c5387e26932298f220236bd69dee">TR2</a></td></tr>
<tr class="separator:ga29b9c5387e26932298f220236bd69dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a></td></tr>
<tr class="separator:gaf3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3302e1bcfdfbbfeb58779d0761fb377c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a></td></tr>
<tr class="separator:ga3302e1bcfdfbbfeb58779d0761fb377c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab440b0ad8631f5666dd32768a89cf60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaab440b0ad8631f5666dd32768a89cf60">SQR2</a></td></tr>
<tr class="separator:gaab440b0ad8631f5666dd32768a89cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e40d9928fa25a5628d6442f0aa6c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a></td></tr>
<tr class="separator:ga97e40d9928fa25a5628d6442f0aa6c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e53a6a23b0060a05a4a0f606bba7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga95e53a6a23b0060a05a4a0f606bba7e9">SQR4</a></td></tr>
<tr class="separator:ga95e53a6a23b0060a05a4a0f606bba7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:gac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e0cc079831adcc051df456737d3ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a></td></tr>
<tr class="separator:ga75e0cc079831adcc051df456737d3ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d484226152db4b8f28b4ef77cbbd0f4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4d484226152db4b8f28b4ef77cbbd0f4">RESERVED5</a> [4]</td></tr>
<tr class="separator:ga4d484226152db4b8f28b4ef77cbbd0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4686388b1cd45bca2ef737f1d614a8e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a></td></tr>
<tr class="separator:ga4686388b1cd45bca2ef737f1d614a8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0eef00d32be4b39e71068425dbdcb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7e0eef00d32be4b39e71068425dbdcb1">OFR2</a></td></tr>
<tr class="separator:ga7e0eef00d32be4b39e71068425dbdcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d997b210433aa8f57b2405cf895d2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga66d997b210433aa8f57b2405cf895d2d">OFR3</a></td></tr>
<tr class="separator:ga66d997b210433aa8f57b2405cf895d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe206e635f30b7b29f9e538b12247149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafe206e635f30b7b29f9e538b12247149">OFR4</a></td></tr>
<tr class="separator:gafe206e635f30b7b29f9e538b12247149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946d42f434b750bab9f7bfafbc4babba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga946d42f434b750bab9f7bfafbc4babba">RESERVED6</a> [4]</td></tr>
<tr class="separator:ga946d42f434b750bab9f7bfafbc4babba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22fa21352be442bd02f9c26a1013d598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a></td></tr>
<tr class="separator:ga22fa21352be442bd02f9c26a1013d598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9156af81694b7a85923348be45a2167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae9156af81694b7a85923348be45a2167">JDR2</a></td></tr>
<tr class="separator:gae9156af81694b7a85923348be45a2167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a54028253a75a470fccf841178cba46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3a54028253a75a470fccf841178cba46">JDR3</a></td></tr>
<tr class="separator:ga3a54028253a75a470fccf841178cba46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a></td></tr>
<tr class="separator:ga9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf11fc3565e7f65a77fa44853f90c51"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4bf11fc3565e7f65a77fa44853f90c51">RESERVED7</a> [4]</td></tr>
<tr class="separator:ga4bf11fc3565e7f65a77fa44853f90c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee443a628cc2914005393b723b836c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaee443a628cc2914005393b723b836c2a">AWD2CR</a></td></tr>
<tr class="separator:gaee443a628cc2914005393b723b836c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06ef5ee40897c98320733b78b837768"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab06ef5ee40897c98320733b78b837768">AWD3CR</a></td></tr>
<tr class="separator:gab06ef5ee40897c98320733b78b837768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9aea66fa3452ae47d2b938898b1c094"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf9aea66fa3452ae47d2b938898b1c094">RESERVED8</a></td></tr>
<tr class="separator:gaf9aea66fa3452ae47d2b938898b1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae818864200b315ff24e20004da2e649b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae818864200b315ff24e20004da2e649b">DIFSEL</a></td></tr>
<tr class="separator:gae818864200b315ff24e20004da2e649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52af14ef01c38de4adde4332a217421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab52af14ef01c38de4adde4332a217421">CALFACT</a></td></tr>
<tr class="separator:gab52af14ef01c38de4adde4332a217421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5030971ec1bfd3101f83f546493c83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0e5030971ec1bfd3101f83f546493c83">RESERVED</a></td></tr>
<tr class="separator:ga0e5030971ec1bfd3101f83f546493c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760f86a1a18dffffda54fc15a977979f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga760f86a1a18dffffda54fc15a977979f">CDR</a></td></tr>
<tr class="separator:ga760f86a1a18dffffda54fc15a977979f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6921aa1c578a7d17c6e0eb33a73b6630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6921aa1c578a7d17c6e0eb33a73b6630">TIR</a></td></tr>
<tr class="separator:ga6921aa1c578a7d17c6e0eb33a73b6630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed87bed042dd9523ce086119a3bab0ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaed87bed042dd9523ce086119a3bab0ea">TDTR</a></td></tr>
<tr class="separator:gaed87bed042dd9523ce086119a3bab0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded1359e1a32512910bff534d57ade68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaded1359e1a32512910bff534d57ade68">TDLR</a></td></tr>
<tr class="separator:gaded1359e1a32512910bff534d57ade68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f7c1cf22683459c632d6040366eddf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga90f7c1cf22683459c632d6040366eddf">TDHR</a></td></tr>
<tr class="separator:ga90f7c1cf22683459c632d6040366eddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acc8eb90b17bef5b9e03c7ddaacfb0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0acc8eb90b17bef5b9e03c7ddaacfb0b">RIR</a></td></tr>
<tr class="separator:ga0acc8eb90b17bef5b9e03c7ddaacfb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9563d8a88d0db403b8357331bea83a2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9563d8a88d0db403b8357331bea83a2e">RDTR</a></td></tr>
<tr class="separator:ga9563d8a88d0db403b8357331bea83a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c569688eedd49219cd505b9c22121b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae1c569688eedd49219cd505b9c22121b">RDLR</a></td></tr>
<tr class="separator:gae1c569688eedd49219cd505b9c22121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11f42ba9d3bc5cd4a4f5ea0214608e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7f11f42ba9d3bc5cd4a4f5ea0214608e">RDHR</a></td></tr>
<tr class="separator:ga7f11f42ba9d3bc5cd4a4f5ea0214608e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92036953ac673803fe001d843fea508b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga92036953ac673803fe001d843fea508b">FR1</a></td></tr>
<tr class="separator:ga92036953ac673803fe001d843fea508b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d80b45b7574463d7030fc8a464582"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7f7d80b45b7574463d7030fc8a464582">FR2</a></td></tr>
<tr class="separator:ga7f7d80b45b7574463d7030fc8a464582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd4c1b5466be103fb2bb2a225b1d3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gacdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a></td></tr>
<tr class="separator:gacdd4c1b5466be103fb2bb2a225b1d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3001757a0cd493785f1f3337dd0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga87e3001757a0cd493785f1f3337dd0e8">TSR</a></td></tr>
<tr class="separator:ga87e3001757a0cd493785f1f3337dd0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf4141cee239380d0ad4634ee21dbf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaccf4141cee239380d0ad4634ee21dbf6">RF0R</a></td></tr>
<tr class="separator:gaccf4141cee239380d0ad4634ee21dbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b589bb589df4f39e549dca4d5abb08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga02b589bb589df4f39e549dca4d5abb08">RF1R</a></td></tr>
<tr class="separator:ga02b589bb589df4f39e549dca4d5abb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b39f943954e0e7d177b511d9074a0b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2b39f943954e0e7d177b511d9074a0b7">ESR</a></td></tr>
<tr class="separator:ga2b39f943954e0e7d177b511d9074a0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</a></td></tr>
<tr class="separator:ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563d641ef16f769a56b9683fff35c517"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga563d641ef16f769a56b9683fff35c517">RESERVED0</a> [88]</td></tr>
<tr class="separator:ga563d641ef16f769a56b9683fff35c517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bdf5d33749953f3c815e6c8dc84ec0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf9bdf5d33749953f3c815e6c8dc84ec0">sTxMailBox</a> [3]</td></tr>
<tr class="separator:gaf9bdf5d33749953f3c815e6c8dc84ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdef128e1ffe70acd7033674f7980967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdef128e1ffe70acd7033674f7980967">sFIFOMailBox</a> [2]</td></tr>
<tr class="separator:gafdef128e1ffe70acd7033674f7980967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee475e36c3753cb1b0e4a09e1e714c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3eee475e36c3753cb1b0e4a09e1e714c">RESERVED1</a> [12]</td></tr>
<tr class="separator:ga3eee475e36c3753cb1b0e4a09e1e714c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb734df34f6520a7204c4c70634ebba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga1cb734df34f6520a7204c4c70634ebba">FMR</a></td></tr>
<tr class="separator:ga1cb734df34f6520a7204c4c70634ebba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6f4cf1f16aaa6d17ec6c410db76acf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaaa6f4cf1f16aaa6d17ec6c410db76acf">FM1R</a></td></tr>
<tr class="separator:gaaa6f4cf1f16aaa6d17ec6c410db76acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0256ae42106ee7f87fc7e5bdb779d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaae0256ae42106ee7f87fc7e5bdb779d4">FS1R</a></td></tr>
<tr class="separator:gaae0256ae42106ee7f87fc7e5bdb779d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1405e594e39e5b34f9499f680157a25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf1405e594e39e5b34f9499f680157a25">FFA1R</a></td></tr>
<tr class="separator:gaf1405e594e39e5b34f9499f680157a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:gac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf76271f4ab0b3deb3ceb6e2ac0d62d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaaf76271f4ab0b3deb3ceb6e2ac0d62d0">FA1R</a></td></tr>
<tr class="separator:gaaf76271f4ab0b3deb3ceb6e2ac0d62d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2cc1bcf210515d6f5a416d3f17313c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad2cc1bcf210515d6f5a416d3f17313c5">RESERVED5</a> [8]</td></tr>
<tr class="separator:gad2cc1bcf210515d6f5a416d3f17313c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef658b2e9c6484d0c0f6202d627277fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaef658b2e9c6484d0c0f6202d627277fd">sFilterRegister</a> [28]</td></tr>
<tr class="separator:gaef658b2e9c6484d0c0f6202d627277fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601d7b0ba761c987db359b2d7173b7e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga601d7b0ba761c987db359b2d7173b7e0">IDR</a></td></tr>
<tr class="separator:ga601d7b0ba761c987db359b2d7173b7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d2bd5481ee985778c410a7e5826b71"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a></td></tr>
<tr class="separator:gaa7d2bd5481ee985778c410a7e5826b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8249a3955aace28d92109b391311eb30"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a></td></tr>
<tr class="separator:ga8249a3955aace28d92109b391311eb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29f59e3e9149946df6717c205eaac7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf29f59e3e9149946df6717c205eaac7c">INIT</a></td></tr>
<tr class="separator:gaf29f59e3e9149946df6717c205eaac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9037a11797290aef4ac48048c07e2e89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9037a11797290aef4ac48048c07e2e89">POL</a></td></tr>
<tr class="separator:ga9037a11797290aef4ac48048c07e2e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896bbb7153af0b67ad772360feaceeb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a></td></tr>
<tr class="separator:ga896bbb7153af0b67ad772360feaceeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bb55b037b800a25852736afdd7a258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac2bb55b037b800a25852736afdd7a258">DHR12R1</a></td></tr>
<tr class="separator:gac2bb55b037b800a25852736afdd7a258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9028b8bcb5118b7073165fb50fcd559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a></td></tr>
<tr class="separator:gae9028b8bcb5118b7073165fb50fcd559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a200e12acad17a5c7d2059159ea7e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a></td></tr>
<tr class="separator:gad0a200e12acad17a5c7d2059159ea7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804c7e15dbb587c7ea25511f6a7809f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a></td></tr>
<tr class="separator:ga804c7e15dbb587c7ea25511f6a7809f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e45f9c9d67e384187b25334ba0a3e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a></td></tr>
<tr class="separator:ga2e45f9c9d67e384187b25334ba0a3e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c435f0e34ace4421241cd5c3ae87fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a></td></tr>
<tr class="separator:ga4c435f0e34ace4421241cd5c3ae87fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1590b77e57f17e75193da259da72095e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga1590b77e57f17e75193da259da72095e">DHR12RD</a></td></tr>
<tr class="separator:ga1590b77e57f17e75193da259da72095e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc269320aff0a6482730224a4b641a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gacc269320aff0a6482730224a4b641a59">DHR12LD</a></td></tr>
<tr class="separator:gacc269320aff0a6482730224a4b641a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590269cba8412f1be96b0ddb846ef44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9590269cba8412f1be96b0ddb846ef44">DHR8RD</a></td></tr>
<tr class="separator:ga9590269cba8412f1be96b0ddb846ef44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa710505be03a41981c35bacc7ce20746"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa710505be03a41981c35bacc7ce20746">DOR1</a></td></tr>
<tr class="separator:gaa710505be03a41981c35bacc7ce20746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9fb810b0cf6cbc1280c5c63be2418b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a></td></tr>
<tr class="separator:gaba9fb810b0cf6cbc1280c5c63be2418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24df28d0e440321b21f6f07b3bb93dea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga24df28d0e440321b21f6f07b3bb93dea">IDCODE</a></td></tr>
<tr class="separator:ga24df28d0e440321b21f6f07b3bb93dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaefc557573ae7bdc632ef6b6d574b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a></td></tr>
<tr class="separator:ga5eaefc557573ae7bdc632ef6b6d574b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4628a8c32f97ef93b15b2b503ef90c75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a></td></tr>
<tr class="separator:ga4628a8c32f97ef93b15b2b503ef90c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae019365e4288337da20775971c1a123"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaae019365e4288337da20775971c1a123">CNDTR</a></td></tr>
<tr class="separator:gaae019365e4288337da20775971c1a123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07aacf332c9bf310ff5be02140f892e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga07aacf332c9bf310ff5be02140f892e1">CPAR</a></td></tr>
<tr class="separator:ga07aacf332c9bf310ff5be02140f892e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51edd49cb9294ebe2db18fb5cf399dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a></td></tr>
<tr class="separator:gab51edd49cb9294ebe2db18fb5cf399dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a></td></tr>
<tr class="separator:gac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae845b86e973b4bf8a33c447c261633f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae845b86e973b4bf8a33c447c261633f6">IMR</a></td></tr>
<tr class="separator:gae845b86e973b4bf8a33c447c261633f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6034c7458d8e6030f6dacecf0f1a3a89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6034c7458d8e6030f6dacecf0f1a3a89">EMR</a></td></tr>
<tr class="separator:ga6034c7458d8e6030f6dacecf0f1a3a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d952a17455687d6e9053730d028fa1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0d952a17455687d6e9053730d028fa1d">RTSR</a></td></tr>
<tr class="separator:ga0d952a17455687d6e9053730d028fa1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f7c828c46ae6f6bc9f66f11720bbe6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a></td></tr>
<tr class="separator:gaa0f7c828c46ae6f6bc9f66f11720bbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eae93b6cc13d4d25e12f2224e2369c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a></td></tr>
<tr class="separator:ga9eae93b6cc13d4d25e12f2224e2369c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d25514079514d38c104402f46470af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf8d25514079514d38c104402f46470af">PR</a></td></tr>
<tr class="separator:gaf8d25514079514d38c104402f46470af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148580ac6bf32f046fd0d6d7af90756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6148580ac6bf32f046fd0d6d7af90756">IMR2</a></td></tr>
<tr class="separator:ga6148580ac6bf32f046fd0d6d7af90756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230867a7be42661d545fcb8c6667490d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga230867a7be42661d545fcb8c6667490d">EMR2</a></td></tr>
<tr class="separator:ga230867a7be42661d545fcb8c6667490d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bacdf23d9c3a8692d99cc2930c1ed1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga07bacdf23d9c3a8692d99cc2930c1ed1">RTSR2</a></td></tr>
<tr class="separator:ga07bacdf23d9c3a8692d99cc2930c1ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f69f8f69bc737360b01b0e066643592"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5f69f8f69bc737360b01b0e066643592">FTSR2</a></td></tr>
<tr class="separator:ga5f69f8f69bc737360b01b0e066643592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e17561a663731942ae2a24ccfeda992"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0e17561a663731942ae2a24ccfeda992">SWIER2</a></td></tr>
<tr class="separator:ga0e17561a663731942ae2a24ccfeda992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9403cd8cce41e2f668bb31b5821efa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafa9403cd8cce41e2f668bb31b5821efa">PR2</a></td></tr>
<tr class="separator:gafa9403cd8cce41e2f668bb31b5821efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb55206b29a8c16354747c556ab8bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9cb55206b29a8c16354747c556ab8bea">ACR</a></td></tr>
<tr class="separator:ga9cb55206b29a8c16354747c556ab8bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c491be6c66b1d5b6a2efd0740b3d0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a></td></tr>
<tr class="separator:ga84c491be6c66b1d5b6a2efd0740b3d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4900646681dfe1ca43133d376c4423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafc4900646681dfe1ca43133d376c4423">OPTKEYR</a></td></tr>
<tr class="separator:gafc4900646681dfe1ca43133d376c4423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac50357d1ebac2949d27bfc4855e6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2ac50357d1ebac2949d27bfc4855e6a4">AR</a></td></tr>
<tr class="separator:ga2ac50357d1ebac2949d27bfc4855e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5030971ec1bfd3101f83f546493c83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0e5030971ec1bfd3101f83f546493c83">RESERVED</a></td></tr>
<tr class="separator:ga0e5030971ec1bfd3101f83f546493c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadec05237ee04c5a913c7ca9cd944f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaadec05237ee04c5a913c7ca9cd944f38">OBR</a></td></tr>
<tr class="separator:gaadec05237ee04c5a913c7ca9cd944f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc0e514c0860e3c153a6cfa72bdf1c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9bc0e514c0860e3c153a6cfa72bdf1c3">WRPR</a></td></tr>
<tr class="separator:ga9bc0e514c0860e3c153a6cfa72bdf1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f08fda3308bcc19ca81237248e5f6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga83f08fda3308bcc19ca81237248e5f6a">BTCR</a> [8]</td></tr>
<tr class="separator:ga83f08fda3308bcc19ca81237248e5f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1738f521b04c8dee773436ae6ac4a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga1d1738f521b04c8dee773436ae6ac4a1">BWTR</a> [7]</td></tr>
<tr class="separator:ga1d1738f521b04c8dee773436ae6ac4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cb1d704ee64c62ad5be55522a2683a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0cb1d704ee64c62ad5be55522a2683a">PCR2</a></td></tr>
<tr class="separator:gab0cb1d704ee64c62ad5be55522a2683a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89623ee198737b29dc0a803310605a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga89623ee198737b29dc0a803310605a83">SR2</a></td></tr>
<tr class="separator:ga89623ee198737b29dc0a803310605a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5a7a96de68a6612affa6df8c309c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2e5a7a96de68a6612affa6df8c309c3d">PMEM2</a></td></tr>
<tr class="separator:ga2e5a7a96de68a6612affa6df8c309c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1bc909ec5ed32df45444488ea6668b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9c1bc909ec5ed32df45444488ea6668b">PATT2</a></td></tr>
<tr class="separator:ga9c1bc909ec5ed32df45444488ea6668b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a47a1664adc7a3db3fa3e83fe883b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</a></td></tr>
<tr class="separator:ga05a47a1664adc7a3db3fa3e83fe883b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73861fa74b83973fa1b5f92735c042ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga73861fa74b83973fa1b5f92735c042ef">PCR3</a></td></tr>
<tr class="separator:ga73861fa74b83973fa1b5f92735c042ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30c34f7c606cb9416a413ec5fa36491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf30c34f7c606cb9416a413ec5fa36491">SR3</a></td></tr>
<tr class="separator:gaf30c34f7c606cb9416a413ec5fa36491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8981e4f06cfb3db7d9959242052f80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaba8981e4f06cfb3db7d9959242052f80">PMEM3</a></td></tr>
<tr class="separator:gaba8981e4f06cfb3db7d9959242052f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba03fea9c1bb2242d963e29f1b94d25e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaba03fea9c1bb2242d963e29f1b94d25e">PATT3</a></td></tr>
<tr class="separator:gaba03fea9c1bb2242d963e29f1b94d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6062be7dc144c07e01c303cb49d69ce2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6062be7dc144c07e01c303cb49d69ce2">ECCR3</a></td></tr>
<tr class="separator:ga6062be7dc144c07e01c303cb49d69ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f02e7acfbd7e549ede84633215eb6a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2f02e7acfbd7e549ede84633215eb6a1">PCR4</a></td></tr>
<tr class="separator:ga2f02e7acfbd7e549ede84633215eb6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8218d6e11dae5d4468c69303dec0b4fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga8218d6e11dae5d4468c69303dec0b4fc">SR4</a></td></tr>
<tr class="separator:ga8218d6e11dae5d4468c69303dec0b4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f82cc749845fb0dd7dfa8121d96b663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3f82cc749845fb0dd7dfa8121d96b663">PMEM4</a></td></tr>
<tr class="separator:ga3f82cc749845fb0dd7dfa8121d96b663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955cad1aab7fb2d5b6e216cb29b5e7e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga955cad1aab7fb2d5b6e216cb29b5e7e2">PATT4</a></td></tr>
<tr class="separator:ga955cad1aab7fb2d5b6e216cb29b5e7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53cd7a08093a4ae8f4de4bcff67a64f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac53cd7a08093a4ae8f4de4bcff67a64f">PIO4</a></td></tr>
<tr class="separator:gac53cd7a08093a4ae8f4de4bcff67a64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae708f301b866ad2a81ed39efba639aab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae708f301b866ad2a81ed39efba639aab">RDP</a></td></tr>
<tr class="separator:gae708f301b866ad2a81ed39efba639aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67442d4e459bba2c40fa62914d78ec1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga67442d4e459bba2c40fa62914d78ec1e">USER</a></td></tr>
<tr class="separator:ga67442d4e459bba2c40fa62914d78ec1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b31b1239a451ee8f397289265bdf6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga76b31b1239a451ee8f397289265bdf6b">Data0</a></td></tr>
<tr class="separator:ga76b31b1239a451ee8f397289265bdf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa081efb0cb15b6ffd486d23a89144142"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa081efb0cb15b6ffd486d23a89144142">Data1</a></td></tr>
<tr class="separator:gaa081efb0cb15b6ffd486d23a89144142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c7a196f0eef88b3038383c4f7d903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad43c7a196f0eef88b3038383c4f7d903">WRP0</a></td></tr>
<tr class="separator:gad43c7a196f0eef88b3038383c4f7d903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e091dcb644dbb5d4a2c7aca7d4fe88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac4e091dcb644dbb5d4a2c7aca7d4fe88">WRP1</a></td></tr>
<tr class="separator:gac4e091dcb644dbb5d4a2c7aca7d4fe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05486d021c6761bf5a04f410a1c24e06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga05486d021c6761bf5a04f410a1c24e06">WRP2</a></td></tr>
<tr class="separator:ga05486d021c6761bf5a04f410a1c24e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9c1634a4c6027e12345f25d9d15b4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7d9c1634a4c6027e12345f25d9d15b4d">WRP3</a></td></tr>
<tr class="separator:ga7d9c1634a4c6027e12345f25d9d15b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b671a94c63a612f81e0e9de8152d01c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2b671a94c63a612f81e0e9de8152d01c">MODER</a></td></tr>
<tr class="separator:ga2b671a94c63a612f81e0e9de8152d01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9543592bda60cb5261075594bdeedac9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9543592bda60cb5261075594bdeedac9">OTYPER</a></td></tr>
<tr class="separator:ga9543592bda60cb5261075594bdeedac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328d16cc6213783ede54e4059ffd50a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a></td></tr>
<tr class="separator:ga328d16cc6213783ede54e4059ffd50a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeed38529bd7b8de082e490e5d4f1727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gabeed38529bd7b8de082e490e5d4f1727">PUPDR</a></td></tr>
<tr class="separator:gabeed38529bd7b8de082e490e5d4f1727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328d2fe9ef1d513c3a97d30f98f0047c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga328d2fe9ef1d513c3a97d30f98f0047c">IDR</a></td></tr>
<tr class="separator:ga328d2fe9ef1d513c3a97d30f98f0047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff7fffd2b5a718715a130006590c75c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gabff7fffd2b5a718715a130006590c75c">ODR</a></td></tr>
<tr class="separator:gabff7fffd2b5a718715a130006590c75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25dd6b9e3d55e17589195b461c5ec80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac25dd6b9e3d55e17589195b461c5ec80">BSRR</a></td></tr>
<tr class="separator:gac25dd6b9e3d55e17589195b461c5ec80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2612a0f4b3fbdbb6293f6dc70105e190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a></td></tr>
<tr class="separator:ga2612a0f4b3fbdbb6293f6dc70105e190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7100354be30ab2f2248e2c3e94ace993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7100354be30ab2f2248e2c3e94ace993">AFR</a> [2]</td></tr>
<tr class="separator:ga7100354be30ab2f2248e2c3e94ace993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092e59d908b2ca112e31047e942340cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga092e59d908b2ca112e31047e942340cb">BRR</a></td></tr>
<tr class="separator:ga092e59d908b2ca112e31047e942340cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab903dcfa91c96beb2e36562eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a></td></tr>
<tr class="separator:ga7a12ab903dcfa91c96beb2e36562eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18ed332be387d38ef90cccdfd3f78fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf18ed332be387d38ef90cccdfd3f78fc">EXTICR</a> [4]</td></tr>
<tr class="separator:gaf18ed332be387d38ef90cccdfd3f78fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08951d2511e8867d6f97c25bde8848b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab08951d2511e8867d6f97c25bde8848b">RESERVED0</a></td></tr>
<tr class="separator:gab08951d2511e8867d6f97c25bde8848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef165756193844225b702fa0db10196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4ef165756193844225b702fa0db10196">RESERVED1</a></td></tr>
<tr class="separator:ga4ef165756193844225b702fa0db10196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01f74049d54369c31f8d545194d87a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad01f74049d54369c31f8d545194d87a3">RESERVED2</a></td></tr>
<tr class="separator:gad01f74049d54369c31f8d545194d87a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9346ae7b3c11c89c5953bedf65dcf19e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9346ae7b3c11c89c5953bedf65dcf19e">RESERVED4</a></td></tr>
<tr class="separator:ga9346ae7b3c11c89c5953bedf65dcf19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e6598d0d060052b481aef7079a814a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3e6598d0d060052b481aef7079a814a">RESERVED5</a></td></tr>
<tr class="separator:gab3e6598d0d060052b481aef7079a814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a881909ff777bbcbec0d5c3be80422a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5a881909ff777bbcbec0d5c3be80422a">RESERVED6</a></td></tr>
<tr class="separator:ga5a881909ff777bbcbec0d5c3be80422a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313090671a4d12d573db4e81d48e8b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga313090671a4d12d573db4e81d48e8b69">RESERVED7</a></td></tr>
<tr class="separator:ga313090671a4d12d573db4e81d48e8b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e60bc2eefc18398fb2459d1b44453e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2e60bc2eefc18398fb2459d1b44453e5">RESERVED8</a></td></tr>
<tr class="separator:ga2e60bc2eefc18398fb2459d1b44453e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3879dc8ccdeed89bc8801b4ad78952e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad3879dc8ccdeed89bc8801b4ad78952e">RESERVED9</a></td></tr>
<tr class="separator:gad3879dc8ccdeed89bc8801b4ad78952e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27d681ae55adb5416135a3af970951f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad27d681ae55adb5416135a3af970951f">RESERVED10</a></td></tr>
<tr class="separator:gad27d681ae55adb5416135a3af970951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac700d1c09e7ebce48235c2286568ee8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac700d1c09e7ebce48235c2286568ee8c">RESERVED11</a></td></tr>
<tr class="separator:gac700d1c09e7ebce48235c2286568ee8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11690c82016f61f92e38ec0a88c163bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga11690c82016f61f92e38ec0a88c163bf">CFGR4</a></td></tr>
<tr class="separator:ga11690c82016f61f92e38ec0a88c163bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185d4c4bab494f7deafd72795e9bedcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga185d4c4bab494f7deafd72795e9bedcb">RESERVED12</a></td></tr>
<tr class="separator:ga185d4c4bab494f7deafd72795e9bedcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d884f2b858b46fcd8745e25fd026a6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3d884f2b858b46fcd8745e25fd026a6e">RESERVED13</a></td></tr>
<tr class="separator:ga3d884f2b858b46fcd8745e25fd026a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b4be0d626a00f26bc295b379b3bba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga08b4be0d626a00f26bc295b379b3bba6">OAR1</a></td></tr>
<tr class="separator:ga08b4be0d626a00f26bc295b379b3bba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c57ffed0351fa064038939a6c0bbf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab5c57ffed0351fa064038939a6c0bbf6">OAR2</a></td></tr>
<tr class="separator:gab5c57ffed0351fa064038939a6c0bbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5576a30ffbe0a0800ce7788610327677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5576a30ffbe0a0800ce7788610327677">TIMINGR</a></td></tr>
<tr class="separator:ga5576a30ffbe0a0800ce7788610327677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95187d83f061ebbddd8668d0db3fbaa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a></td></tr>
<tr class="separator:ga95187d83f061ebbddd8668d0db3fbaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf427631ab4515bb1f16bf5869682c18b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf427631ab4515bb1f16bf5869682c18b">PECR</a></td></tr>
<tr class="separator:gaf427631ab4515bb1f16bf5869682c18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f692354bde770f2a5e3e1b294ec064b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2f692354bde770f2a5e3e1b294ec064b">KR</a></td></tr>
<tr class="separator:ga2f692354bde770f2a5e3e1b294ec064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d25514079514d38c104402f46470af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf8d25514079514d38c104402f46470af">PR</a></td></tr>
<tr class="separator:gaf8d25514079514d38c104402f46470af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7015e1046dbd3ea8783b33dc11a69e52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7015e1046dbd3ea8783b33dc11a69e52">RLR</a></td></tr>
<tr class="separator:ga7015e1046dbd3ea8783b33dc11a69e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794a46a7a95dca7444f7a797a4f6aa2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga794a46a7a95dca7444f7a797a4f6aa2a">WINR</a></td></tr>
<tr class="separator:ga794a46a7a95dca7444f7a797a4f6aa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907d8154c80b7e385478943f90b17a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga907d8154c80b7e385478943f90b17a3b">CIR</a></td></tr>
<tr class="separator:ga907d8154c80b7e385478943f90b17a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c5389c9ff4ac188cd498b8f7170968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr class="separator:gab2c5389c9ff4ac188cd498b8f7170968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da5d372374bc59e9b9af750b01d6a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a></td></tr>
<tr class="separator:ga7da5d372374bc59e9b9af750b01d6a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf2b32fb3d8dad6bee74bf4cbe25020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gacdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a></td></tr>
<tr class="separator:gacdf2b32fb3d8dad6bee74bf4cbe25020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7bb47dddd2d94de124f74886d919be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gacc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr class="separator:gacc7bb47dddd2d94de124f74886d919be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88901e2eb35079b7b58a185e6bf554c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a></td></tr>
<tr class="separator:gac88901e2eb35079b7b58a185e6bf554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9a3ced775287c8585a6a61af4b40e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0b9a3ced775287c8585a6a61af4b40e9">BDCR</a></td></tr>
<tr class="separator:ga0b9a3ced775287c8585a6a61af4b40e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0067b334dc6480de6ebe57955248758f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0067b334dc6480de6ebe57955248758f">AHBRSTR</a></td></tr>
<tr class="separator:ga0067b334dc6480de6ebe57955248758f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a080bea2fd90b70e0e528b9b655cf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2a080bea2fd90b70e0e528b9b655cf6a">CFGR3</a></td></tr>
<tr class="separator:ga2a080bea2fd90b70e0e528b9b655cf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d179b7a36a715dce7203858d3be132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga63d179b7a36a715dce7203858d3be132">TR</a></td></tr>
<tr class="separator:ga63d179b7a36a715dce7203858d3be132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a></td></tr>
<tr class="separator:gac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b3c8be61045a304d3076d4714d29f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac5b3c8be61045a304d3076d4714d29f2">WUTR</a></td></tr>
<tr class="separator:gac5b3c8be61045a304d3076d4714d29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a></td></tr>
<tr class="separator:gac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e513deb9f58a138ad9f317cc5a3555d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a></td></tr>
<tr class="separator:ga4e513deb9f58a138ad9f317cc5a3555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204786b050eb135fabb15784698e86e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6204786b050eb135fabb15784698e86e">WPR</a></td></tr>
<tr class="separator:ga6204786b050eb135fabb15784698e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a868e5e76b52ced04c536be3dee08ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga8a868e5e76b52ced04c536be3dee08ec">SSR</a></td></tr>
<tr class="separator:ga8a868e5e76b52ced04c536be3dee08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2372c05a6c5508e0a9adada793f68b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a></td></tr>
<tr class="separator:ga2372c05a6c5508e0a9adada793f68b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042059c8b4168681d6aecf30211dd7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga042059c8b4168681d6aecf30211dd7b8">TSTR</a></td></tr>
<tr class="separator:ga042059c8b4168681d6aecf30211dd7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb6fb580a8fd128182aa9ba2738ac2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gabeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a></td></tr>
<tr class="separator:gabeb6fb580a8fd128182aa9ba2738ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6c2bc4c067d6a64ef30d16a5925796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a></td></tr>
<tr class="separator:ga1d6c2bc4c067d6a64ef30d16a5925796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7c3842792c506635bb87a21588b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2ce7c3842792c506635bb87a21588b58">CALR</a></td></tr>
<tr class="separator:ga2ce7c3842792c506635bb87a21588b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d03244a7fda1d94b51ae9ed144ca12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a></td></tr>
<tr class="separator:ga14d03244a7fda1d94b51ae9ed144ca12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61282fa74cede526af85fd9d20513646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga61282fa74cede526af85fd9d20513646">ALRMASSR</a></td></tr>
<tr class="separator:ga61282fa74cede526af85fd9d20513646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a></td></tr>
<tr class="separator:ga4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="separator:ga6be3d40baea405ecaf6b38462357dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4808ec597e5a5fefd8a83a9127dd1aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a></td></tr>
<tr class="separator:ga4808ec597e5a5fefd8a83a9127dd1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85290529fb82acef7c9fcea3718346c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf85290529fb82acef7c9fcea3718346c">BKP1R</a></td></tr>
<tr class="separator:gaf85290529fb82acef7c9fcea3718346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a></td></tr>
<tr class="separator:gaaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a></td></tr>
<tr class="separator:ga0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a></td></tr>
<tr class="separator:gab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a></td></tr>
<tr class="separator:gab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d854d2d7f0452f4c90035952b92d2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a></td></tr>
<tr class="separator:ga1d854d2d7f0452f4c90035952b92d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a></td></tr>
<tr class="separator:ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1085f6aae54b353c30871fe90c59851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac1085f6aae54b353c30871fe90c59851">BKP8R</a></td></tr>
<tr class="separator:gac1085f6aae54b353c30871fe90c59851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c33564df6eaf97400e0457dde9b14ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6c33564df6eaf97400e0457dde9b14ef">BKP9R</a></td></tr>
<tr class="separator:ga6c33564df6eaf97400e0457dde9b14ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade2881a3e408bfd106b27f78bbbcfc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a></td></tr>
<tr class="separator:gaade2881a3e408bfd106b27f78bbbcfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66d5e2d3459cff89794c47dbc8f7228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a></td></tr>
<tr class="separator:gac66d5e2d3459cff89794c47dbc8f7228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a></td></tr>
<tr class="separator:ga6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a></td></tr>
<tr class="separator:ga6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f13e6619724747e61cfbff55b9fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac60f13e6619724747e61cfbff55b9fab">BKP14R</a></td></tr>
<tr class="separator:gac60f13e6619724747e61cfbff55b9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafaddc3a983eb71332b7526d82191ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafafaddc3a983eb71332b7526d82191ad">BKP15R</a></td></tr>
<tr class="separator:gafafaddc3a983eb71332b7526d82191ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace450027b4b33f921dd8edd3425a717c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gace450027b4b33f921dd8edd3425a717c">CRCPR</a></td></tr>
<tr class="separator:gace450027b4b33f921dd8edd3425a717c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf9dcd9008924334f20f0dc6b57042e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a></td></tr>
<tr class="separator:ga2cf9dcd9008924334f20f0dc6b57042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e4328504fd66285df8264d410deefd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab4e4328504fd66285df8264d410deefd">TXCRCR</a></td></tr>
<tr class="separator:gab4e4328504fd66285df8264d410deefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c41c8883cb0812d6aaf956c393584b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a></td></tr>
<tr class="separator:gaa0c41c8883cb0812d6aaf956c393584b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9be89a916ee5904381e10da10e5e8e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab9be89a916ee5904381e10da10e5e8e9">I2SPR</a></td></tr>
<tr class="separator:gab9be89a916ee5904381e10da10e5e8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a></td></tr>
<tr class="separator:ga2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fccbd85b91e6dca03ce333c1457fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a></td></tr>
<tr class="separator:ga07fccbd85b91e6dca03ce333c1457fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196ebdaac12b21e90320c6175da78ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga196ebdaac12b21e90320c6175da78ef6">EGR</a></td></tr>
<tr class="separator:ga196ebdaac12b21e90320c6175da78ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb72f64492a75e780dd2294075c70fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gadb72f64492a75e780dd2294075c70fed">CCMR1</a></td></tr>
<tr class="separator:gadb72f64492a75e780dd2294075c70fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091452256c9a16c33d891f4d32b395bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga091452256c9a16c33d891f4d32b395bf">CCMR2</a></td></tr>
<tr class="separator:ga091452256c9a16c33d891f4d32b395bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098110becfef10e1fd1b6a4f874da496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga098110becfef10e1fd1b6a4f874da496">CCER</a></td></tr>
<tr class="separator:ga098110becfef10e1fd1b6a4f874da496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="separator:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4c753f09cbffdbe5c55008f0e8b180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9d4c753f09cbffdbe5c55008f0e8b180">PSC</a></td></tr>
<tr class="separator:ga9d4c753f09cbffdbe5c55008f0e8b180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a></td></tr>
<tr class="separator:gaf17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab1e24ef769bbcb3e3769feae192ffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a></td></tr>
<tr class="separator:gadab1e24ef769bbcb3e3769feae192ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90aa584f07eeeac364a67f5e05faa93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a></td></tr>
<tr class="separator:gab90aa584f07eeeac364a67f5e05faa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a478cc47a3dff478555ccb985b06a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a></td></tr>
<tr class="separator:ga27a478cc47a3dff478555ccb985b06a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fdb75569bd7ea26fa48544786535be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a></td></tr>
<tr class="separator:ga85fdb75569bd7ea26fa48544786535be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476bae602205d6a49c7e71e2bda28c0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a></td></tr>
<tr class="separator:ga476bae602205d6a49c7e71e2bda28c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="separator:gaf6225cb8f4938f98204d11afaffd41c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a></td></tr>
<tr class="separator:gab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae3f2752306d96164bb0b895aec60da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaeae3f2752306d96164bb0b895aec60da">CCMR3</a></td></tr>
<tr class="separator:gaeae3f2752306d96164bb0b895aec60da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34474d97b298c0bf671b72203ae43713"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga34474d97b298c0bf671b72203ae43713">CCR5</a></td></tr>
<tr class="separator:ga34474d97b298c0bf671b72203ae43713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522126f56497797646c95acb049bfa9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga522126f56497797646c95acb049bfa9c">CCR6</a></td></tr>
<tr class="separator:ga522126f56497797646c95acb049bfa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eaed98d8be30aa1f577f65817e37b2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2eaed98d8be30aa1f577f65817e37b2d">IOHCR</a></td></tr>
<tr class="separator:ga2eaed98d8be30aa1f577f65817e37b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff4f7701e46bc9c662eff485349df74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaeff4f7701e46bc9c662eff485349df74">IOASCR</a></td></tr>
<tr class="separator:gaeff4f7701e46bc9c662eff485349df74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63334a3c8d2a8672fb7b603e4832817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf63334a3c8d2a8672fb7b603e4832817">IOSCR</a></td></tr>
<tr class="separator:gaf63334a3c8d2a8672fb7b603e4832817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d0ebb96aba44d9cf4ca082924bd2e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga86d0ebb96aba44d9cf4ca082924bd2e5">IOCCR</a></td></tr>
<tr class="separator:ga86d0ebb96aba44d9cf4ca082924bd2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:gac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7f82c383f073dd71524bda07a7d76d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga3e7f82c383f073dd71524bda07a7d76d">IOGCSR</a></td></tr>
<tr class="separator:ga3e7f82c383f073dd71524bda07a7d76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517b87daa59a395d1ba68fd9600ec6a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga517b87daa59a395d1ba68fd9600ec6a1">IOGXCR</a> [8]</td></tr>
<tr class="separator:ga517b87daa59a395d1ba68fd9600ec6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gadd5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092e59d908b2ca112e31047e942340cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga092e59d908b2ca112e31047e942340cb">BRR</a></td></tr>
<tr class="separator:ga092e59d908b2ca112e31047e942340cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0cb6c861eaf26470f56f451c1edbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a></td></tr>
<tr class="separator:ga5dd0cb6c861eaf26470f56f451c1edbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf702fd1614d8606cf715e9f961f2e381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf702fd1614d8606cf715e9f961f2e381">RTOR</a></td></tr>
<tr class="separator:gaf702fd1614d8606cf715e9f961f2e381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a></td></tr>
<tr class="separator:gaab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3397c07a89d7e7c051e37b6d628fdbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac3397c07a89d7e7c051e37b6d628fdbb">RDR</a></td></tr>
<tr class="separator:gac3397c07a89d7e7c051e37b6d628fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8249a3955aace28d92109b391311eb30"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a></td></tr>
<tr class="separator:ga8249a3955aace28d92109b391311eb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e9b50601cf364203668775f3f9032b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad6e9b50601cf364203668775f3f9032b">TDR</a></td></tr>
<tr class="separator:gad6e9b50601cf364203668775f3f9032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5573848497a716a9947fd87487709feb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5573848497a716a9947fd87487709feb">RESERVED2</a></td></tr>
<tr class="separator:ga5573848497a716a9947fd87487709feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325f0bdb1f81ce237dea2773bc26aed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga325f0bdb1f81ce237dea2773bc26aed2">EP0R</a></td></tr>
<tr class="separator:ga325f0bdb1f81ce237dea2773bc26aed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab234cb4952ccf50c24a841b3f2f28a91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab234cb4952ccf50c24a841b3f2f28a91">RESERVED0</a></td></tr>
<tr class="separator:gab234cb4952ccf50c24a841b3f2f28a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181159566b312dd1471e247e6a74b8ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga181159566b312dd1471e247e6a74b8ef">EP1R</a></td></tr>
<tr class="separator:ga181159566b312dd1471e247e6a74b8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0cb7c1fef737616a25adb37ef909bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gabd0cb7c1fef737616a25adb37ef909bd">RESERVED1</a></td></tr>
<tr class="separator:gabd0cb7c1fef737616a25adb37ef909bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf056ff97c76de78e90701449c8cbf16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaaf056ff97c76de78e90701449c8cbf16">EP2R</a></td></tr>
<tr class="separator:gaaf056ff97c76de78e90701449c8cbf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44086b7a050f78b2148a60945e477293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga44086b7a050f78b2148a60945e477293">RESERVED2</a></td></tr>
<tr class="separator:ga44086b7a050f78b2148a60945e477293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d0c88deada778ef870d2f6d478768f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac4d0c88deada778ef870d2f6d478768f">EP3R</a></td></tr>
<tr class="separator:gac4d0c88deada778ef870d2f6d478768f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73aa1eb05d9f4581a6efe7a8e919bcbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga73aa1eb05d9f4581a6efe7a8e919bcbf">RESERVED3</a></td></tr>
<tr class="separator:ga73aa1eb05d9f4581a6efe7a8e919bcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304267e30a8fb671cfe22c8ef965d284"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga304267e30a8fb671cfe22c8ef965d284">EP4R</a></td></tr>
<tr class="separator:ga304267e30a8fb671cfe22c8ef965d284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f713a0ca762e5fd478a66a82f39a36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga27f713a0ca762e5fd478a66a82f39a36">RESERVED4</a></td></tr>
<tr class="separator:ga27f713a0ca762e5fd478a66a82f39a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7950efccc55900c811a434d259e357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5c7950efccc55900c811a434d259e357">EP5R</a></td></tr>
<tr class="separator:ga5c7950efccc55900c811a434d259e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71145eb8e6d24d871c231d38f2ff49f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga71145eb8e6d24d871c231d38f2ff49f7">RESERVED5</a></td></tr>
<tr class="separator:ga71145eb8e6d24d871c231d38f2ff49f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6ced7617c465949dc6b9ba64b96ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaba6ced7617c465949dc6b9ba64b96ef7">EP6R</a></td></tr>
<tr class="separator:gaba6ced7617c465949dc6b9ba64b96ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6264c920c71ea17140e0f673bd2f9ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6264c920c71ea17140e0f673bd2f9ca">RESERVED6</a></td></tr>
<tr class="separator:gaf6264c920c71ea17140e0f673bd2f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8d8ef89e886cc3492e0617bef98edf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gabc8d8ef89e886cc3492e0617bef98edf">EP7R</a></td></tr>
<tr class="separator:gabc8d8ef89e886cc3492e0617bef98edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90234c865dfa6db09945a2653e304c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gad90234c865dfa6db09945a2653e304c4">RESERVED7</a> [17]</td></tr>
<tr class="separator:gad90234c865dfa6db09945a2653e304c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532529aa4c809b7e6881ce081f55c37b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga532529aa4c809b7e6881ce081f55c37b">CNTR</a></td></tr>
<tr class="separator:ga532529aa4c809b7e6881ce081f55c37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfbdb4bcad575e5ed423803e0a0b321"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gadcfbdb4bcad575e5ed423803e0a0b321">RESERVED8</a></td></tr>
<tr class="separator:gadcfbdb4bcad575e5ed423803e0a0b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fc7329a9549448d56b50bcca73bab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga54fc7329a9549448d56b50bcca73bab4">ISTR</a></td></tr>
<tr class="separator:ga54fc7329a9549448d56b50bcca73bab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72f7489a9d2c795bce1158ee23e78f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac72f7489a9d2c795bce1158ee23e78f3">RESERVED9</a></td></tr>
<tr class="separator:gac72f7489a9d2c795bce1158ee23e78f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecb1ade997ff76fd2ff76370717d464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga5ecb1ade997ff76fd2ff76370717d464">FNR</a></td></tr>
<tr class="separator:ga5ecb1ade997ff76fd2ff76370717d464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3240660b9b6f379ecdffd4d440f726"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaaa3240660b9b6f379ecdffd4d440f726">RESERVEDA</a></td></tr>
<tr class="separator:gaaa3240660b9b6f379ecdffd4d440f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95ebb359f2974e0f25b27e488978922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae95ebb359f2974e0f25b27e488978922">DADDR</a></td></tr>
<tr class="separator:gae95ebb359f2974e0f25b27e488978922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952c408bacd5ee662017440986eca043"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga952c408bacd5ee662017440986eca043">RESERVEDB</a></td></tr>
<tr class="separator:ga952c408bacd5ee662017440986eca043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045130eb8c2d3eb353a4417f24f34f46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga045130eb8c2d3eb353a4417f24f34f46">BTABLE</a></td></tr>
<tr class="separator:ga045130eb8c2d3eb353a4417f24f34f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af23dac80d50cdf937b9fbbc4add948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga9af23dac80d50cdf937b9fbbc4add948">RESERVEDC</a></td></tr>
<tr class="separator:ga9af23dac80d50cdf937b9fbbc4add948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a63f0e47e2b526ec7087deca91d96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gae21a63f0e47e2b526ec7087deca91d96">LPMCSR</a></td></tr>
<tr class="separator:gae21a63f0e47e2b526ec7087deca91d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eaf7996b107c6bf4c1930b05241420c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#ga2eaf7996b107c6bf4c1930b05241420c">RESERVEDD</a></td></tr>
<tr class="separator:ga2eaf7996b107c6bf4c1930b05241420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac011ddcfe531f8e16787ea851c1f3667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac011ddcfe531f8e16787ea851c1f3667">CFR</a></td></tr>
<tr class="separator:gac011ddcfe531f8e16787ea851c1f3667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga9cb55206b29a8c16354747c556ab8bea" name="ga9cb55206b29a8c16354747c556ab8bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb55206b29a8c16354747c556ab8bea">&#9670;&#160;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH access control register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga7100354be30ab2f2248e2c3e94ace993" name="ga7100354be30ab2f2248e2c3e94ace993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7100354be30ab2f2248e2c3e94ace993">&#9670;&#160;</a></span>AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO alternate function registers, Address offset: 0x20-0x24 </p>

</div>
</div>
<a id="gacdf2b32fb3d8dad6bee74bf4cbe25020" name="gacdf2b32fb3d8dad6bee74bf4cbe25020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf2b32fb3d8dad6bee74bf4cbe25020">&#9670;&#160;</a></span>AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga0067b334dc6480de6ebe57955248758f" name="ga0067b334dc6480de6ebe57955248758f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0067b334dc6480de6ebe57955248758f">&#9670;&#160;</a></span>AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="gac005b1a5bc52634d5a34578cc9d2c3f6" name="gac005b1a5bc52634d5a34578cc9d2c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac005b1a5bc52634d5a34578cc9d2c3f6">&#9670;&#160;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga61282fa74cede526af85fd9d20513646" name="ga61282fa74cede526af85fd9d20513646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61282fa74cede526af85fd9d20513646">&#9670;&#160;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga4e513deb9f58a138ad9f317cc5a3555d" name="ga4e513deb9f58a138ad9f317cc5a3555d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e513deb9f58a138ad9f317cc5a3555d">&#9670;&#160;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga4ef7499da5d5beb1cfc81f7be057a7b2" name="ga4ef7499da5d5beb1cfc81f7be057a7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef7499da5d5beb1cfc81f7be057a7b2">&#9670;&#160;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B sub second register, Address offset: 0x48 </p>

</div>
</div>
<a id="gac88901e2eb35079b7b58a185e6bf554c" name="gac88901e2eb35079b7b58a185e6bf554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac88901e2eb35079b7b58a185e6bf554c">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga5eaefc557573ae7bdc632ef6b6d574b5" name="ga5eaefc557573ae7bdc632ef6b6d574b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eaefc557573ae7bdc632ef6b6d574b5">&#9670;&#160;</a></span>APB1FZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB1 freeze register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga7da5d372374bc59e9b9af750b01d6a78" name="ga7da5d372374bc59e9b9af750b01d6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da5d372374bc59e9b9af750b01d6a78">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a id="gacc7bb47dddd2d94de124f74886d919be" name="gacc7bb47dddd2d94de124f74886d919be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7bb47dddd2d94de124f74886d919be">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga4628a8c32f97ef93b15b2b503ef90c75" name="ga4628a8c32f97ef93b15b2b503ef90c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4628a8c32f97ef93b15b2b503ef90c75">&#9670;&#160;</a></span>APB2FZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB2 freeze register, Address offset: 0x0C </p>

</div>
</div>
<a id="gab2c5389c9ff4ac188cd498b8f7170968" name="gab2c5389c9ff4ac188cd498b8f7170968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c5389c9ff4ac188cd498b8f7170968">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga2ac50357d1ebac2949d27bfc4855e6a4" name="ga2ac50357d1ebac2949d27bfc4855e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ac50357d1ebac2949d27bfc4855e6a4">&#9670;&#160;</a></span>AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH address register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaf17f19bb4aeea3cc14fa73dfa7772cb8" name="gaf17f19bb4aeea3cc14fa73dfa7772cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17f19bb4aeea3cc14fa73dfa7772cb8">&#9670;&#160;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

</div>
</div>
<a id="gaee443a628cc2914005393b723b836c2a" name="gaee443a628cc2914005393b723b836c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee443a628cc2914005393b723b836c2a">&#9670;&#160;</a></span>AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog Watchdog 2 Configuration Register, Address offset: 0xA0 </p>

</div>
</div>
<a id="gab06ef5ee40897c98320733b78b837768" name="gab06ef5ee40897c98320733b78b837768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab06ef5ee40897c98320733b78b837768">&#9670;&#160;</a></span>AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog Watchdog 3 Configuration Register, Address offset: 0xA4 </p>

</div>
</div>
<a id="ga0b9a3ced775287c8585a6a61af4b40e9" name="ga0b9a3ced775287c8585a6a61af4b40e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9a3ced775287c8585a6a61af4b40e9">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup domain control register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga476bae602205d6a49c7e71e2bda28c0a" name="ga476bae602205d6a49c7e71e2bda28c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476bae602205d6a49c7e71e2bda28c0a">&#9670;&#160;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga4808ec597e5a5fefd8a83a9127dd1aec" name="ga4808ec597e5a5fefd8a83a9127dd1aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4808ec597e5a5fefd8a83a9127dd1aec">&#9670;&#160;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 0, Address offset: 0x50 </p>

</div>
</div>
<a id="gaade2881a3e408bfd106b27f78bbbcfc9" name="gaade2881a3e408bfd106b27f78bbbcfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaade2881a3e408bfd106b27f78bbbcfc9">&#9670;&#160;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 10, Address offset: 0x78 </p>

</div>
</div>
<a id="gac66d5e2d3459cff89794c47dbc8f7228" name="gac66d5e2d3459cff89794c47dbc8f7228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66d5e2d3459cff89794c47dbc8f7228">&#9670;&#160;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 11, Address offset: 0x7C </p>

</div>
</div>
<a id="ga6f7eee5ae8a32c07f9c8fe14281bdaf3" name="ga6f7eee5ae8a32c07f9c8fe14281bdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7eee5ae8a32c07f9c8fe14281bdaf3">&#9670;&#160;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 12, Address offset: 0x80 </p>

</div>
</div>
<a id="ga6ed4c3a0d4588a75078e9f8e376b4d06" name="ga6ed4c3a0d4588a75078e9f8e376b4d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed4c3a0d4588a75078e9f8e376b4d06">&#9670;&#160;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 13, Address offset: 0x84 </p>

</div>
</div>
<a id="gac60f13e6619724747e61cfbff55b9fab" name="gac60f13e6619724747e61cfbff55b9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60f13e6619724747e61cfbff55b9fab">&#9670;&#160;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 14, Address offset: 0x88 </p>

</div>
</div>
<a id="gafafaddc3a983eb71332b7526d82191ad" name="gafafaddc3a983eb71332b7526d82191ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafafaddc3a983eb71332b7526d82191ad">&#9670;&#160;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 15, Address offset: 0x8C </p>

</div>
</div>
<a id="gaf85290529fb82acef7c9fcea3718346c" name="gaf85290529fb82acef7c9fcea3718346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85290529fb82acef7c9fcea3718346c">&#9670;&#160;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x54 </p>

</div>
</div>
<a id="gaaa251a80daa57ad0bd7db75cb3b9cdec" name="gaaa251a80daa57ad0bd7db75cb3b9cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa251a80daa57ad0bd7db75cb3b9cdec">&#9670;&#160;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 2, Address offset: 0x58 </p>

</div>
</div>
<a id="ga0b1eeda834c3cfd4d2c67f242f7b2a1c" name="ga0b1eeda834c3cfd4d2c67f242f7b2a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1eeda834c3cfd4d2c67f242f7b2a1c">&#9670;&#160;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 3, Address offset: 0x5C </p>

</div>
</div>
<a id="gab13e106cc2eca92d1f4022df3bfdbcd7" name="gab13e106cc2eca92d1f4022df3bfdbcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab13e106cc2eca92d1f4022df3bfdbcd7">&#9670;&#160;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 4, Address offset: 0x60 </p>

</div>
</div>
<a id="gab6bed862c0d0476ff4f89f7b9bf3e130" name="gab6bed862c0d0476ff4f89f7b9bf3e130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6bed862c0d0476ff4f89f7b9bf3e130">&#9670;&#160;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 5, Address offset: 0x64 </p>

</div>
</div>
<a id="ga1d854d2d7f0452f4c90035952b92d2ba" name="ga1d854d2d7f0452f4c90035952b92d2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d854d2d7f0452f4c90035952b92d2ba">&#9670;&#160;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 6, Address offset: 0x68 </p>

</div>
</div>
<a id="ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" name="ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">&#9670;&#160;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 7, Address offset: 0x6C </p>

</div>
</div>
<a id="gac1085f6aae54b353c30871fe90c59851" name="gac1085f6aae54b353c30871fe90c59851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1085f6aae54b353c30871fe90c59851">&#9670;&#160;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 8, Address offset: 0x70 </p>

</div>
</div>
<a id="ga6c33564df6eaf97400e0457dde9b14ef" name="ga6c33564df6eaf97400e0457dde9b14ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c33564df6eaf97400e0457dde9b14ef">&#9670;&#160;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 9, Address offset: 0x74 </p>

</div>
</div>
<a id="ga092e59d908b2ca112e31047e942340cb" name="ga092e59d908b2ca112e31047e942340cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092e59d908b2ca112e31047e942340cb">&#9670;&#160;</a></span>BRR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO bit reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga092e59d908b2ca112e31047e942340cb" name="ga092e59d908b2ca112e31047e942340cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092e59d908b2ca112e31047e942340cb">&#9670;&#160;</a></span>BRR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Baud rate register, Address offset: 0x0C </p>

</div>
</div>
<a id="gac25dd6b9e3d55e17589195b461c5ec80" name="gac25dd6b9e3d55e17589195b461c5ec80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25dd6b9e3d55e17589195b461c5ec80">&#9670;&#160;</a></span>BSRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port bit set/reset register, Address offset: 0x1A </p>

</div>
</div>
<a id="ga045130eb8c2d3eb353a4417f24f34f46" name="ga045130eb8c2d3eb353a4417f24f34f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045130eb8c2d3eb353a4417f24f34f46">&#9670;&#160;</a></span>BTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BTABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer Table address register, Address offset: 0x50 </p>

</div>
</div>
<a id="ga83f08fda3308bcc19ca81237248e5f6a" name="ga83f08fda3308bcc19ca81237248e5f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f08fda3308bcc19ca81237248e5f6a">&#9670;&#160;</a></span>BTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C </p>

</div>
</div>
<a id="ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07" name="ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07">&#9670;&#160;</a></span>BTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN bit timing register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="ga1d1738f521b04c8dee773436ae6ac4a1" name="ga1d1738f521b04c8dee773436ae6ac4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d1738f521b04c8dee773436ae6ac4a1">&#9670;&#160;</a></span>BWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C </p>

</div>
</div>
<a id="gab52af14ef01c38de4adde4332a217421" name="gab52af14ef01c38de4adde4332a217421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52af14ef01c38de4adde4332a217421">&#9670;&#160;</a></span>CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALFACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Calibration Factors, Address offset: 0xB4 </p>

</div>
</div>
<a id="ga2ce7c3842792c506635bb87a21588b58" name="ga2ce7c3842792c506635bb87a21588b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce7c3842792c506635bb87a21588b58">&#9670;&#160;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x3C </p>

</div>
</div>
<a id="ga098110becfef10e1fd1b6a4f874da496" name="ga098110becfef10e1fd1b6a4f874da496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098110becfef10e1fd1b6a4f874da496">&#9670;&#160;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

</div>
</div>
<a id="gadb72f64492a75e780dd2294075c70fed" name="gadb72f64492a75e780dd2294075c70fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb72f64492a75e780dd2294075c70fed">&#9670;&#160;</a></span>CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

</div>
</div>
<a id="ga091452256c9a16c33d891f4d32b395bf" name="ga091452256c9a16c33d891f4d32b395bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga091452256c9a16c33d891f4d32b395bf">&#9670;&#160;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

</div>
</div>
<a id="gaeae3f2752306d96164bb0b895aec60da" name="gaeae3f2752306d96164bb0b895aec60da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae3f2752306d96164bb0b895aec60da">&#9670;&#160;</a></span>CCMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 3, Address offset: 0x54 </p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common control register, Address offset: ADC1/3 base address + 0x308 </p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x configuration register <br  />
 </p>

</div>
</div>
<a id="gadab1e24ef769bbcb3e3769feae192ffb" name="gadab1e24ef769bbcb3e3769feae192ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab1e24ef769bbcb3e3769feae192ffb">&#9670;&#160;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

</div>
</div>
<a id="gab90aa584f07eeeac364a67f5e05faa93" name="gab90aa584f07eeeac364a67f5e05faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90aa584f07eeeac364a67f5e05faa93">&#9670;&#160;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

</div>
</div>
<a id="ga27a478cc47a3dff478555ccb985b06a2" name="ga27a478cc47a3dff478555ccb985b06a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a478cc47a3dff478555ccb985b06a2">&#9670;&#160;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

</div>
</div>
<a id="ga85fdb75569bd7ea26fa48544786535be" name="ga85fdb75569bd7ea26fa48544786535be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85fdb75569bd7ea26fa48544786535be">&#9670;&#160;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

</div>
</div>
<a id="ga34474d97b298c0bf671b72203ae43713" name="ga34474d97b298c0bf671b72203ae43713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34474d97b298c0bf671b72203ae43713">&#9670;&#160;</a></span>CCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register5, Address offset: 0x58 </p>

</div>
</div>
<a id="ga522126f56497797646c95acb049bfa9c" name="ga522126f56497797646c95acb049bfa9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga522126f56497797646c95acb049bfa9c">&#9670;&#160;</a></span>CCR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x5C </p>

</div>
</div>
<a id="ga760f86a1a18dffffda54fc15a977979f" name="ga760f86a1a18dffffda54fc15a977979f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga760f86a1a18dffffda54fc15a977979f">&#9670;&#160;</a></span>CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common regular data register for dual AND triple modes, Address offset: ADC1/3 base address + 0x30C </p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga7a12ab903dcfa91c96beb2e36562eed6" name="ga7a12ab903dcfa91c96beb2e36562eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a12ab903dcfa91c96beb2e36562eed6">&#9670;&#160;</a></span>CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gad587bd6f59142b90c879b7c8aaf1bb8c" name="gad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="gad587bd6f59142b90c879b7c8aaf1bb8c" name="gad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register 2, Address offset: 0x2C </p>

</div>
</div>
<a id="ga2a080bea2fd90b70e0e528b9b655cf6a" name="ga2a080bea2fd90b70e0e528b9b655cf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a080bea2fd90b70e0e528b9b655cf6a">&#9670;&#160;</a></span>CFGR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register 3, Address offset: 0x30 </p>

</div>
</div>
<a id="ga11690c82016f61f92e38ec0a88c163bf" name="ga11690c82016f61f92e38ec0a88c163bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11690c82016f61f92e38ec0a88c163bf">&#9670;&#160;</a></span>CFGR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 4, Address offset: 0x48 </p>

</div>
</div>
<a id="gac011ddcfe531f8e16787ea851c1f3667" name="gac011ddcfe531f8e16787ea851c1f3667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac011ddcfe531f8e16787ea851c1f3667">&#9670;&#160;</a></span>CFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga907d8154c80b7e385478943f90b17a3b" name="ga907d8154c80b7e385478943f90b17a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga907d8154c80b7e385478943f90b17a3b">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab51edd49cb9294ebe2db18fb5cf399dd" name="gab51edd49cb9294ebe2db18fb5cf399dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51edd49cb9294ebe2db18fb5cf399dd">&#9670;&#160;</a></span>CMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x memory address register <br  />
 </p>

</div>
</div>
<a id="gaae019365e4288337da20775971c1a123" name="gaae019365e4288337da20775971c1a123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae019365e4288337da20775971c1a123">&#9670;&#160;</a></span>CNDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x number of data register <br  />
 </p>

</div>
</div>
<a id="ga6095a27d764d06750fc0d642e08f8b2a" name="ga6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6095a27d764d06750fc0d642e08f8b2a">&#9670;&#160;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga532529aa4c809b7e6881ce081f55c37b" name="ga532529aa4c809b7e6881ce081f55c37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga532529aa4c809b7e6881ce081f55c37b">&#9670;&#160;</a></span>CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga07aacf332c9bf310ff5be02140f892e1" name="ga07aacf332c9bf310ff5be02140f892e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07aacf332c9bf310ff5be02140f892e1">&#9670;&#160;</a></span>CPAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x peripheral address register <br  />
 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[1/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[2/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Control register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[3/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[4/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[5/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH control register, Address offset: 0x10 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[6/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[7/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[8/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[9/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[10/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Control register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="gadd5b8e29a64c55dcd65ca4201118e9d1" name="gadd5b8e29a64c55dcd65ca4201118e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5b8e29a64c55dcd65ca4201118e9d1">&#9670;&#160;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 3, Address offset: 0x08 </p>

</div>
</div>
<a id="gace450027b4b33f921dd8edd3425a717c" name="gace450027b4b33f921dd8edd3425a717c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace450027b4b33f921dd8edd3425a717c">&#9670;&#160;</a></span>CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CRC polynomial register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Common status register, Address offset: ADC1/3 base address + 0x300 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMP control and status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OPAMP control and status register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control/status register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x24 </p>

</div>
</div>
<a id="gae95ebb359f2974e0f25b27e488978922" name="gae95ebb359f2974e0f25b27e488978922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95ebb359f2974e0f25b27e488978922">&#9670;&#160;</a></span>DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device address register, Address offset: 0x4C </p>

</div>
</div>
<a id="ga76b31b1239a451ee8f397289265bdf6b" name="ga76b31b1239a451ee8f397289265bdf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b31b1239a451ee8f397289265bdf6b">&#9670;&#160;</a></span>Data0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte Data0 options, Address offset: 0x04 </p>

</div>
</div>
<a id="gaa081efb0cb15b6ffd486d23a89144142" name="gaa081efb0cb15b6ffd486d23a89144142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa081efb0cb15b6ffd486d23a89144142">&#9670;&#160;</a></span>Data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte Data1 options, Address offset: 0x06 </p>

</div>
</div>
<a id="gaf6225cb8f4938f98204d11afaffd41c9" name="gaf6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6225cb8f4938f98204d11afaffd41c9">&#9670;&#160;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

</div>
</div>
<a id="gae9028b8bcb5118b7073165fb50fcd559" name="gae9028b8bcb5118b7073165fb50fcd559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9028b8bcb5118b7073165fb50fcd559">&#9670;&#160;</a></span>DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga2e45f9c9d67e384187b25334ba0a3e3d" name="ga2e45f9c9d67e384187b25334ba0a3e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e45f9c9d67e384187b25334ba0a3e3d">&#9670;&#160;</a></span>DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </p>

</div>
</div>
<a id="gacc269320aff0a6482730224a4b641a59" name="gacc269320aff0a6482730224a4b641a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc269320aff0a6482730224a4b641a59">&#9670;&#160;</a></span>DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </p>

</div>
</div>
<a id="gac2bb55b037b800a25852736afdd7a258" name="gac2bb55b037b800a25852736afdd7a258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2bb55b037b800a25852736afdd7a258">&#9670;&#160;</a></span>DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga804c7e15dbb587c7ea25511f6a7809f7" name="ga804c7e15dbb587c7ea25511f6a7809f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga804c7e15dbb587c7ea25511f6a7809f7">&#9670;&#160;</a></span>DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga1590b77e57f17e75193da259da72095e" name="ga1590b77e57f17e75193da259da72095e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1590b77e57f17e75193da259da72095e">&#9670;&#160;</a></span>DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </p>

</div>
</div>
<a id="gad0a200e12acad17a5c7d2059159ea7e1" name="gad0a200e12acad17a5c7d2059159ea7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0a200e12acad17a5c7d2059159ea7e1">&#9670;&#160;</a></span>DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga4c435f0e34ace4421241cd5c3ae87fc2" name="ga4c435f0e34ace4421241cd5c3ae87fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c435f0e34ace4421241cd5c3ae87fc2">&#9670;&#160;</a></span>DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga9590269cba8412f1be96b0ddb846ef44" name="ga9590269cba8412f1be96b0ddb846ef44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9590269cba8412f1be96b0ddb846ef44">&#9670;&#160;</a></span>DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga07fccbd85b91e6dca03ce333c1457fcb" name="ga07fccbd85b91e6dca03ce333c1457fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07fccbd85b91e6dca03ce333c1457fcb">&#9670;&#160;</a></span>DIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

</div>
</div>
<a id="gae818864200b315ff24e20004da2e649b" name="gae818864200b315ff24e20004da2e649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae818864200b315ff24e20004da2e649b">&#9670;&#160;</a></span>DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Differential Mode Selection Register, Address offset: 0xB0 </p>

</div>
</div>
<a id="gab9087f2f31dd5edf59de6a59ae4e67ae" name="gab9087f2f31dd5edf59de6a59ae4e67ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9087f2f31dd5edf59de6a59ae4e67ae">&#9670;&#160;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

</div>
</div>
<a id="gaa710505be03a41981c35bacc7ce20746" name="gaa710505be03a41981c35bacc7ce20746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa710505be03a41981c35bacc7ce20746">&#9670;&#160;</a></span>DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output register, Address offset: 0x2C </p>

</div>
</div>
<a id="gaba9fb810b0cf6cbc1280c5c63be2418b" name="gaba9fb810b0cf6cbc1280c5c63be2418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9fb810b0cf6cbc1280c5c63be2418b">&#9670;&#160;</a></span>DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular data register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Data register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC date register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI data register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga05a47a1664adc7a3db3fa3e83fe883b4" name="ga05a47a1664adc7a3db3fa3e83fe883b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a47a1664adc7a3db3fa3e83fe883b4">&#9670;&#160;</a></span>ECCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers 2, Address offset: 0x74 </p>

</div>
</div>
<a id="ga6062be7dc144c07e01c303cb49d69ce2" name="ga6062be7dc144c07e01c303cb49d69ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6062be7dc144c07e01c303cb49d69ce2">&#9670;&#160;</a></span>ECCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers 3, Address offset: 0x94 </p>

</div>
</div>
<a id="ga196ebdaac12b21e90320c6175da78ef6" name="ga196ebdaac12b21e90320c6175da78ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga196ebdaac12b21e90320c6175da78ef6">&#9670;&#160;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga6034c7458d8e6030f6dacecf0f1a3a89" name="ga6034c7458d8e6030f6dacecf0f1a3a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6034c7458d8e6030f6dacecf0f1a3a89">&#9670;&#160;</a></span>EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event mask register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga230867a7be42661d545fcb8c6667490d" name="ga230867a7be42661d545fcb8c6667490d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230867a7be42661d545fcb8c6667490d">&#9670;&#160;</a></span>EMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event mask register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga325f0bdb1f81ce237dea2773bc26aed2" name="ga325f0bdb1f81ce237dea2773bc26aed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325f0bdb1f81ce237dea2773bc26aed2">&#9670;&#160;</a></span>EP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 0 register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga181159566b312dd1471e247e6a74b8ef" name="ga181159566b312dd1471e247e6a74b8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181159566b312dd1471e247e6a74b8ef">&#9670;&#160;</a></span>EP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 1 register, Address offset: 0x04 </p>

</div>
</div>
<a id="gaaf056ff97c76de78e90701449c8cbf16" name="gaaf056ff97c76de78e90701449c8cbf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf056ff97c76de78e90701449c8cbf16">&#9670;&#160;</a></span>EP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 2 register, Address offset: 0x08 </p>

</div>
</div>
<a id="gac4d0c88deada778ef870d2f6d478768f" name="gac4d0c88deada778ef870d2f6d478768f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d0c88deada778ef870d2f6d478768f">&#9670;&#160;</a></span>EP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 3 register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga304267e30a8fb671cfe22c8ef965d284" name="ga304267e30a8fb671cfe22c8ef965d284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304267e30a8fb671cfe22c8ef965d284">&#9670;&#160;</a></span>EP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 4 register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga5c7950efccc55900c811a434d259e357" name="ga5c7950efccc55900c811a434d259e357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c7950efccc55900c811a434d259e357">&#9670;&#160;</a></span>EP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 5 register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaba6ced7617c465949dc6b9ba64b96ef7" name="gaba6ced7617c465949dc6b9ba64b96ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6ced7617c465949dc6b9ba64b96ef7">&#9670;&#160;</a></span>EP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 6 register, Address offset: 0x18 </p>

</div>
</div>
<a id="gabc8d8ef89e886cc3492e0617bef98edf" name="gabc8d8ef89e886cc3492e0617bef98edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc8d8ef89e886cc3492e0617bef98edf">&#9670;&#160;</a></span>EP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Endpoint 7 register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga2b39f943954e0e7d177b511d9074a0b7" name="ga2b39f943954e0e7d177b511d9074a0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b39f943954e0e7d177b511d9074a0b7">&#9670;&#160;</a></span>ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN error status register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="gaf18ed332be387d38ef90cccdfd3f78fc" name="gaf18ed332be387d38ef90cccdfd3f78fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18ed332be387d38ef90cccdfd3f78fc">&#9670;&#160;</a></span>EXTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG external interrupt configuration registers, Address offset: 0x14-0x08 </p>

</div>
</div>
<a id="gaaf76271f4ab0b3deb3ceb6e2ac0d62d0" name="gaaf76271f4ab0b3deb3ceb6e2ac0d62d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf76271f4ab0b3deb3ceb6e2ac0d62d0">&#9670;&#160;</a></span>FA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter activation register, Address offset: 0x21C <br  />
 </p>

</div>
</div>
<a id="gaf1405e594e39e5b34f9499f680157a25" name="gaf1405e594e39e5b34f9499f680157a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1405e594e39e5b34f9499f680157a25">&#9670;&#160;</a></span>FFA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter FIFO assignment register, Address offset: 0x214 <br  />
 </p>

</div>
</div>
<a id="gaaa6f4cf1f16aaa6d17ec6c410db76acf" name="gaaa6f4cf1f16aaa6d17ec6c410db76acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa6f4cf1f16aaa6d17ec6c410db76acf">&#9670;&#160;</a></span>FM1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FM1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter mode register, Address offset: 0x204 <br  />
 </p>

</div>
</div>
<a id="ga1cb734df34f6520a7204c4c70634ebba" name="ga1cb734df34f6520a7204c4c70634ebba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb734df34f6520a7204c4c70634ebba">&#9670;&#160;</a></span>FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter master register, Address offset: 0x200 <br  />
 </p>

</div>
</div>
<a id="ga5ecb1ade997ff76fd2ff76370717d464" name="ga5ecb1ade997ff76fd2ff76370717d464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ecb1ade997ff76fd2ff76370717d464">&#9670;&#160;</a></span>FNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame number register, Address offset: 0x48 </p>

</div>
</div>
<a id="ga92036953ac673803fe001d843fea508b" name="ga92036953ac673803fe001d843fea508b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92036953ac673803fe001d843fea508b">&#9670;&#160;</a></span>FR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter bank register 1 </p>

</div>
</div>
<a id="ga7f7d80b45b7574463d7030fc8a464582" name="ga7f7d80b45b7574463d7030fc8a464582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d80b45b7574463d7030fc8a464582">&#9670;&#160;</a></span>FR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter bank register 1 </p>

</div>
</div>
<a id="gaae0256ae42106ee7f87fc7e5bdb779d4" name="gaae0256ae42106ee7f87fc7e5bdb779d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae0256ae42106ee7f87fc7e5bdb779d4">&#9670;&#160;</a></span>FS1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FS1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN filter scale register, Address offset: 0x20C <br  />
 </p>

</div>
</div>
<a id="gaa0f7c828c46ae6f6bc9f66f11720bbe6" name="gaa0f7c828c46ae6f6bc9f66f11720bbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f7c828c46ae6f6bc9f66f11720bbe6">&#9670;&#160;</a></span>FTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling trigger selection register, Address offset: 0x0C </p>

</div>
</div>
<a id="ga5f69f8f69bc737360b01b0e066643592" name="ga5f69f8f69bc737360b01b0e066643592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f69f8f69bc737360b01b0e066643592">&#9670;&#160;</a></span>FTSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling trigger selection register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga5dd0cb6c861eaf26470f56f451c1edbf" name="ga5dd0cb6c861eaf26470f56f451c1edbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd0cb6c861eaf26470f56f451c1edbf">&#9670;&#160;</a></span>GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Guard time and prescaler register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaa0c41c8883cb0812d6aaf956c393584b" name="gaa0c41c8883cb0812d6aaf956c393584b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c41c8883cb0812d6aaf956c393584b">&#9670;&#160;</a></span>I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_I2S configuration register, Address offset: 0x1C </p>

</div>
</div>
<a id="gab9be89a916ee5904381e10da10e5e8e9" name="gab9be89a916ee5904381e10da10e5e8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9be89a916ee5904381e10da10e5e8e9">&#9670;&#160;</a></span>I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_I2S prescaler register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt clear register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt clear register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Interrupt flag Clear register, Address offset: 0x20 </p>

</div>
</div>
<a id="ga24df28d0e440321b21f6f07b3bb93dea" name="ga24df28d0e440321b21f6f07b3bb93dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24df28d0e440321b21f6f07b3bb93dea">&#9670;&#160;</a></span>IDCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU device ID code, Address offset: 0x00 </p>

</div>
</div>
<a id="ga601d7b0ba761c987db359b2d7173b7e0" name="ga601d7b0ba761c987db359b2d7173b7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601d7b0ba761c987db359b2d7173b7e0">&#9670;&#160;</a></span>IDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Independent data register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga328d2fe9ef1d513c3a97d30f98f0047c" name="ga328d2fe9ef1d513c3a97d30f98f0047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328d2fe9ef1d513c3a97d30f98f0047c">&#9670;&#160;</a></span>IDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port input data register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Interrupt Enable Register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN interrupt enable register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt enable register, Address offset: 0x04 </p>

</div>
</div>
<a id="gac6f9d540fd6a21c0fbc7bfbbee9a8504" name="gac6f9d540fd6a21c0fbc7bfbbee9a8504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6f9d540fd6a21c0fbc7bfbbee9a8504">&#9670;&#160;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA interrupt flag clear register, Address offset: 0x04 </p>

</div>
</div>
<a id="gae845b86e973b4bf8a33c447c261633f6" name="gae845b86e973b4bf8a33c447c261633f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae845b86e973b4bf8a33c447c261633f6">&#9670;&#160;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt mask register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga6148580ac6bf32f046fd0d6d7af90756" name="ga6148580ac6bf32f046fd0d6d7af90756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6148580ac6bf32f046fd0d6d7af90756">&#9670;&#160;</a></span>IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt mask register, Address offset: 0x20 </p>

</div>
</div>
<a id="gaf29f59e3e9149946df6717c205eaac7c" name="gaf29f59e3e9149946df6717c205eaac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29f59e3e9149946df6717c205eaac7c">&#9670;&#160;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initial CRC value register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaeff4f7701e46bc9c662eff485349df74" name="gaeff4f7701e46bc9c662eff485349df74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeff4f7701e46bc9c662eff485349df74">&#9670;&#160;</a></span>IOASCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOASCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O analog switch control register, Address offset: 0x18 </p>

</div>
</div>
<a id="ga86d0ebb96aba44d9cf4ca082924bd2e5" name="ga86d0ebb96aba44d9cf4ca082924bd2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d0ebb96aba44d9cf4ca082924bd2e5">&#9670;&#160;</a></span>IOCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O channel control register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga3e7f82c383f073dd71524bda07a7d76d" name="ga3e7f82c383f073dd71524bda07a7d76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7f82c383f073dd71524bda07a7d76d">&#9670;&#160;</a></span>IOGCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O group control status register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga517b87daa59a395d1ba68fd9600ec6a1" name="ga517b87daa59a395d1ba68fd9600ec6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga517b87daa59a395d1ba68fd9600ec6a1">&#9670;&#160;</a></span>IOGXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O group x counter register, Address offset: 0x34-50 </p>

</div>
</div>
<a id="ga2eaed98d8be30aa1f577f65817e37b2d" name="ga2eaed98d8be30aa1f577f65817e37b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eaed98d8be30aa1f577f65817e37b2d">&#9670;&#160;</a></span>IOHCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOHCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O hysteresis control register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaf63334a3c8d2a8672fb7b603e4832817" name="gaf63334a3c8d2a8672fb7b603e4832817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf63334a3c8d2a8672fb7b603e4832817">&#9670;&#160;</a></span>IOSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O sampling control register, Address offset: 0x20 </p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Interrupt and Status Register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA interrupt status register, Address offset: 0x00 </p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt and status register, Address offset: 0x18 </p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC initialization and status register, Address offset: 0x0C </p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt status register, Address offset: 0x0C </p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Interrupt and status register, Address offset: 0x1C </p>

</div>
</div>
<a id="ga54fc7329a9549448d56b50bcca73bab4" name="ga54fc7329a9549448d56b50bcca73bab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54fc7329a9549448d56b50bcca73bab4">&#9670;&#160;</a></span>ISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt status register, Address offset: 0x44 </p>

</div>
</div>
<a id="ga22fa21352be442bd02f9c26a1013d598" name="ga22fa21352be442bd02f9c26a1013d598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22fa21352be442bd02f9c26a1013d598">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 1, Address offset: 0x80 </p>

</div>
</div>
<a id="gae9156af81694b7a85923348be45a2167" name="gae9156af81694b7a85923348be45a2167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9156af81694b7a85923348be45a2167">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 2, Address offset: 0x84 </p>

</div>
</div>
<a id="ga3a54028253a75a470fccf841178cba46" name="ga3a54028253a75a470fccf841178cba46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a54028253a75a470fccf841178cba46">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 3, Address offset: 0x88 </p>

</div>
</div>
<a id="ga9274ceea3b2c6d5c1903d0a7abad91a1" name="ga9274ceea3b2c6d5c1903d0a7abad91a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274ceea3b2c6d5c1903d0a7abad91a1">&#9670;&#160;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 4, Address offset: 0x8C </p>

</div>
</div>
<a id="ga75e0cc079831adcc051df456737d3ae4" name="ga75e0cc079831adcc051df456737d3ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e0cc079831adcc051df456737d3ae4">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected sequence register, Address offset: 0x4C </p>

</div>
</div>
<a id="ga84c491be6c66b1d5b6a2efd0740b3d0c" name="ga84c491be6c66b1d5b6a2efd0740b3d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c491be6c66b1d5b6a2efd0740b3d0c">&#9670;&#160;</a></span>KEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH key register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga2f692354bde770f2a5e3e1b294ec064b" name="ga2f692354bde770f2a5e3e1b294ec064b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f692354bde770f2a5e3e1b294ec064b">&#9670;&#160;</a></span>KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Key register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga2612a0f4b3fbdbb6293f6dc70105e190" name="ga2612a0f4b3fbdbb6293f6dc70105e190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2612a0f4b3fbdbb6293f6dc70105e190">&#9670;&#160;</a></span>LCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port configuration lock register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="gae21a63f0e47e2b526ec7087deca91d96" name="gae21a63f0e47e2b526ec7087deca91d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a63f0e47e2b526ec7087deca91d96">&#9670;&#160;</a></span>LPMCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t LPMCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPM Control and Status register, Address offset: 0x54 </p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798" name="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&#160;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN master control register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="ga2b671a94c63a612f81e0e9de8152d01c" name="ga2b671a94c63a612f81e0e9de8152d01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b671a94c63a612f81e0e9de8152d01c">&#9670;&#160;</a></span>MODER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port mode register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="gacdd4c1b5466be103fb2bb2a225b1d3a9" name="gacdd4c1b5466be103fb2bb2a225b1d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd4c1b5466be103fb2bb2a225b1d3a9">&#9670;&#160;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN master status register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<a id="ga08b4be0d626a00f26bc295b379b3bba6" name="ga08b4be0d626a00f26bc295b379b3bba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b4be0d626a00f26bc295b379b3bba6">&#9670;&#160;</a></span>OAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address 1 register, Address offset: 0x08 </p>

</div>
</div>
<a id="gab5c57ffed0351fa064038939a6c0bbf6" name="gab5c57ffed0351fa064038939a6c0bbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c57ffed0351fa064038939a6c0bbf6">&#9670;&#160;</a></span>OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address 2 register, Address offset: 0x0C </p>

</div>
</div>
<a id="gaadec05237ee04c5a913c7ca9cd944f38" name="gaadec05237ee04c5a913c7ca9cd944f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadec05237ee04c5a913c7ca9cd944f38">&#9670;&#160;</a></span>OBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH Option byte register, Address offset: 0x1C </p>

</div>
</div>
<a id="gabff7fffd2b5a718715a130006590c75c" name="gabff7fffd2b5a718715a130006590c75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff7fffd2b5a718715a130006590c75c">&#9670;&#160;</a></span>ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output data register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="ga4686388b1cd45bca2ef737f1d614a8e7" name="ga4686388b1cd45bca2ef737f1d614a8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4686388b1cd45bca2ef737f1d614a8e7">&#9670;&#160;</a></span>OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 1, Address offset: 0x60 </p>

</div>
</div>
<a id="ga7e0eef00d32be4b39e71068425dbdcb1" name="ga7e0eef00d32be4b39e71068425dbdcb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0eef00d32be4b39e71068425dbdcb1">&#9670;&#160;</a></span>OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 2, Address offset: 0x64 </p>

</div>
</div>
<a id="ga66d997b210433aa8f57b2405cf895d2d" name="ga66d997b210433aa8f57b2405cf895d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d997b210433aa8f57b2405cf895d2d">&#9670;&#160;</a></span>OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 3, Address offset: 0x68 </p>

</div>
</div>
<a id="gafe206e635f30b7b29f9e538b12247149" name="gafe206e635f30b7b29f9e538b12247149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe206e635f30b7b29f9e538b12247149">&#9670;&#160;</a></span>OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 4, Address offset: 0x6C </p>

</div>
</div>
<a id="gafc4900646681dfe1ca43133d376c4423" name="gafc4900646681dfe1ca43133d376c4423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4900646681dfe1ca43133d376c4423">&#9670;&#160;</a></span>OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option key register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga75ade4a9b3d40781fd80ce3e6589e98b" name="ga75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&#160;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

</div>
</div>
<a id="ga328d16cc6213783ede54e4059ffd50a3" name="ga328d16cc6213783ede54e4059ffd50a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328d16cc6213783ede54e4059ffd50a3">&#9670;&#160;</a></span>OSPEEDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output speed register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="ga9543592bda60cb5261075594bdeedac9" name="ga9543592bda60cb5261075594bdeedac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9543592bda60cb5261075594bdeedac9">&#9670;&#160;</a></span>OTYPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output type register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<a id="ga9c1bc909ec5ed32df45444488ea6668b" name="ga9c1bc909ec5ed32df45444488ea6668b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c1bc909ec5ed32df45444488ea6668b">&#9670;&#160;</a></span>PATT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C </p>

</div>
</div>
<a id="gaba03fea9c1bb2242d963e29f1b94d25e" name="gaba03fea9c1bb2242d963e29f1b94d25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba03fea9c1bb2242d963e29f1b94d25e">&#9670;&#160;</a></span>PATT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C </p>

</div>
</div>
<a id="ga955cad1aab7fb2d5b6e216cb29b5e7e2" name="ga955cad1aab7fb2d5b6e216cb29b5e7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga955cad1aab7fb2d5b6e216cb29b5e7e2">&#9670;&#160;</a></span>PATT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card Attribute memory space timing register 4, Address offset: 0xAC </p>

</div>
</div>
<a id="gab0cb1d704ee64c62ad5be55522a2683a" name="gab0cb1d704ee64c62ad5be55522a2683a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0cb1d704ee64c62ad5be55522a2683a">&#9670;&#160;</a></span>PCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register 2, Address offset: 0x60 </p>

</div>
</div>
<a id="ga73861fa74b83973fa1b5f92735c042ef" name="ga73861fa74b83973fa1b5f92735c042ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73861fa74b83973fa1b5f92735c042ef">&#9670;&#160;</a></span>PCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register 3, Address offset: 0x80 </p>

</div>
</div>
<a id="ga2f02e7acfbd7e549ede84633215eb6a1" name="ga2f02e7acfbd7e549ede84633215eb6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f02e7acfbd7e549ede84633215eb6a1">&#9670;&#160;</a></span>PCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card control register 4, Address offset: 0xA0 </p>

</div>
</div>
<a id="gaf427631ab4515bb1f16bf5869682c18b" name="gaf427631ab4515bb1f16bf5869682c18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf427631ab4515bb1f16bf5869682c18b">&#9670;&#160;</a></span>PECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PEC register, Address offset: 0x20 </p>

</div>
</div>
<a id="gac53cd7a08093a4ae8f4de4bcff67a64f" name="gac53cd7a08093a4ae8f4de4bcff67a64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac53cd7a08093a4ae8f4de4bcff67a64f">&#9670;&#160;</a></span>PIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card I/O space timing register 4, Address offset: 0xB0 </p>

</div>
</div>
<a id="ga2e5a7a96de68a6612affa6df8c309c3d" name="ga2e5a7a96de68a6612affa6df8c309c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e5a7a96de68a6612affa6df8c309c3d">&#9670;&#160;</a></span>PMEM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register 2, Address offset: 0x68 </p>

</div>
</div>
<a id="gaba8981e4f06cfb3db7d9959242052f80" name="gaba8981e4f06cfb3db7d9959242052f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba8981e4f06cfb3db7d9959242052f80">&#9670;&#160;</a></span>PMEM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register 3, Address offset: 0x88 </p>

</div>
</div>
<a id="ga3f82cc749845fb0dd7dfa8121d96b663" name="ga3f82cc749845fb0dd7dfa8121d96b663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f82cc749845fb0dd7dfa8121d96b663">&#9670;&#160;</a></span>PMEM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card Common memory space timing register 4, Address offset: 0xA8 </p>

</div>
</div>
<a id="ga9037a11797290aef4ac48048c07e2e89" name="ga9037a11797290aef4ac48048c07e2e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9037a11797290aef4ac48048c07e2e89">&#9670;&#160;</a></span>POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC polynomial register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaf8d25514079514d38c104402f46470af" name="gaf8d25514079514d38c104402f46470af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d25514079514d38c104402f46470af">&#9670;&#160;</a></span>PR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Pending register, Address offset: 0x14 </p>

</div>
</div>
<a id="gaf8d25514079514d38c104402f46470af" name="gaf8d25514079514d38c104402f46470af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d25514079514d38c104402f46470af">&#9670;&#160;</a></span>PR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Prescaler register, Address offset: 0x04 </p>

</div>
</div>
<a id="gafa9403cd8cce41e2f668bb31b5821efa" name="gafa9403cd8cce41e2f668bb31b5821efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9403cd8cce41e2f668bb31b5821efa">&#9670;&#160;</a></span>PR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Pending register, Address offset: 0x34 </p>

</div>
</div>
<a id="gac9b4c6c5b29f3461ce3f875eea69f35b" name="gac9b4c6c5b29f3461ce3f875eea69f35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9b4c6c5b29f3461ce3f875eea69f35b">&#9670;&#160;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC prescaler register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga9d4c753f09cbffdbe5c55008f0e8b180" name="ga9d4c753f09cbffdbe5c55008f0e8b180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d4c753f09cbffdbe5c55008f0e8b180">&#9670;&#160;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

</div>
</div>
<a id="gabeed38529bd7b8de082e490e5d4f1727" name="gabeed38529bd7b8de082e490e5d4f1727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeed38529bd7b8de082e490e5d4f1727">&#9670;&#160;</a></span>PUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port pull-up/pull-down register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="gaa1b1b7107fcf35abe39d20f5dfc230ee" name="gaa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&#160;</a></span>RCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CCM SRAM protection register, Address offset: 0x04 </p>

</div>
</div>
<a id="gaa1b1b7107fcf35abe39d20f5dfc230ee" name="gaa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&#160;</a></span>RCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga7f11f42ba9d3bc5cd4a4f5ea0214608e" name="ga7f11f42ba9d3bc5cd4a4f5ea0214608e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f11f42ba9d3bc5cd4a4f5ea0214608e">&#9670;&#160;</a></span>RDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data high register </p>

</div>
</div>
<a id="gae1c569688eedd49219cd505b9c22121b" name="gae1c569688eedd49219cd505b9c22121b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c569688eedd49219cd505b9c22121b">&#9670;&#160;</a></span>RDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data low register </p>

</div>
</div>
<a id="gae708f301b866ad2a81ed39efba639aab" name="gae708f301b866ad2a81ed39efba639aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae708f301b866ad2a81ed39efba639aab">&#9670;&#160;</a></span>RDP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte Read protection, Address offset: 0x00 </p>

</div>
</div>
<a id="gac3397c07a89d7e7c051e37b6d628fdbb" name="gac3397c07a89d7e7c051e37b6d628fdbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3397c07a89d7e7c051e37b6d628fdbb">&#9670;&#160;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Receive Data register, Address offset: 0x24 </p>

</div>
</div>
<a id="ga9563d8a88d0db403b8357331bea83a2e" name="ga9563d8a88d0db403b8357331bea83a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9563d8a88d0db403b8357331bea83a2e">&#9670;&#160;</a></span>RDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox data length control and time stamp register </p>

</div>
</div>
<a id="ga0e5030971ec1bfd3101f83f546493c83" name="ga0e5030971ec1bfd3101f83f546493c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5030971ec1bfd3101f83f546493c83">&#9670;&#160;</a></span>RESERVED <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, ADC1/3 base address + 0x304 <br  />
 </p>

</div>
</div>
<a id="ga0e5030971ec1bfd3101f83f546493c83" name="ga0e5030971ec1bfd3101f83f546493c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5030971ec1bfd3101f83f546493c83">&#9670;&#160;</a></span>RESERVED <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x010 <br  />
 </p>

</div>
</div>
<a id="ga563d641ef16f769a56b9683fff35c517" name="ga563d641ef16f769a56b9683fff35c517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga563d641ef16f769a56b9683fff35c517">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x020 - 0x17F <br  />
 </p>

</div>
</div>
<a id="gaa7d2bd5481ee985778c410a7e5826b71" name="gaa7d2bd5481ee985778c410a7e5826b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d2bd5481ee985778c410a7e5826b71">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x05 </p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x70 <br  />
 </p>

</div>
</div>
<a id="gab08951d2511e8867d6f97c25bde8848b" name="gab08951d2511e8867d6f97c25bde8848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08951d2511e8867d6f97c25bde8848b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="gab234cb4952ccf50c24a841b3f2f28a91" name="gab234cb4952ccf50c24a841b3f2f28a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab234cb4952ccf50c24a841b3f2f28a91">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x01C <br  />
 </p>

</div>
</div>
<a id="ga3eee475e36c3753cb1b0e4a09e1e714c" name="ga3eee475e36c3753cb1b0e4a09e1e714c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eee475e36c3753cb1b0e4a09e1e714c">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1D0 - 0x1FF <br  />
 </p>

</div>
</div>
<a id="ga8249a3955aace28d92109b391311eb30" name="ga8249a3955aace28d92109b391311eb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8249a3955aace28d92109b391311eb30">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 <br  />
 </p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x78 <br  />
 </p>

</div>
</div>
<a id="ga4ef165756193844225b702fa0db10196" name="ga4ef165756193844225b702fa0db10196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef165756193844225b702fa0db10196">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x20 </p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14 </p>

</div>
</div>
<a id="ga8249a3955aace28d92109b391311eb30" name="ga8249a3955aace28d92109b391311eb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8249a3955aace28d92109b391311eb30">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x26 <br  />
 </p>

</div>
</div>
<a id="gabd0cb7c1fef737616a25adb37ef909bd" name="gabd0cb7c1fef737616a25adb37ef909bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd0cb7c1fef737616a25adb37ef909bd">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gad27d681ae55adb5416135a3af970951f" name="gad27d681ae55adb5416135a3af970951f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad27d681ae55adb5416135a3af970951f">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x40 </p>

</div>
</div>
<a id="gac700d1c09e7ebce48235c2286568ee8c" name="gac700d1c09e7ebce48235c2286568ee8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac700d1c09e7ebce48235c2286568ee8c">&#9670;&#160;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x44 </p>

</div>
</div>
<a id="ga185d4c4bab494f7deafd72795e9bedcb" name="ga185d4c4bab494f7deafd72795e9bedcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga185d4c4bab494f7deafd72795e9bedcb">&#9670;&#160;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C </p>

</div>
</div>
<a id="ga3d884f2b858b46fcd8745e25fd026a6e" name="ga3d884f2b858b46fcd8745e25fd026a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d884f2b858b46fcd8745e25fd026a6e">&#9670;&#160;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50 </p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02C <br  />
 </p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x208 <br  />
 </p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0C </p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C <br  />
 </p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x7C <br  />
 </p>

</div>
</div>
<a id="gad01f74049d54369c31f8d545194d87a3" name="gad01f74049d54369c31f8d545194d87a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad01f74049d54369c31f8d545194d87a3">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x24 </p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1C </p>

</div>
</div>
<a id="ga5573848497a716a9947fd87487709feb" name="ga5573848497a716a9947fd87487709feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5573848497a716a9947fd87487709feb">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2A <br  />
 </p>

</div>
</div>
<a id="ga44086b7a050f78b2148a60945e477293" name="ga44086b7a050f78b2148a60945e477293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44086b7a050f78b2148a60945e477293">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x044 <br  />
 </p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x210 <br  />
 </p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x90 <br  />
 </p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

</div>
</div>
<a id="ga73aa1eb05d9f4581a6efe7a8e919bcbf" name="ga73aa1eb05d9f4581a6efe7a8e919bcbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73aa1eb05d9f4581a6efe7a8e919bcbf">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gac0018930ee9f18afda25b695b9a4ec16" name="gac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x048 <br  />
 </p>

</div>
</div>
<a id="gac0018930ee9f18afda25b695b9a4ec16" name="gac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x218 <br  />
 </p>

</div>
</div>
<a id="ga9346ae7b3c11c89c5953bedf65dcf19e" name="ga9346ae7b3c11c89c5953bedf65dcf19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9346ae7b3c11c89c5953bedf65dcf19e">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28 </p>

</div>
</div>
<a id="gac0018930ee9f18afda25b695b9a4ec16" name="gac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x2C </p>

</div>
</div>
<a id="ga27f713a0ca762e5fd478a66a82f39a36" name="ga27f713a0ca762e5fd478a66a82f39a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f713a0ca762e5fd478a66a82f39a36">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga4d484226152db4b8f28b4ef77cbbd0f4" name="ga4d484226152db4b8f28b4ef77cbbd0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d484226152db4b8f28b4ef77cbbd0f4">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x050 - 0x05C <br  />
 </p>

</div>
</div>
<a id="gad2cc1bcf210515d6f5a416d3f17313c5" name="gad2cc1bcf210515d6f5a416d3f17313c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2cc1bcf210515d6f5a416d3f17313c5">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x220-0x23F <br  />
 </p>

</div>
</div>
<a id="gab3e6598d0d060052b481aef7079a814a" name="gab3e6598d0d060052b481aef7079a814a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3e6598d0d060052b481aef7079a814a">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2C </p>

</div>
</div>
<a id="ga71145eb8e6d24d871c231d38f2ff49f7" name="ga71145eb8e6d24d871c231d38f2ff49f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71145eb8e6d24d871c231d38f2ff49f7">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga946d42f434b750bab9f7bfafbc4babba" name="ga946d42f434b750bab9f7bfafbc4babba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga946d42f434b750bab9f7bfafbc4babba">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x070 - 0x07C <br  />
 </p>

</div>
</div>
<a id="ga5a881909ff777bbcbec0d5c3be80422a" name="ga5a881909ff777bbcbec0d5c3be80422a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a881909ff777bbcbec0d5c3be80422a">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30 </p>

</div>
</div>
<a id="gaf6264c920c71ea17140e0f673bd2f9ca" name="gaf6264c920c71ea17140e0f673bd2f9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6264c920c71ea17140e0f673bd2f9ca">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga4bf11fc3565e7f65a77fa44853f90c51" name="ga4bf11fc3565e7f65a77fa44853f90c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf11fc3565e7f65a77fa44853f90c51">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x090 - 0x09C <br  />
 </p>

</div>
</div>
<a id="ga313090671a4d12d573db4e81d48e8b69" name="ga313090671a4d12d573db4e81d48e8b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga313090671a4d12d573db4e81d48e8b69">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x34 </p>

</div>
</div>
<a id="ga6be3d40baea405ecaf6b38462357dac0" name="ga6be3d40baea405ecaf6b38462357dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be3d40baea405ecaf6b38462357dac0">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C <br  />
 </p>

</div>
</div>
<a id="gad90234c865dfa6db09945a2653e304c4" name="gad90234c865dfa6db09945a2653e304c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90234c865dfa6db09945a2653e304c4">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaf9aea66fa3452ae47d2b938898b1c094" name="gaf9aea66fa3452ae47d2b938898b1c094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9aea66fa3452ae47d2b938898b1c094">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A8 <br  />
 </p>

</div>
</div>
<a id="ga2e60bc2eefc18398fb2459d1b44453e5" name="ga2e60bc2eefc18398fb2459d1b44453e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e60bc2eefc18398fb2459d1b44453e5">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x38 </p>

</div>
</div>
<a id="gadcfbdb4bcad575e5ed423803e0a0b321" name="gadcfbdb4bcad575e5ed423803e0a0b321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfbdb4bcad575e5ed423803e0a0b321">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gad5e6ea0a37a7f654716cd4036ad9d54a" name="gad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0AC <br  />
 </p>

</div>
</div>
<a id="gad3879dc8ccdeed89bc8801b4ad78952e" name="gad3879dc8ccdeed89bc8801b4ad78952e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3879dc8ccdeed89bc8801b4ad78952e">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x3C </p>

</div>
</div>
<a id="gac72f7489a9d2c795bce1158ee23e78f3" name="gac72f7489a9d2c795bce1158ee23e78f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72f7489a9d2c795bce1158ee23e78f3">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaaa3240660b9b6f379ecdffd4d440f726" name="gaaa3240660b9b6f379ecdffd4d440f726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3240660b9b6f379ecdffd4d440f726">&#9670;&#160;</a></span>RESERVEDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga952c408bacd5ee662017440986eca043" name="ga952c408bacd5ee662017440986eca043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952c408bacd5ee662017440986eca043">&#9670;&#160;</a></span>RESERVEDB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga9af23dac80d50cdf937b9fbbc4add948" name="ga9af23dac80d50cdf937b9fbbc4add948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af23dac80d50cdf937b9fbbc4add948">&#9670;&#160;</a></span>RESERVEDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="ga2eaf7996b107c6bf4c1930b05241420c" name="ga2eaf7996b107c6bf4c1930b05241420c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eaf7996b107c6bf4c1930b05241420c">&#9670;&#160;</a></span>RESERVEDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="gaccf4141cee239380d0ad4634ee21dbf6" name="gaccf4141cee239380d0ad4634ee21dbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf4141cee239380d0ad4634ee21dbf6">&#9670;&#160;</a></span>RF0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO 0 register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="ga02b589bb589df4f39e549dca4d5abb08" name="ga02b589bb589df4f39e549dca4d5abb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b589bb589df4f39e549dca4d5abb08">&#9670;&#160;</a></span>RF1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO 1 register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="ga0acc8eb90b17bef5b9e03c7ddaacfb0b" name="ga0acc8eb90b17bef5b9e03c7ddaacfb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0acc8eb90b17bef5b9e03c7ddaacfb0b">&#9670;&#160;</a></span>RIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN receive FIFO mailbox identifier register </p>

</div>
</div>
<a id="ga7015e1046dbd3ea8783b33dc11a69e52" name="ga7015e1046dbd3ea8783b33dc11a69e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7015e1046dbd3ea8783b33dc11a69e52">&#9670;&#160;</a></span>RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Reload register, Address offset: 0x08 </p>

</div>
</div>
<a id="gaab90d7451f8af4b6e6fd1de6c72d8f22" name="gaab90d7451f8af4b6e6fd1de6c72d8f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab90d7451f8af4b6e6fd1de6c72d8f22">&#9670;&#160;</a></span>RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Request register, Address offset: 0x18 </p>

</div>
</div>
<a id="gaf702fd1614d8606cf715e9f961f2e381" name="gaf702fd1614d8606cf715e9f961f2e381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf702fd1614d8606cf715e9f961f2e381">&#9670;&#160;</a></span>RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Receiver Time Out register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga0d952a17455687d6e9053730d028fa1d" name="ga0d952a17455687d6e9053730d028fa1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d952a17455687d6e9053730d028fa1d">&#9670;&#160;</a></span>RTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising trigger selection register , Address offset: 0x08 </p>

</div>
</div>
<a id="ga07bacdf23d9c3a8692d99cc2930c1ed1" name="ga07bacdf23d9c3a8692d99cc2930c1ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07bacdf23d9c3a8692d99cc2930c1ed1">&#9670;&#160;</a></span>RTSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising trigger selection register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga2cf9dcd9008924334f20f0dc6b57042e" name="ga2cf9dcd9008924334f20f0dc6b57042e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf9dcd9008924334f20f0dc6b57042e">&#9670;&#160;</a></span>RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Rx CRC register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga9bf29a9104cb5569823ab892174f9c8c" name="ga9bf29a9104cb5569823ab892174f9c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf29a9104cb5569823ab892174f9c8c">&#9670;&#160;</a></span>RXDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Receive data register, Address offset: 0x24 </p>

</div>
</div>
<a id="gafdef128e1ffe70acd7033674f7980967" name="gafdef128e1ffe70acd7033674f7980967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdef128e1ffe70acd7033674f7980967">&#9670;&#160;</a></span>sFIFOMailBox</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a> sFIFOMailBox</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </p>

</div>
</div>
<a id="gaef658b2e9c6484d0c0f6202d627277fd" name="gaef658b2e9c6484d0c0f6202d627277fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef658b2e9c6484d0c0f6202d627277fd">&#9670;&#160;</a></span>sFilterRegister</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Filter Register, Address offset: 0x240-0x31C <br  />
 </p>

</div>
</div>
<a id="ga2372c05a6c5508e0a9adada793f68b4f" name="ga2372c05a6c5508e0a9adada793f68b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2372c05a6c5508e0a9adada793f68b4f">&#9670;&#160;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC shift control register, Address offset: 0x2C </p>

</div>
</div>
<a id="ga2870732a4fc2ecd7bbecfbcbbf5528b7" name="ga2870732a4fc2ecd7bbecfbcbbf5528b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2870732a4fc2ecd7bbecfbcbbf5528b7">&#9670;&#160;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

</div>
</div>
<a id="gaf9d6c604e365c7d9d7601bf4ef373498" name="gaf9d6c604e365c7d9d7601bf4ef373498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9d6c604e365c7d9d7601bf4ef373498">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 1, Address offset: 0x14 </p>

</div>
</div>
<a id="ga6ac83fae8377c7b7fcae50fa4211b0e8" name="ga6ac83fae8377c7b7fcae50fa4211b0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac83fae8377c7b7fcae50fa4211b0e8">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="ga3302e1bcfdfbbfeb58779d0761fb377c" name="ga3302e1bcfdfbbfeb58779d0761fb377c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3302e1bcfdfbbfeb58779d0761fb377c">&#9670;&#160;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 1, Address offset: 0x30 </p>

</div>
</div>
<a id="gaab440b0ad8631f5666dd32768a89cf60" name="gaab440b0ad8631f5666dd32768a89cf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab440b0ad8631f5666dd32768a89cf60">&#9670;&#160;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 2, Address offset: 0x34 </p>

</div>
</div>
<a id="ga97e40d9928fa25a5628d6442f0aa6c0f" name="ga97e40d9928fa25a5628d6442f0aa6c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e40d9928fa25a5628d6442f0aa6c0f">&#9670;&#160;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 3, Address offset: 0x38 </p>

</div>
</div>
<a id="ga95e53a6a23b0060a05a4a0f606bba7e9" name="ga95e53a6a23b0060a05a4a0f606bba7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e53a6a23b0060a05a4a0f606bba7e9">&#9670;&#160;</a></span>SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 4, Address offset: 0x3C </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC status register, Address offset: 0x34 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH status register, Address offset: 0x0C </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Status register, Address offset: 0x0C </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Status register, Address offset: 0x08 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Status register, Address offset: 0x08 </p>

</div>
</div>
<a id="ga89623ee198737b29dc0a803310605a83" name="ga89623ee198737b29dc0a803310605a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89623ee198737b29dc0a803310605a83">&#9670;&#160;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 </p>

</div>
</div>
<a id="gaf30c34f7c606cb9416a413ec5fa36491" name="gaf30c34f7c606cb9416a413ec5fa36491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30c34f7c606cb9416a413ec5fa36491">&#9670;&#160;</a></span>SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 </p>

</div>
</div>
<a id="ga8218d6e11dae5d4468c69303dec0b4fc" name="ga8218d6e11dae5d4468c69303dec0b4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8218d6e11dae5d4468c69303dec0b4fc">&#9670;&#160;</a></span>SR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PC Card FIFO status and interrupt register 4, Address offset: 0xA4 </p>

</div>
</div>
<a id="ga8a868e5e76b52ced04c536be3dee08ec" name="ga8a868e5e76b52ced04c536be3dee08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a868e5e76b52ced04c536be3dee08ec">&#9670;&#160;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC sub second register, Address offset: 0x28 </p>

</div>
</div>
<a id="gaf9bdf5d33749953f3c815e6c8dc84ec0" name="gaf9bdf5d33749953f3c815e6c8dc84ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9bdf5d33749953f3c815e6c8dc84ec0">&#9670;&#160;</a></span>sTxMailBox</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a> sTxMailBox</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </p>

</div>
</div>
<a id="ga9eae93b6cc13d4d25e12f2224e2369c9" name="ga9eae93b6cc13d4d25e12f2224e2369c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eae93b6cc13d4d25e12f2224e2369c9">&#9670;&#160;</a></span>SWIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software interrupt event register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga0e17561a663731942ae2a24ccfeda992" name="ga0e17561a663731942ae2a24ccfeda992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e17561a663731942ae2a24ccfeda992">&#9670;&#160;</a></span>SWIER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software interrupt event register, Address offset: 0x30 </p>

</div>
</div>
<a id="ga896bbb7153af0b67ad772360feaceeb4" name="ga896bbb7153af0b67ad772360feaceeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896bbb7153af0b67ad772360feaceeb4">&#9670;&#160;</a></span>SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC software trigger register, Address offset: 0x04 </p>

</div>
</div>
<a id="ga14d03244a7fda1d94b51ae9ed144ca12" name="ga14d03244a7fda1d94b51ae9ed144ca12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14d03244a7fda1d94b51ae9ed144ca12">&#9670;&#160;</a></span>TAFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC tamper and alternate function configuration register, Address offset: 0x40 </p>

</div>
</div>
<a id="ga90f7c1cf22683459c632d6040366eddf" name="ga90f7c1cf22683459c632d6040366eddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f7c1cf22683459c632d6040366eddf">&#9670;&#160;</a></span>TDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data high register </p>

</div>
</div>
<a id="gaded1359e1a32512910bff534d57ade68" name="gaded1359e1a32512910bff534d57ade68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded1359e1a32512910bff534d57ade68">&#9670;&#160;</a></span>TDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data low register </p>

</div>
</div>
<a id="gad6e9b50601cf364203668775f3f9032b" name="gad6e9b50601cf364203668775f3f9032b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e9b50601cf364203668775f3f9032b">&#9670;&#160;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Transmit Data register, Address offset: 0x28 </p>

</div>
</div>
<a id="gaed87bed042dd9523ce086119a3bab0ea" name="gaed87bed042dd9523ce086119a3bab0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed87bed042dd9523ce086119a3bab0ea">&#9670;&#160;</a></span>TDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN mailbox data length control and time stamp register </p>

</div>
</div>
<a id="ga95187d83f061ebbddd8668d0db3fbaa5" name="ga95187d83f061ebbddd8668d0db3fbaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95187d83f061ebbddd8668d0db3fbaa5">&#9670;&#160;</a></span>TIMEOUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Timeout register, Address offset: 0x14 </p>

</div>
</div>
<a id="ga5576a30ffbe0a0800ce7788610327677" name="ga5576a30ffbe0a0800ce7788610327677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5576a30ffbe0a0800ce7788610327677">&#9670;&#160;</a></span>TIMINGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Timing register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga6921aa1c578a7d17c6e0eb33a73b6630" name="ga6921aa1c578a7d17c6e0eb33a73b6630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6921aa1c578a7d17c6e0eb33a73b6630">&#9670;&#160;</a></span>TIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN TX mailbox identifier register </p>

</div>
</div>
<a id="ga63d179b7a36a715dce7203858d3be132" name="ga63d179b7a36a715dce7203858d3be132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63d179b7a36a715dce7203858d3be132">&#9670;&#160;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time register, Address offset: 0x00 </p>

</div>
</div>
<a id="ga8634248df172cd37d156a9d4df976a74" name="ga8634248df172cd37d156a9d4df976a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8634248df172cd37d156a9d4df976a74">&#9670;&#160;</a></span>TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog threshold register 1, Address offset: 0x20 </p>

</div>
</div>
<a id="ga29b9c5387e26932298f220236bd69dee" name="ga29b9c5387e26932298f220236bd69dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b9c5387e26932298f220236bd69dee">&#9670;&#160;</a></span>TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog threshold register 2, Address offset: 0x24 </p>

</div>
</div>
<a id="gaf3ffbe3e7e1def1ea3ed3d7e87f74d39" name="gaf3ffbe3e7e1def1ea3ed3d7e87f74d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ffbe3e7e1def1ea3ed3d7e87f74d39">&#9670;&#160;</a></span>TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog threshold register 3, Address offset: 0x28 </p>

</div>
</div>
<a id="gabeb6fb580a8fd128182aa9ba2738ac2c" name="gabeb6fb580a8fd128182aa9ba2738ac2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb6fb580a8fd128182aa9ba2738ac2c">&#9670;&#160;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>

</div>
</div>
<a id="ga87e3001757a0cd493785f1f3337dd0e8" name="ga87e3001757a0cd493785f1f3337dd0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e3001757a0cd493785f1f3337dd0e8">&#9670;&#160;</a></span>TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN transmit status register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="ga1d6c2bc4c067d6a64ef30d16a5925796" name="ga1d6c2bc4c067d6a64ef30d16a5925796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6c2bc4c067d6a64ef30d16a5925796">&#9670;&#160;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>

</div>
</div>
<a id="ga042059c8b4168681d6aecf30211dd7b8" name="ga042059c8b4168681d6aecf30211dd7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042059c8b4168681d6aecf30211dd7b8">&#9670;&#160;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>

</div>
</div>
<a id="gab4e4328504fd66285df8264d410deefd" name="gab4e4328504fd66285df8264d410deefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e4328504fd66285df8264d410deefd">&#9670;&#160;</a></span>TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Tx CRC register, Address offset: 0x18 </p>

</div>
</div>
<a id="gad7e8d785fff2acfeb8814e43bda8dd72" name="gad7e8d785fff2acfeb8814e43bda8dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8d785fff2acfeb8814e43bda8dd72">&#9670;&#160;</a></span>TXDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Transmit data register, Address offset: 0x28 </p>

</div>
</div>
<a id="ga67442d4e459bba2c40fa62914d78ec1e" name="ga67442d4e459bba2c40fa62914d78ec1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67442d4e459bba2c40fa62914d78ec1e">&#9670;&#160;</a></span>USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte user options, Address offset: 0x02 </p>

</div>
</div>
<a id="ga794a46a7a95dca7444f7a797a4f6aa2a" name="ga794a46a7a95dca7444f7a797a4f6aa2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794a46a7a95dca7444f7a797a4f6aa2a">&#9670;&#160;</a></span>WINR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WINR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Window register, Address offset: 0x10 </p>

</div>
</div>
<a id="ga6204786b050eb135fabb15784698e86e" name="ga6204786b050eb135fabb15784698e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6204786b050eb135fabb15784698e86e">&#9670;&#160;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC write protection register, Address offset: 0x24 </p>

</div>
</div>
<a id="gad43c7a196f0eef88b3038383c4f7d903" name="gad43c7a196f0eef88b3038383c4f7d903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad43c7a196f0eef88b3038383c4f7d903">&#9670;&#160;</a></span>WRP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 0, Address offset: 0x08 </p>

</div>
</div>
<a id="gac4e091dcb644dbb5d4a2c7aca7d4fe88" name="gac4e091dcb644dbb5d4a2c7aca7d4fe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e091dcb644dbb5d4a2c7aca7d4fe88">&#9670;&#160;</a></span>WRP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 1, Address offset: 0x0C </p>

</div>
</div>
<a id="ga05486d021c6761bf5a04f410a1c24e06" name="ga05486d021c6761bf5a04f410a1c24e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05486d021c6761bf5a04f410a1c24e06">&#9670;&#160;</a></span>WRP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 2, Address offset: 0x10 </p>

</div>
</div>
<a id="ga7d9c1634a4c6027e12345f25d9d15b4d" name="ga7d9c1634a4c6027e12345f25d9d15b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d9c1634a4c6027e12345f25d9d15b4d">&#9670;&#160;</a></span>WRP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option byte write protection 3, Address offset: 0x12 </p>

</div>
</div>
<a id="ga9bc0e514c0860e3c153a6cfa72bdf1c3" name="ga9bc0e514c0860e3c153a6cfa72bdf1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc0e514c0860e3c153a6cfa72bdf1c3">&#9670;&#160;</a></span>WRPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH Write register, Address offset: 0x20 </p>

</div>
</div>
<a id="gac5b3c8be61045a304d3076d4714d29f2" name="gac5b3c8be61045a304d3076d4714d29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b3c8be61045a304d3076d4714d29f2">&#9670;&#160;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="av_proj_2_bsw_2_m_cal_2_mcu_2core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7
</small></address>
</body>
</html>
