# contributed by Hou Rui

procsPerNode  = 4
cacheLineSize = 64

issue         = 4     # processor issue width
cpucore[0:$(procsPerNode)-1] = 'issueX' 

#<shared.conf> (contents below)

##############################
# SYSTEM                     #
##############################

NoMigration    = false
tech           = 0.10
pageSize       = 4096
fetchPolicy    = 'outorder'
issueWrongPath = true

technology = 'techParam'

###############################
# clock-panalyzer input       #
###############################
[techParam]
clockTreeStyle = 1    # 1 for Htree or 2 for balHtree
tech       = 70     # nm
frequency  = 2930e6      # Hz
skewBudget = 20      # in ps
areaOfChip = 200    # in mm^2
loadInClockNode = 20    # in pF
optimalNumberOfBuffer = 3

##############################
# PROCESSORS' CONFIGURATION  #
##############################

[issueX]
#frequency       = 5e9
areaFactor      = ($(issue)*$(issue)+0.1)/16  # Area compared to Alpha264 EV6
issueWrongPath = true
inorder         = false
fetchWidth      = 4 #$(issue)
instQueueSize   = 2*8 #2*$(issue)
issueWidth      = 4 #$(issue)
retireWidth     = 4 #$(issue)+1
decodeDelay     = 4 #6
renameDelay     = 3
#wakeupDelay     = 6                 # -> 6+3+6+1+1=17 branch mispred. penalty
maxBranches     = 64 # 16*$(issue)
bb4Cycle        = 1
maxIRequests    = 3 #4
interClusterLat = 3 #2
#intraClusterLat = 1
cluster[0]      = 'FXClusterIssueX'
cluster[1]      = 'FPClusterIssueX'
stForwardDelay  = 2 
maxLoads        = 48 
maxStores       = 32 
LSQBanks       = 2
robSize         = 128 
regFileDelay    = 3
intRegs         = 128 #32+36*$(issue)
fpRegs          = 64 #/64 #32+36*$(issue)
bpred           = 'BPredIssueX'
enableICache    = true
dtlb            = 'FXDTLB'
itlb            = 'FXITLB'
#dataSource      = "DMemory DL1"
dataSource      = "DataL1 DL1"
chptStreamBuf   = "ChptStream CS1"
instrSource     = "IMemory IL1"
stateSource     = "SMemory SL1"
ichpt           = 'CHPT'
OSType          = 'dummy'

#########
[CHPT]
Num = 1
Occ = 1

# integer functional units

[FXClusterIssueX]
wakeUpNumPorts= 4
wakeUpPortOccp= 1
winSize    = 16 #12*$(Issue)+32 # number of entries in window
recycleAt  = 'Execute'
schedNumPorts = 0 #4
schedPortOccp = 1
wakeupDelay   = 2 #3
schedDelay    = 2 #1 # Minimum latency like a intraClusterLat
iStoreLat  = 1
iStoreUnit =  'STIssuex' #'LDSTIssueX'
iLoadLat   = 1
iLoadUnit  =  'LDIssuex' #'LDSTIssueX'
iALULat    = 1
iALUUnit   = 'SALUIssueX' #'ALUIssueX'
iDivLat    = 12
iDivUnit   = 'CALUIssueX' #'ALUIssueX'
iMultLat   = 4
iMultUnit  = 'CALUIssueX' #'ALUIssueX'
iBJLat     = 1
iBJUnit    = 'BJIssueX' #'ALUIssueX'
iChptLat    = 1
iChptUnit   = 'CHPT'

[LDIssueX]
Num = 1
Occ = 1

[STIssueX]
Num = 1
Occ = 1
[SALUIssueX]
Num = 2 #2
Occ = 1

[CALUIssueX]
Num = 1 # 1
Occ = 1

[BJIssueX]
Num = 1
Occ = 1

#[LDSTIssueX]
#Num = $(issue)/3+1
#Occ = 1

#[ALUIssueX]
#Num = $(issue)/3+1
#Occ = 1

# floating point functional units

[FPClusterIssueX]
wakeUpNumPorts= 2 #4
wakeUpPortOccp= 1
winSize    = 16 #8*$(issue)
recycleAt  = 'Execute'
schedNumPorts = 0 #4
schedPortOccp = 1
wakeupDelay   = 2 #3
schedDelay    = 2 #1 # Minimum latency like a intraClusterLat
fpALULat   = 2 #1
fpALUUnit  = 'FPIssueX'
fpMultLat  = 4 # 2
fpMultUnit = 'FPIssueX'
fpDivLat   = 10
fpDivUnit  = 'FPIssueX'

[FPIssueX]
Num = 2 #$(issue)/2+1
Occ = 1

# branch prediction mechanism

[BPredIssueX]
type          = "hybrid"
bpred4Cycles  = 1
BTACDelay     = 4 #0
l1size        = 1
l2size        = 8*1024 #16*1024
l2Bits        = 1
historySize   = 11
Metasize      = 8*1024 #16*1024
MetaBits      = 2
localSize     = 8*1024 #16*1024
localBits     = 2
btbSize       = 2048
btbBsize      = 1
btbAssoc      = 2
btbReplPolicy = 'LRU'
btbHistory    = 0
rasSize       = 20 #32

# memory translation mechanism

[FXDTLB]
deviceType = 'tlb' #'cache'
size       =64*8 # 64*8
assoc      = 64 #4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'

[FXITLB]
deviceType = 'tlb' #'cache'
size       = 128*8 #64*8
assoc      = 128 # 4
bsize      = 8
numPorts   = 1 #2
replPolicy = 'LRU'

##############################
# MEMORY SUBSYSTEM           #
##############################

# instruction source
[IMemory]
deviceType    = 'icache'
size          = 32*1024
assoc         = 4
bsize         = $(cacheLineSize)
writePolicy   = 'WT'
replPolicy    = 'LRU'
numPorts      = 1
portOccp      = 1
hitDelay      = 4 
missDelay     = 4                # this number is added to the hitDelay
MSHR          = "iMSHR"
lowerLevel    = "L2 L2"

[iMSHR]
type = 'full'
size =16 #32
bsize = $(cacheLineSize)

# data source
#[DMemory]
[DataL1]
deviceType    = 'cache'
size          = 32*1024
assoc         = 8 
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 2                # one for L1, one for snooping
portOccp      = 2
hitDelay      = 4 #2
missDelay     = 4 #2               # exclusive, i.e., not added to hitDelay
displNotify   = false
MSHR          = "DMSHR"
lowerLevel    ="L2 L2"

[DMSHR]
type = 'single'
size = 16
bsize = $(cacheLineSize)

[ChptStream]
deviceType    = 'cache'
size          = 4*$(cacheLineSize)
assoc         = 1
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 1                # one for L1, one for snooping
portOccp      = 1
hitDelay      = 1
missDelay     = 1               # exclusive, i.e., not added to hitDelay
MSHR          = "CMSHR"
lowerLevel  = "MemoryBus MemBus shared"
#lowerLevel    ="L2L3DBus L2L3D shared"

[CMSHR]
type = 'single'
size = 2
bsize = $(cacheLineSize)

[SMemory]
deviceType   =  'cache'
blockName   = "Scache"
MSHR         = "SL1MSHR"
size         =8*1024 #4*1024
assoc        =  4 #8
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 3                # one for L1, one for snooping
portOccp      = 2
hitDelay      = 2
missDelay     = 2               # exclusive, i.e., not added to hitDelay
displNotify   = false
lowerLevel    ="L1L2DBus L1L2D shared"


[SL1MSHR]
type = 'single'
size = 64
bsize = $(cacheLineSize)

# shared L2
[L2]
deviceType    = 'smpcache'
inclusive     = false
size          = 256*1024
assoc         = 16 
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
protocol      = 'MESI'
numPorts      = 2        # one for L1, one for snooping
portOccp      = 1 
hitDelay      = 11 
missDelay     = 11                # exclusive, i.e., not added to hitDelay
MSHR          = 'L2MSHR'
lowerLevel    = "L2L3DBus L2L3D shared"
#lowerLevel    = "PBuff PBuff"

[L2MSHR]
size =  32
type = 'full' #'single'
bsize = $(cacheLineSize)

[PBuff]
deviceType  = 'prefbuff'
streamCache = 'PBuffStream'
buffCache   = 'PBuffBuff'
depth       = 1
missWindow  = 16
maxStride   = 512
hitDelay       = 3
missDelay      = 2
learnHitDelay  = 4
learnMissDelay = 6
#lowerLevel  = "AdvMem MemBus shared"
#lowerLevel  = "SystemBus MemBus shared"
#lowerLevel  = "SystemBus MemBus shared"
#lowerLevel  = "MemoryBus MemBus shared"
lowerLevel    = "L2L3DBus L2L3D shared"

[PBuffStream]
deviceType  = 'cache'
Size        = 16 * 8
Assoc       = 16
BSize       = 8
ReplPolicy  = 'LRU'
numPorts    = 2
portOccp    = 0

[PBuffBuff]
deviceType  = 'cache'
Size        = 16 * 1024
Assoc       = 4
BSize       = 32
ReplPolicy  = 'LRU'
numPorts    = 2
portOccp    = 0



# bus between L1s and L2
[L2L3DBus]
deviceType = 'systembus'
numPorts   = 1
portOccp   = 1                   # assuming 256 bit bus
delay      = 1
lowerLevel = "SharedL3 L3 shared"
BusEnergy = 0.03  # nJ
#lowerLevel = "MemoryBus MemoryBus"


[L2L3Bus]
deviceType = 'bus'
numPorts   = 1
portOccp   = 1                   # assuming 256 bit bus
delay      = 1
#lowerLevel = "MemoryBus MemoryBus"
#lowerLevel = "L2Cache L2"
lowerLevel = "SharedL3 L3 shared"


[SharedL3]
deviceType    = 'cache'
inclusive     = false
size          = 8*1024*1024
assoc         = 16  #8
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
#protocol      = 'MESI'
numPorts      = 1 #1 #2                # one for L1, one for snooping
portOccp      = 1 #2
hitDelay      = 50 # 10 # 8 #9
missDelay     = 50 #10 #11               # exclusive, i.e., not added to hitDelay
displNotify   = false
MSHR          = 'L3MSHR'
lowerLevel  = "MemoryBus MemBus shared"
#lowerLevel    = "PBuff PBuff"

[L3MSHR]
size =  128 # 64
type = 'full' #'single'
bsize = $(cacheLineSize)

[SystemBus]
deviceType    = 'bus'
numPorts      = 1
portOccp      = 1
delay         = 1
lowerLevel    = "MemoryBus MemoryBus"

[MemoryBus]
deviceType    = 'bus'
numPorts      = 1
portOccp      = 32 #$(cacheLineSize) / 4   # assuming 4 bytes/cycle bw 
delay         = 8 #15
lowerLevel    = "Memory Memory"

[Memory]
deviceType    = 'niceCache'
size          = 1024
assoc         = 1
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 1
portOccp      = 1
hitDelay      = 150 #180 #500 - 31  # 5.0GHz: 100ns is 500 cycles RTT - 16 busData 
missDelay     = 150 #180 #500 - 31  # - 15 memory bus => 500 - 31
MSHR          = "NoMSHR"
lowerLevel    = 'voidDevice'

[NoMSHR]
type = 'none'
#size = 128
size = 32
bsize = 64

[voidDevice]
deviceType    = 'void'


[FileSys]
#mount="/bin=/net/hp95/softarch/mipsroot/tools/bin/"
mount="/bin=/net/hp95/softarch/idoud/mipsroot/tools/bin:/lib=/net/hp95/softarch/idoud/mipsroot/tools/lib:/tools/=/net/hp95/softarch/idoud/mipsroot/tools/"

