============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  07:44:14 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)               launch                                         0 R 
reg_line_in_reg[3][1]/CP                                          0             0 R 
reg_line_in_reg[3][1]/Q          HS65_LS_DFPRQX18      24 98.9  159  +253     253 F 
gen_filter[16].U_S0/e0[1] 
  csa_tree_U_S0_add_18_10_groupi/in_0[1] 
    g142/A                                                             +0     253   
    g142/Z                       HS65_LS_IVX9           1  4.1   49   +65     318 R 
    g139/B0                                                            +0     318   
    g139/S0                      HS65_LS_HA1X4          1  5.4   48  +153     471 F 
    g231/CI                                                            +0     472   
    g231/CO                      HS65_LS_FA1X4          1  6.6   65  +155     626 F 
    g230/A0                                                            +0     627   
    g230/CO                      HS65_LS_FA1X4          1  6.6   64  +168     794 F 
    g229/A0                                                            +0     794   
    g229/CO                      HS65_LS_FA1X4          1  6.6   64  +167     962 F 
    g228/A0                                                            +0     962   
    g228/CO                      HS65_LS_FA1X4          1  6.6   64  +167    1129 F 
    g227/A0                                                            +0    1129   
    g227/CO                      HS65_LS_FA1X4          1  6.6   64  +167    1296 F 
    g226/A0                                                            +0    1296   
    g226/CO                      HS65_LS_FA1X4          1  6.6   64  +167    1463 F 
    g225/A0                                                            +0    1463   
    g225/S0                      HS65_LS_FA1X4          1  5.4   58  +227    1690 R 
  csa_tree_U_S0_add_18_10_groupi/out_0[10] 
  addinc_U_S2_add_18_16/A[10] 
    g245/CI                                                            +0    1690   
    g245/S0                      HS65_LS_FA1X4          1  5.4   57  +224    1915 R 
  addinc_U_S2_add_18_16/Z[10] 
  csa_tree_U_s3_add_18_10_groupi/in_0[10] 
    g1123/CI                                                           +0    1915   
    g1123/S0                     HS65_LS_FA1X4          1  6.6   64  +228    2143 R 
    g1106/A0                                                           +0    2144   
    g1106/S0                     HS65_LS_FA1X4          1  6.4   61  +209    2352 F 
    g282/B0                                                            +0    2352   
    g282/CO                      HS65_LS_FA1X4          1  6.6   64  +167    2519 F 
    g281/A0                                                            +0    2519   
    g281/CO                      HS65_LS_FA1X4          1  6.6   64  +167    2686 F 
    g280/A0                                                            +0    2686   
    g280/CO                      HS65_LS_FA1X4          1  6.6   64  +167    2853 F 
    g279/A0                                                            +0    2854   
    g279/CO                      HS65_LS_FA1X4          1  6.6   64  +167    3021 F 
    g278/A0                                                            +0    3021   
    g278/CO                      HS65_LS_FA1X4          1  6.3   62  +166    3186 F 
    g277/A                                                             +0    3186   
    g277/Z                       HS65_LSS_XOR3X2        1  3.8   93  +156    3343 F 
  csa_tree_U_s3_add_18_10_groupi/out_0[15] 
gen_filter[16].U_S0/f1[9] 
reg_out_inter_reg[48][9]/D  <<<  HS65_LS_DFPRQX4                       +0    3343   
reg_out_inter_reg[48][9]/CP      setup                            0  +137    3480 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)               capture                                     5880 R 
                                 adjustments                         -100    5780   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    2300ps 
Start-point  : reg_line_in_reg[3][1]/CP
End-point    : reg_out_inter_reg[48][9]/D
