{"vcs1":{"timestamp_begin":1731067534.399136545, "rt":2.64, "ut":1.44, "st":0.29}}
{"vcselab":{"timestamp_begin":1731067537.124159579, "rt":2.13, "ut":0.25, "st":0.19}}
{"link":{"timestamp_begin":1731067539.333893037, "rt":0.35, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731067533.720893590}
{"VCS_COMP_START_TIME": 1731067533.720893590}
{"VCS_COMP_END_TIME": 1731067543.278263220}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 334920}}
{"stitch_vcselab": {"peak_mem": 231624}}
