--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml BLOCK_RAM.twx BLOCK_RAM.ncd -o BLOCK_RAM.twr BLOCK_RAM.pcf

Design file:              BLOCK_RAM.ncd
Physical constraint file: BLOCK_RAM.pcf
Device,package,speed:     xc3s500e,vq100,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ADDR<0>     |    1.483(R)|    1.189(R)|CLK_BUFGP         |   0.000|
ADDR<1>     |    1.917(R)|    1.071(R)|CLK_BUFGP         |   0.000|
DATA_IN<0>  |    0.669(R)|    0.873(R)|CLK_BUFGP         |   0.000|
DATA_IN<1>  |    0.168(R)|    1.274(R)|CLK_BUFGP         |   0.000|
DATA_IN<2>  |    0.344(R)|    1.135(R)|CLK_BUFGP         |   0.000|
DATA_IN<3>  |    0.706(R)|    0.845(R)|CLK_BUFGP         |   0.000|
DATA_IN<4>  |   -0.132(R)|    1.516(R)|CLK_BUFGP         |   0.000|
DATA_IN<5>  |    0.320(R)|    1.154(R)|CLK_BUFGP         |   0.000|
DATA_IN<6>  |    0.447(R)|    1.051(R)|CLK_BUFGP         |   0.000|
DATA_IN<7>  |    0.396(R)|    1.092(R)|CLK_BUFGP         |   0.000|
WR_EN       |    2.551(R)|    0.544(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |    8.246(R)|CLK_BUFGP         |   0.000|
DATA_OUT<1> |    8.074(R)|CLK_BUFGP         |   0.000|
DATA_OUT<2> |    8.212(R)|CLK_BUFGP         |   0.000|
DATA_OUT<3> |    7.835(R)|CLK_BUFGP         |   0.000|
DATA_OUT<4> |    8.080(R)|CLK_BUFGP         |   0.000|
DATA_OUT<5> |    8.167(R)|CLK_BUFGP         |   0.000|
DATA_OUT<6> |    8.173(R)|CLK_BUFGP         |   0.000|
DATA_OUT<7> |    8.670(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADDR<0>        |DATA_OUT<0>    |    6.500|
ADDR<0>        |DATA_OUT<1>    |    7.025|
ADDR<0>        |DATA_OUT<2>    |    6.376|
ADDR<0>        |DATA_OUT<3>    |    7.275|
ADDR<0>        |DATA_OUT<4>    |    7.515|
ADDR<0>        |DATA_OUT<5>    |    6.326|
ADDR<0>        |DATA_OUT<6>    |    7.119|
ADDR<0>        |DATA_OUT<7>    |    6.919|
ADDR<1>        |DATA_OUT<0>    |    6.556|
ADDR<1>        |DATA_OUT<1>    |    7.481|
ADDR<1>        |DATA_OUT<2>    |    7.399|
ADDR<1>        |DATA_OUT<3>    |    7.709|
ADDR<1>        |DATA_OUT<4>    |    7.920|
ADDR<1>        |DATA_OUT<5>    |    7.320|
ADDR<1>        |DATA_OUT<6>    |    7.546|
ADDR<1>        |DATA_OUT<7>    |    6.946|
---------------+---------------+---------+


Analysis completed Thu Feb 26 18:23:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



