<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 45225 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;239835000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 240015 ns : File &quot;D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP.autotb.v&quot; Line 864&#xD;&#xA;run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.004 ; gain = 0.000&#xD;&#xA;## quit" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:41.406+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24285 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.666+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24225 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.098+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24165 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.093+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24165 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.088+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24105 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.083+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24105 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.069+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24045 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.064+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 24045 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.059+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23985 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.054+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23925001 ps  Iteration: 13  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dmul_64ns_64ns_64_3_max_dsp_1_U64/TOP_dmul_64ns_64ns_64_3_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.049+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23925001 ps  Iteration: 13  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dmul_64ns_64ns_64_3_max_dsp_1_U63/TOP_dmul_64ns_64ns_64_3_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.043+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23925 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.038+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23295 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:35.033+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23235 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.972+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23175 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.967+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23175 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.962+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23115 ns  Iteration: 27  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.957+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23115 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.952+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 23055 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.947+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 22995 ns  Iteration: 27  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.942+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_address0 -into $return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_xxr -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_xxi -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_Y_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_7_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_6_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_5_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_4_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_3_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_2_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_1_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/Y_0_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/out_r_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/out_r_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/out_r_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/out_r_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxi_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxi_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxi_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxi_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxr_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxr_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxr_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/xxr_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config TOP.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;165000&quot;" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:02:34.937+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dsqrt_64ns_64ns_64_7_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="MIMO" solutionName="solution1" date="2022-05-26T00:01:33.963+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
