INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/ram_12x16/sim/ram_12x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_12x16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
