// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/01/2019 18:49:15"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3FPGA (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX6,
	HEX7,
	LEDR,
	KEY,
	SW);
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[17:0] LEDR;
input 	[1:0] KEY;
input 	[2:0] SW;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LC3FPGA_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \KEY[1]~input_o ;
wire \SW[2]~input_o ;
wire \KEY[0]~input_o ;
wire \processor|FSM|Equal1~1_combout ;
wire \processor|FSM|next_state[1]~6_combout ;
wire \processor|FSM|Equal1~0_combout ;
wire \processor|FSM|Equal0~0_combout ;
wire \processor|pc|PC_inc[0]~45_combout ;
wire \processor|FSM|Selector4~7_combout ;
wire \processor|FSM|Selector4~8_combout ;
wire \state_disp2|SYNTHESIZED_WIRE_17~0_combout ;
wire \processor|FSM|Selector4~4_combout ;
wire \processor|FSM|Selector4~5_combout ;
wire \processor|FSM|Selector4~6_combout ;
wire \processor|FSM|ldPC~q ;
wire \processor|pc|PC_inc[1]~15_combout ;
wire \processor|pc|PC_inc[1]~16 ;
wire \processor|pc|PC_inc[2]~17_combout ;
wire \processor|pc|PC_inc[2]~18 ;
wire \processor|pc|PC_inc[3]~19_combout ;
wire \processor|pc|PC_inc[3]~20 ;
wire \processor|pc|PC_inc[4]~21_combout ;
wire \processor|pc|PC_inc[4]~22 ;
wire \processor|pc|PC_inc[5]~23_combout ;
wire \processor|pc|PC_inc[5]~24 ;
wire \processor|pc|PC_inc[6]~25_combout ;
wire \processor|pc|PC_inc[6]~26 ;
wire \processor|pc|PC_inc[7]~27_combout ;
wire \processor|pc|PC_inc[7]~28 ;
wire \processor|pc|PC_inc[8]~29_combout ;
wire \processor|FSM|Selector2~2_combout ;
wire \processor|FSM|Selector2~3_combout ;
wire \processor|FSM|Selector2~4_combout ;
wire \processor|FSM|Selector2~5_combout ;
wire \processor|FSM|Selector2~6_combout ;
wire \processor|FSM|Selector2~7_combout ;
wire \processor|FSM|Selector2~9_combout ;
wire \processor|FSM|Selector2~1_combout ;
wire \processor|FSM|Selector2~8_combout ;
wire \processor|FSM|Selector2~10_combout ;
wire \processor|FSM|enaALU~q ;
wire \processor|FSM|Selector3~0_combout ;
wire \~GND~combout ;
wire \processor|FSM|enaMARM~2_combout ;
wire \processor|FSM|next_state[1]~11_combout ;
wire \processor|FSM|enaMARM~1_combout ;
wire \state_disp1|SYNTHESIZED_WIRE_59~0_combout ;
wire \processor|FSM|enaMARM~3_combout ;
wire \processor|FSM|enaMARM~0_combout ;
wire \processor|FSM|enaMARM~4_combout ;
wire \processor|FSM|enaPC~q ;
wire \processor|tsb|Bus[0]~15_combout ;
wire \processor|FSM|Selector5~0_combout ;
wire \processor|FSM|Selector5~1_combout ;
wire \processor|FSM|Selector14~0_combout ;
wire \processor|FSM|Selector14~1_combout ;
wire \processor|FSM|ldIR~q ;
wire \processor|eab|eabOut[0]~0_combout ;
wire \processor|FSM|memWE~0_combout ;
wire \processor|FSM|memWE~1_combout ;
wire \processor|FSM|memWE~2_combout ;
wire \processor|FSM|memWE~q ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ;
wire \processor|pc|PC_inc[8]~30 ;
wire \processor|pc|PC_inc[9]~31_combout ;
wire \processor|pc|PC_inc[9]~32 ;
wire \processor|pc|PC_inc[10]~33_combout ;
wire \processor|eab|eabOut[8]~17 ;
wire \processor|eab|eabOut[9]~19 ;
wire \processor|eab|eabOut[10]~20_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ;
wire \processor|pc|PC_inc[10]~34 ;
wire \processor|pc|PC_inc[11]~35_combout ;
wire \processor|eab|eabOut[10]~21 ;
wire \processor|eab|eabOut[11]~22_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ;
wire \processor|memory|MDR_reg|Q[11]~11_combout ;
wire \processor|FSM|Selector13~0_combout ;
wire \processor|FSM|selMDR[0]~0_combout ;
wire \processor|FSM|selMDR[0]~1_combout ;
wire \processor|FSM|Selector6~1_combout ;
wire \processor|FSM|Selector6~0_combout ;
wire \processor|FSM|Selector6~2_combout ;
wire \processor|FSM|ldMDR~q ;
wire \state_disp1|SYNTHESIZED_WIRE_56~combout ;
wire \processor|FSM|aluControl[0]~0_combout ;
wire \processor|FSM|aluControl[0]~1_combout ;
wire \processor|FSM|SR2[2]~2_combout ;
wire \processor|ir|register|Q[11]~feeder_combout ;
wire \processor|FSM|Selector18~0_combout ;
wire \processor|FSM|SR1[1]~4_combout ;
wire \processor|FSM|SR1[1]~5_combout ;
wire \processor|FSM|DR[1]~0_combout ;
wire \processor|FSM|DR[1]~1_combout ;
wire \processor|FSM|SR1[1]~6_combout ;
wire \processor|FSM|Selector2~0_combout ;
wire \processor|FSM|Selector23~0_combout ;
wire \processor|FSM|DR[0]~feeder_combout ;
wire \processor|FSM|DR[1]~2_combout ;
wire \processor|FSM|DR[1]~3_combout ;
wire \processor|FSM|DR[1]~4_combout ;
wire \processor|FSM|Selector24~2_combout ;
wire \processor|FSM|Selector24~3_combout ;
wire \processor|FSM|Selector24~4_combout ;
wire \processor|FSM|Selector24~5_combout ;
wire \processor|FSM|regWE~0_combout ;
wire \processor|FSM|regWE~q ;
wire \processor|FSM|Selector22~0_combout ;
wire \processor|FSM|Selector21~0_combout ;
wire \processor|FSM|DR[2]~feeder_combout ;
wire \processor|reg_file|comb~3_combout ;
wire \processor|reg_file|comb~0_combout ;
wire \processor|reg_file|comb~7_combout ;
wire \processor|reg_file|comb~5_combout ;
wire \processor|FSM|Selector19~0_combout ;
wire \processor|alu|adder_in_b[11]~66_combout ;
wire \processor|alu|adder_in_b[11]~67_combout ;
wire \processor|FSM|Selector20~0_combout ;
wire \processor|reg_file|comb~1_combout ;
wire \processor|reg_file|comb~4_combout ;
wire \processor|reg_file|comb~2_combout ;
wire \processor|reg_file|comb~6_combout ;
wire \processor|alu|adder_in_b[11]~68_combout ;
wire \processor|alu|adder_in_b[11]~69_combout ;
wire \processor|alu|adder_in_b[11]~70_combout ;
wire \processor|alu|adder_in_b[11]~71_combout ;
wire \processor|FSM|SR1[1]~3_combout ;
wire \processor|FSM|SR1[1]~2_combout ;
wire \processor|FSM|Selector16~0_combout ;
wire \processor|FSM|Selector16~1_combout ;
wire \processor|FSM|Selector15~0_combout ;
wire \processor|FSM|Selector15~1_combout ;
wire \processor|reg_file|mux0|out[11]~55_combout ;
wire \processor|reg_file|mux0|out[11]~56_combout ;
wire \processor|reg_file|mux0|out[11]~57_combout ;
wire \processor|reg_file|mux0|out[11]~58_combout ;
wire \processor|FSM|Selector17~0_combout ;
wire \processor|FSM|Selector17~1_combout ;
wire \processor|tsb|Bus[11]~60_combout ;
wire \processor|reg_file|mux0|out[11]~59_combout ;
wire \processor|reg_file|r5|Q[10]~feeder_combout ;
wire \processor|reg_file|r7|Q[10]~feeder_combout ;
wire \processor|reg_file|r3|Q[10]~feeder_combout ;
wire \processor|reg_file|mux0|out[10]~50_combout ;
wire \processor|reg_file|mux0|out[10]~51_combout ;
wire \processor|reg_file|r4|Q[10]~feeder_combout ;
wire \processor|reg_file|mux0|out[10]~52_combout ;
wire \processor|reg_file|mux0|out[10]~53_combout ;
wire \processor|reg_file|mux0|out[10]~54_combout ;
wire \processor|alu|adder_in_b[10]~60_combout ;
wire \processor|alu|adder_in_b[10]~61_combout ;
wire \processor|alu|adder_in_b[10]~62_combout ;
wire \processor|alu|adder_in_b[10]~63_combout ;
wire \processor|alu|adder_in_b[10]~64_combout ;
wire \processor|alu|adder_in_b[10]~65_combout ;
wire \processor|alu|adder_in_b[9]~54_combout ;
wire \processor|alu|adder_in_b[9]~55_combout ;
wire \processor|alu|adder_in_b[9]~56_combout ;
wire \processor|alu|adder_in_b[9]~57_combout ;
wire \processor|alu|adder_in_b[9]~58_combout ;
wire \processor|alu|adder_in_b[9]~59_combout ;
wire \processor|reg_file|mux0|out[9]~47_combout ;
wire \processor|reg_file|mux0|out[9]~48_combout ;
wire \processor|reg_file|mux0|out[9]~45_combout ;
wire \processor|reg_file|mux0|out[9]~46_combout ;
wire \processor|reg_file|mux0|out[9]~49_combout ;
wire \processor|reg_file|r6|Q[8]~feeder_combout ;
wire \processor|reg_file|r4|Q[8]~feeder_combout ;
wire \processor|alu|adder_in_b[8]~50_combout ;
wire \processor|alu|adder_in_b[8]~51_combout ;
wire \processor|reg_file|r7|Q[8]~feeder_combout ;
wire \processor|reg_file|r3|Q[8]~feeder_combout ;
wire \processor|alu|adder_in_b[8]~48_combout ;
wire \processor|alu|adder_in_b[8]~49_combout ;
wire \processor|alu|adder_in_b[8]~52_combout ;
wire \processor|alu|adder_in_b[8]~53_combout ;
wire \processor|reg_file|mux0|out[8]~40_combout ;
wire \processor|reg_file|mux0|out[8]~41_combout ;
wire \processor|reg_file|mux0|out[8]~42_combout ;
wire \processor|reg_file|mux0|out[8]~43_combout ;
wire \processor|reg_file|mux0|out[8]~44_combout ;
wire \processor|reg_file|r4|Q[7]~feeder_combout ;
wire \processor|reg_file|r0|Q[7]~feeder_combout ;
wire \processor|reg_file|mux0|out[7]~37_combout ;
wire \processor|reg_file|r6|Q[7]~feeder_combout ;
wire \processor|reg_file|mux0|out[7]~38_combout ;
wire \processor|reg_file|r7|Q[7]~feeder_combout ;
wire \processor|reg_file|r3|Q[7]~feeder_combout ;
wire \processor|reg_file|mux0|out[7]~35_combout ;
wire \processor|reg_file|mux0|out[7]~36_combout ;
wire \processor|reg_file|mux0|out[7]~39_combout ;
wire \processor|alu|adder_in_b[7]~44_combout ;
wire \processor|alu|adder_in_b[7]~45_combout ;
wire \processor|alu|adder_in_b[7]~42_combout ;
wire \processor|alu|adder_in_b[7]~43_combout ;
wire \processor|alu|adder_in_b[7]~46_combout ;
wire \processor|alu|adder_in_b[7]~47_combout ;
wire \processor|reg_file|r5|Q[6]~feeder_combout ;
wire \processor|reg_file|mux0|out[6]~30_combout ;
wire \processor|reg_file|mux0|out[6]~31_combout ;
wire \processor|reg_file|r6|Q[6]~feeder_combout ;
wire \processor|reg_file|r0|Q[6]~feeder_combout ;
wire \processor|reg_file|mux0|out[6]~32_combout ;
wire \processor|reg_file|mux0|out[6]~33_combout ;
wire \processor|reg_file|mux0|out[6]~34_combout ;
wire \processor|alu|adder_in_b[6]~38_combout ;
wire \processor|alu|adder_in_b[6]~39_combout ;
wire \processor|alu|adder_in_b[6]~36_combout ;
wire \processor|alu|adder_in_b[6]~37_combout ;
wire \processor|alu|adder_in_b[6]~40_combout ;
wire \processor|alu|adder_in_b[6]~41_combout ;
wire \processor|alu|adder_in_b[5]~30_combout ;
wire \processor|alu|adder_in_b[5]~31_combout ;
wire \processor|reg_file|r6|Q[5]~feeder_combout ;
wire \processor|reg_file|r4|Q[5]~feeder_combout ;
wire \processor|alu|adder_in_b[5]~32_combout ;
wire \processor|alu|adder_in_b[5]~33_combout ;
wire \processor|alu|adder_in_b[5]~34_combout ;
wire \processor|alu|adder_in_b[5]~35_combout ;
wire \processor|reg_file|mux0|out[5]~27_combout ;
wire \processor|reg_file|mux0|out[5]~28_combout ;
wire \processor|reg_file|mux0|out[5]~25_combout ;
wire \processor|reg_file|mux0|out[5]~26_combout ;
wire \processor|reg_file|mux0|out[5]~29_combout ;
wire \processor|reg_file|mux0|out[4]~20_combout ;
wire \processor|reg_file|mux0|out[4]~21_combout ;
wire \processor|reg_file|r2|Q[4]~feeder_combout ;
wire \processor|reg_file|mux0|out[4]~22_combout ;
wire \processor|reg_file|mux0|out[4]~23_combout ;
wire \processor|reg_file|mux0|out[4]~24_combout ;
wire \processor|alu|adder_in_b[4]~24_combout ;
wire \processor|alu|adder_in_b[4]~25_combout ;
wire \processor|alu|adder_in_b[4]~26_combout ;
wire \processor|alu|adder_in_b[4]~27_combout ;
wire \processor|alu|adder_in_b[4]~28_combout ;
wire \processor|alu|adder_in_b[4]~29_combout ;
wire \processor|reg_file|r2|Q[3]~feeder_combout ;
wire \processor|reg_file|r6|Q[3]~feeder_combout ;
wire \processor|reg_file|r0|Q[3]~feeder_combout ;
wire \processor|alu|adder_in_b[3]~20_combout ;
wire \processor|alu|adder_in_b[3]~21_combout ;
wire \processor|reg_file|r5|Q[3]~feeder_combout ;
wire \processor|alu|adder_in_b[3]~18_combout ;
wire \processor|alu|adder_in_b[3]~19_combout ;
wire \processor|alu|adder_in_b[3]~22_combout ;
wire \processor|alu|adder_in_b[3]~23_combout ;
wire \processor|reg_file|mux0|out[3]~17_combout ;
wire \processor|reg_file|mux0|out[3]~18_combout ;
wire \processor|reg_file|mux0|out[3]~15_combout ;
wire \processor|reg_file|mux0|out[3]~16_combout ;
wire \processor|reg_file|mux0|out[3]~19_combout ;
wire \processor|reg_file|r5|Q[2]~feeder_combout ;
wire \processor|reg_file|r7|Q[2]~feeder_combout ;
wire \processor|reg_file|mux0|out[2]~10_combout ;
wire \processor|reg_file|mux0|out[2]~11_combout ;
wire \processor|reg_file|r2|Q[2]~feeder_combout ;
wire \processor|reg_file|r6|Q[2]~feeder_combout ;
wire \processor|reg_file|r0|Q[2]~feeder_combout ;
wire \processor|reg_file|mux0|out[2]~12_combout ;
wire \processor|reg_file|mux0|out[2]~13_combout ;
wire \processor|reg_file|mux0|out[2]~14_combout ;
wire \processor|alu|adder_in_b[2]~14_combout ;
wire \processor|alu|adder_in_b[2]~15_combout ;
wire \processor|alu|adder_in_b[2]~12_combout ;
wire \processor|alu|adder_in_b[2]~13_combout ;
wire \processor|alu|adder_in_b[2]~16_combout ;
wire \processor|alu|adder_in_b[2]~17_combout ;
wire \processor|reg_file|r7|Q[1]~feeder_combout ;
wire \processor|reg_file|r5|Q[1]~feeder_combout ;
wire \processor|reg_file|r1|Q[1]~feeder_combout ;
wire \processor|reg_file|mux0|out[1]~5_combout ;
wire \processor|reg_file|mux0|out[1]~6_combout ;
wire \processor|reg_file|r6|Q[1]~feeder_combout ;
wire \processor|reg_file|r4|Q[1]~feeder_combout ;
wire \processor|reg_file|r0|Q[1]~feeder_combout ;
wire \processor|reg_file|mux0|out[1]~7_combout ;
wire \processor|reg_file|mux0|out[1]~8_combout ;
wire \processor|reg_file|mux0|out[1]~9_combout ;
wire \processor|alu|adder_in_b[1]~6_combout ;
wire \processor|alu|adder_in_b[1]~7_combout ;
wire \processor|alu|adder_in_b[1]~8_combout ;
wire \processor|alu|adder_in_b[1]~9_combout ;
wire \processor|alu|adder_in_b[1]~10_combout ;
wire \processor|alu|adder_in_b[1]~11_combout ;
wire \processor|reg_file|r6|Q[0]~feeder_combout ;
wire \processor|reg_file|r2|Q[0]~feeder_combout ;
wire \processor|reg_file|r0|Q[0]~feeder_combout ;
wire \processor|alu|adder_in_b[0]~2_combout ;
wire \processor|alu|adder_in_b[0]~3_combout ;
wire \processor|reg_file|r5|Q[0]~feeder_combout ;
wire \processor|reg_file|r7|Q[0]~feeder_combout ;
wire \processor|reg_file|r3|Q[0]~feeder_combout ;
wire \processor|reg_file|r1|Q[0]~feeder_combout ;
wire \processor|alu|adder_in_b[0]~0_combout ;
wire \processor|alu|adder_in_b[0]~1_combout ;
wire \processor|alu|adder_in_b[0]~4_combout ;
wire \processor|alu|adder_in_b[0]~5_combout ;
wire \processor|reg_file|mux0|out[0]~2_combout ;
wire \processor|reg_file|mux0|out[0]~3_combout ;
wire \processor|reg_file|mux0|out[0]~0_combout ;
wire \processor|reg_file|mux0|out[0]~1_combout ;
wire \processor|reg_file|mux0|out[0]~4_combout ;
wire \processor|alu|Add0~1 ;
wire \processor|alu|Add0~3 ;
wire \processor|alu|Add0~5 ;
wire \processor|alu|Add0~7 ;
wire \processor|alu|Add0~9 ;
wire \processor|alu|Add0~11 ;
wire \processor|alu|Add0~13 ;
wire \processor|alu|Add0~15 ;
wire \processor|alu|Add0~17 ;
wire \processor|alu|Add0~19 ;
wire \processor|alu|Add0~21 ;
wire \processor|alu|Add0~22_combout ;
wire \processor|tsb|Bus[11]~59_combout ;
wire \processor|tsb|Bus[11]~61_combout ;
wire \processor|tsb|Bus[11]~62_combout ;
wire \processor|tsb|Bus[11]~63_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ;
wire \processor|memory|MDR_reg|Q[10]~10_combout ;
wire \processor|tsb|Bus[10]~55_combout ;
wire \processor|alu|Add0~20_combout ;
wire \processor|tsb|Bus[10]~54_combout ;
wire \processor|tsb|Bus[10]~56_combout ;
wire \processor|tsb|Bus[10]~57_combout ;
wire \processor|tsb|Bus[10]~58_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ;
wire \processor|memory|MDR_reg|Q[9]~9_combout ;
wire \processor|eab|eabOut[9]~18_combout ;
wire \processor|tsb|Bus[9]~50_combout ;
wire \processor|alu|Add0~18_combout ;
wire \processor|tsb|Bus[9]~49_combout ;
wire \processor|tsb|Bus[9]~51_combout ;
wire \processor|tsb|Bus[9]~52_combout ;
wire \processor|tsb|Bus[9]~53_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ;
wire \processor|memory|MDR_reg|Q[0]~0_combout ;
wire \processor|alu|Add0~0_combout ;
wire \processor|tsb|Bus[0]~87_combout ;
wire \processor|tsb|Bus[0]~88_combout ;
wire \processor|tsb|Bus[0]~16_combout ;
wire \processor|tsb|Bus[0]~17_combout ;
wire \processor|ir|register|Q[0]~feeder_combout ;
wire \processor|eab|eabOut[0]~1 ;
wire \processor|eab|eabOut[1]~3 ;
wire \processor|eab|eabOut[2]~4_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ;
wire \processor|memory|MDR_reg|Q[2]~2_combout ;
wire \processor|tsb|Bus[2]~22_combout ;
wire \processor|alu|Add0~4_combout ;
wire \processor|tsb|Bus[2]~21_combout ;
wire \processor|tsb|Bus[2]~23_combout ;
wire \processor|tsb|Bus[2]~24_combout ;
wire \processor|tsb|Bus[2]~25_combout ;
wire \processor|ir|register|Q[2]~feeder_combout ;
wire \processor|eab|eabOut[2]~5 ;
wire \processor|eab|eabOut[3]~6_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ;
wire \processor|memory|MDR_reg|Q[3]~3_combout ;
wire \processor|tsb|Bus[3]~27_combout ;
wire \processor|alu|Add0~6_combout ;
wire \processor|tsb|Bus[3]~26_combout ;
wire \processor|tsb|Bus[3]~28_combout ;
wire \processor|tsb|Bus[3]~29_combout ;
wire \processor|tsb|Bus[3]~30_combout ;
wire \processor|ir|register|Q[3]~feeder_combout ;
wire \processor|eab|eabOut[3]~7 ;
wire \processor|eab|eabOut[4]~8_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ;
wire \processor|memory|MDR_reg|Q[4]~4_combout ;
wire \processor|tsb|Bus[4]~32_combout ;
wire \processor|alu|Add0~8_combout ;
wire \processor|tsb|Bus[4]~31_combout ;
wire \processor|tsb|Bus[4]~33_combout ;
wire \processor|tsb|Bus[4]~34_combout ;
wire \processor|tsb|Bus[4]~35_combout ;
wire \processor|reg_file|r4|Q[14]~feeder_combout ;
wire \processor|reg_file|r0|Q[14]~feeder_combout ;
wire \processor|alu|adder_in_b[14]~86_combout ;
wire \processor|alu|adder_in_b[14]~87_combout ;
wire \processor|reg_file|r7|Q[14]~feeder_combout ;
wire \processor|reg_file|r1|Q[14]~feeder_combout ;
wire \processor|alu|adder_in_b[14]~84_combout ;
wire \processor|alu|adder_in_b[14]~85_combout ;
wire \processor|alu|adder_in_b[14]~88_combout ;
wire \processor|alu|adder_in_b[14]~89_combout ;
wire \processor|pc|PC_inc[11]~36 ;
wire \processor|pc|PC_inc[12]~37_combout ;
wire \processor|pc|PC_inc[12]~38 ;
wire \processor|pc|PC_inc[13]~39_combout ;
wire \processor|pc|PC_inc[13]~40 ;
wire \processor|pc|PC_inc[14]~41_combout ;
wire \processor|tsb|Bus[14]~71_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ;
wire \processor|memory|MDR_reg|Q[14]~14_combout ;
wire \processor|eab|eabOut[11]~23 ;
wire \processor|eab|eabOut[12]~25 ;
wire \processor|eab|eabOut[13]~27 ;
wire \processor|eab|eabOut[14]~28_combout ;
wire \processor|tsb|Bus[14]~70_combout ;
wire \processor|reg_file|mux0|out[14]~70_combout ;
wire \processor|reg_file|mux0|out[14]~71_combout ;
wire \processor|reg_file|mux0|out[14]~72_combout ;
wire \processor|reg_file|mux0|out[14]~73_combout ;
wire \processor|reg_file|mux0|out[14]~74_combout ;
wire \processor|tsb|Bus[14]~72_combout ;
wire \processor|reg_file|r0|Q[13]~feeder_combout ;
wire \processor|reg_file|mux0|out[13]~67_combout ;
wire \processor|reg_file|mux0|out[13]~68_combout ;
wire \processor|reg_file|mux0|out[13]~65_combout ;
wire \processor|reg_file|mux0|out[13]~66_combout ;
wire \processor|reg_file|mux0|out[13]~69_combout ;
wire \processor|alu|adder_in_b[13]~80_combout ;
wire \processor|alu|adder_in_b[13]~81_combout ;
wire \processor|alu|adder_in_b[13]~78_combout ;
wire \processor|alu|adder_in_b[13]~79_combout ;
wire \processor|alu|adder_in_b[13]~82_combout ;
wire \processor|alu|adder_in_b[13]~83_combout ;
wire \processor|reg_file|r0|Q[12]~feeder_combout ;
wire \processor|alu|adder_in_b[12]~74_combout ;
wire \processor|alu|adder_in_b[12]~75_combout ;
wire \processor|alu|adder_in_b[12]~72_combout ;
wire \processor|alu|adder_in_b[12]~73_combout ;
wire \processor|alu|adder_in_b[12]~76_combout ;
wire \processor|alu|adder_in_b[12]~77_combout ;
wire \processor|reg_file|mux0|out[12]~62_combout ;
wire \processor|reg_file|mux0|out[12]~63_combout ;
wire \processor|reg_file|mux0|out[12]~60_combout ;
wire \processor|reg_file|mux0|out[12]~61_combout ;
wire \processor|reg_file|mux0|out[12]~64_combout ;
wire \processor|alu|Add0~23 ;
wire \processor|alu|Add0~25 ;
wire \processor|alu|Add0~27 ;
wire \processor|alu|Add0~28_combout ;
wire \processor|tsb|Bus[14]~83_combout ;
wire \processor|tsb|Bus[14]~73_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ;
wire \processor|memory|MDR_reg|Q[5]~5_combout ;
wire \processor|eab|eabOut[4]~9 ;
wire \processor|eab|eabOut[5]~10_combout ;
wire \processor|tsb|Bus[5]~37_combout ;
wire \processor|alu|Add0~10_combout ;
wire \processor|tsb|Bus[5]~36_combout ;
wire \processor|tsb|Bus[5]~38_combout ;
wire \processor|tsb|Bus[5]~39_combout ;
wire \processor|tsb|Bus[5]~40_combout ;
wire \processor|ir|register|Q[5]~feeder_combout ;
wire \processor|eab|eabOut[5]~11 ;
wire \processor|eab|eabOut[6]~12_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ;
wire \processor|memory|MDR_reg|Q[6]~6_combout ;
wire \processor|alu|Add0~12_combout ;
wire \processor|tsb|Bus[6]~85_combout ;
wire \processor|tsb|Bus[6]~86_combout ;
wire \processor|tsb|Bus[6]~41_combout ;
wire \processor|tsb|Bus[6]~42_combout ;
wire \processor|ir|register|Q[6]~feeder_combout ;
wire \processor|eab|eabOut[6]~13 ;
wire \processor|eab|eabOut[7]~14_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ;
wire \processor|memory|MDR_reg|Q[7]~7_combout ;
wire \processor|tsb|Bus[7]~43_combout ;
wire \processor|alu|Add0~14_combout ;
wire \processor|tsb|Bus[7]~79_combout ;
wire \processor|tsb|Bus[7]~44_combout ;
wire \processor|tsb|Bus[7]~45_combout ;
wire \processor|ir|register|Q[7]~feeder_combout ;
wire \processor|eab|eabOut[7]~15 ;
wire \processor|eab|eabOut[8]~16_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ;
wire \processor|memory|MDR_reg|Q[8]~8_combout ;
wire \processor|tsb|Bus[8]~46_combout ;
wire \processor|alu|Add0~16_combout ;
wire \processor|tsb|Bus[8]~80_combout ;
wire \processor|tsb|Bus[8]~47_combout ;
wire \processor|tsb|Bus[8]~48_combout ;
wire \processor|eab|eabOut[12]~24_combout ;
wire \processor|tsb|Bus[12]~65_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ;
wire \processor|memory|MDR_reg|Q[12]~12_combout ;
wire \processor|tsb|Bus[12]~64_combout ;
wire \processor|alu|Add0~24_combout ;
wire \processor|tsb|Bus[12]~81_combout ;
wire \processor|tsb|Bus[12]~66_combout ;
wire \processor|FSM|next_state~20_combout ;
wire \processor|FSM|next_state~21_combout ;
wire \processor|FSM|next_state~23_combout ;
wire \processor|FSM|next_state~22_combout ;
wire \processor|FSM|next_state~24_combout ;
wire \processor|FSM|next_state[1]~13_combout ;
wire \processor|FSM|next_state[1]~14_combout ;
wire \processor|FSM|next_state[1]~15_combout ;
wire \processor|FSM|next_state[1]~12_combout ;
wire \processor|FSM|next_state[1]~36_combout ;
wire \processor|FSM|current_state[0]~2_combout ;
wire \processor|FSM|next_state~25_combout ;
wire \processor|FSM|next_state~26_combout ;
wire \processor|FSM|current_state[2]~3_combout ;
wire \processor|FSM|next_state~8_combout ;
wire \processor|FSM|next_state~27_combout ;
wire \processor|FSM|next_state~33_combout ;
wire \processor|FSM|next_state~34_combout ;
wire \processor|FSM|next_state[5]~30_combout ;
wire \processor|FSM|next_state[5]~31_combout ;
wire \processor|FSM|next_state[5]~32_combout ;
wire \processor|FSM|next_state[5]~37_combout ;
wire \processor|FSM|current_state[4]~feeder_combout ;
wire \processor|FSM|Selector14~2_combout ;
wire \processor|FSM|Selector14~3_combout ;
wire \processor|FSM|ldMAR~q ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ;
wire \processor|memory|MDR_reg|Q[15]~15_combout ;
wire \processor|reg_file|r4|Q[15]~feeder_combout ;
wire \processor|reg_file|mux1|out[15]~2_combout ;
wire \processor|reg_file|r6|Q[15]~feeder_combout ;
wire \processor|reg_file|mux1|out[15]~3_combout ;
wire \processor|reg_file|mux1|out[15]~0_combout ;
wire \processor|reg_file|mux1|out[15]~1_combout ;
wire \processor|alu|adder_in_b[15]~90_combout ;
wire \processor|tsb|Bus[15]~75_combout ;
wire \processor|pc|PC_inc[14]~42 ;
wire \processor|pc|PC_inc[15]~43_combout ;
wire \processor|eab|eabOut[14]~29 ;
wire \processor|eab|eabOut[15]~30_combout ;
wire \processor|tsb|Bus[15]~74_combout ;
wire \processor|reg_file|mux0|out[15]~75_combout ;
wire \processor|reg_file|mux0|out[15]~76_combout ;
wire \processor|reg_file|mux0|out[15]~77_combout ;
wire \processor|reg_file|mux0|out[15]~78_combout ;
wire \processor|reg_file|mux0|out[15]~79_combout ;
wire \processor|tsb|Bus[15]~76_combout ;
wire \processor|alu|Add0~29 ;
wire \processor|alu|Add0~30_combout ;
wire \processor|tsb|Bus[15]~84_combout ;
wire \processor|tsb|Bus[15]~77_combout ;
wire \processor|FSM|next_state~7_combout ;
wire \processor|FSM|next_state~16_combout ;
wire \processor|FSM|next_state~17_combout ;
wire \processor|FSM|next_state~18_combout ;
wire \processor|FSM|next_state~19_combout ;
wire \processor|FSM|current_state[3]~1_combout ;
wire \processor|FSM|next_state~28_combout ;
wire \processor|FSM|next_state~29_combout ;
wire \processor|FSM|current_state[5]~4_combout ;
wire \processor|FSM|next_state~35_combout ;
wire \processor|FSM|next_state~9_combout ;
wire \processor|FSM|next_state~10_combout ;
wire \processor|FSM|current_state[1]~0_combout ;
wire \processor|FSM|Selector0~0_combout ;
wire \processor|FSM|enaMARM~feeder_combout ;
wire \processor|FSM|enaMARM~q ;
wire \processor|tsb|Bus[0]~14_combout ;
wire \processor|eab|eabOut[13]~26_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ;
wire \processor|memory|MDR_reg|Q[13]~13_combout ;
wire \processor|tsb|Bus[13]~68_combout ;
wire \processor|tsb|Bus[13]~67_combout ;
wire \processor|alu|Add0~26_combout ;
wire \processor|tsb|Bus[13]~82_combout ;
wire \processor|tsb|Bus[13]~69_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ;
wire \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ;
wire \processor|memory|MDR_reg|Q[1]~1_combout ;
wire \processor|eab|eabOut[1]~2_combout ;
wire \processor|alu|Add0~2_combout ;
wire \processor|tsb|Bus[1]~18_combout ;
wire \processor|tsb|Bus[1]~78_combout ;
wire \processor|tsb|Bus[1]~19_combout ;
wire \processor|tsb|Bus[1]~20_combout ;
wire \processor|reg_file|r2|Q[1]~feeder_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \processor|reg_file|Mux14~2_combout ;
wire \processor|reg_file|Mux14~3_combout ;
wire \processor|reg_file|Mux14~0_combout ;
wire \processor|reg_file|Mux14~1_combout ;
wire \processor|reg_file|Mux14~4_combout ;
wire \processor|reg_file|Mux13~2_combout ;
wire \processor|reg_file|Mux13~3_combout ;
wire \processor|reg_file|Mux13~0_combout ;
wire \processor|reg_file|Mux13~1_combout ;
wire \processor|reg_file|Mux13~4_combout ;
wire \processor|reg_file|Mux15~2_combout ;
wire \processor|reg_file|Mux15~3_combout ;
wire \processor|reg_file|Mux15~0_combout ;
wire \processor|reg_file|Mux15~1_combout ;
wire \processor|reg_file|Mux15~4_combout ;
wire \disp1|HEX0~0_combout ;
wire \disp1|HEX0[1]~1_combout ;
wire \disp1|SYNTHESIZED_WIRE_25~0_combout ;
wire \disp1|HEX0~2_combout ;
wire \disp1|SYNTHESIZED_WIRE_48~combout ;
wire \state_disp1|HEX0[0]~0_combout ;
wire \state_disp1|HEX0[1]~1_combout ;
wire \state_disp1|HEX0[2]~2_combout ;
wire \state_disp1|HEX0[3]~3_combout ;
wire \state_disp1|HEX0[4]~4_combout ;
wire \state_disp1|HEX0[5]~5_combout ;
wire \state_disp1|HEX0[6]~6_combout ;
wire \state_disp2|SYNTHESIZED_WIRE_25~combout ;
wire \state_disp2|SYNTHESIZED_WIRE_3~combout ;
wire [1:0] \processor|FSM|aluControl ;
wire [15:0] \processor|memory|MDR_reg|Q ;
wire [5:0] \processor|FSM|next_state ;
wire [15:0] \processor|pc|PC_inc ;
wire [15:0] \processor|reg_file|Out_r ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w ;
wire [6:0] \disp1|HEX0 ;
wire [5:0] \processor|FSM|current_state ;
wire [2:0] \processor|FSM|SR2 ;
wire [15:0] \processor|reg_file|r5|Q ;
wire [15:0] \processor|ir|register|Q ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w ;
wire [15:0] \processor|reg_file|r6|Q ;
wire [15:0] \processor|reg_file|r4|Q ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w ;
wire [15:0] \processor|reg_file|r7|Q ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w ;
wire [15:0] \processor|reg_file|r2|Q ;
wire [1:0] \processor|FSM|selMDR ;
wire [15:0] \processor|reg_file|r1|Q ;
wire [15:0] \processor|reg_file|r0|Q ;
wire [15:0] \processor|reg_file|r3|Q ;
wire [15:0] \processor|pc|pc_reg|Q ;
wire [2:0] \processor|FSM|SR1 ;
wire [2:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \processor|FSM|DR ;
wire [15:0] \processor|memory|MAR_reg|Q ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w ;
wire [3:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w ;

wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(!\disp1|HEX0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(!\disp1|HEX0[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\disp1|SYNTHESIZED_WIRE_25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\disp1|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\disp1|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\disp1|HEX0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\disp1|SYNTHESIZED_WIRE_48~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\state_disp1|HEX0[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\state_disp1|HEX0[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\state_disp1|HEX0[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\state_disp1|HEX0[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\state_disp1|HEX0[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\state_disp1|HEX0[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\state_disp1|HEX0[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\state_disp2|SYNTHESIZED_WIRE_17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\state_disp2|SYNTHESIZED_WIRE_25~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\state_disp2|SYNTHESIZED_WIRE_17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\processor|FSM|current_state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\state_disp2|SYNTHESIZED_WIRE_3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\processor|FSM|current_state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\processor|ir|register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\processor|ir|register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\processor|ir|register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\processor|ir|register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\processor|ir|register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\processor|ir|register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\processor|ir|register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\processor|ir|register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\processor|ir|register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\processor|ir|register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\processor|ir|register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\processor|ir|register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\processor|ir|register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\processor|ir|register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\processor|ir|register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\processor|ir|register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N16
cycloneive_lcell_comb \processor|FSM|Equal1~1 (
// Equation(s):
// \processor|FSM|Equal1~1_combout  = (!\processor|FSM|current_state [4] & !\processor|FSM|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|current_state [4]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Equal1~1 .lut_mask = 16'h000F;
defparam \processor|FSM|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N30
cycloneive_lcell_comb \processor|FSM|next_state[1]~6 (
// Equation(s):
// \processor|FSM|next_state[1]~6_combout  = (\processor|FSM|current_state [1] & (!\processor|FSM|current_state [5] & \processor|FSM|current_state [0]))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\processor|FSM|current_state [5]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~6 .lut_mask = 16'h2200;
defparam \processor|FSM|next_state[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N20
cycloneive_lcell_comb \processor|FSM|Equal1~0 (
// Equation(s):
// \processor|FSM|Equal1~0_combout  = (!\processor|FSM|current_state [4] & (!\processor|FSM|current_state [5] & (!\processor|FSM|current_state [0] & !\processor|FSM|current_state [1])))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Equal1~0 .lut_mask = 16'h0001;
defparam \processor|FSM|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N6
cycloneive_lcell_comb \processor|FSM|Equal0~0 (
// Equation(s):
// \processor|FSM|Equal0~0_combout  = (\processor|FSM|Equal1~0_combout  & (!\processor|FSM|current_state [2] & !\processor|FSM|current_state [3]))

	.dataa(gnd),
	.datab(\processor|FSM|Equal1~0_combout ),
	.datac(\processor|FSM|current_state [2]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Equal0~0 .lut_mask = 16'h000C;
defparam \processor|FSM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N30
cycloneive_lcell_comb \processor|pc|PC_inc[0]~45 (
// Equation(s):
// \processor|pc|PC_inc[0]~45_combout  = !\processor|pc|PC_inc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|pc|PC_inc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|pc|PC_inc[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor|pc|PC_inc[0]~45 .lut_mask = 16'h0F0F;
defparam \processor|pc|PC_inc[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N8
cycloneive_lcell_comb \processor|FSM|Selector4~7 (
// Equation(s):
// \processor|FSM|Selector4~7_combout  = (\processor|FSM|current_state [4] & ((\processor|FSM|current_state [0] & ((!\processor|FSM|current_state [5]))) # (!\processor|FSM|current_state [0] & (!\processor|FSM|current_state [1])))) # 
// (!\processor|FSM|current_state [4] & (\processor|FSM|current_state [0] $ (((\processor|FSM|current_state [1] & !\processor|FSM|current_state [5])))))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|FSM|current_state [1]),
	.datac(\processor|FSM|current_state [4]),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector4~7 .lut_mask = 16'h1AB6;
defparam \processor|FSM|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N22
cycloneive_lcell_comb \processor|FSM|Selector4~8 (
// Equation(s):
// \processor|FSM|Selector4~8_combout  = (\processor|FSM|ldPC~q  & ((\processor|FSM|Selector4~7_combout ) # ((!\processor|FSM|current_state [0] & \processor|FSM|current_state [1])))) # (!\processor|FSM|ldPC~q  & (!\processor|FSM|current_state [0] & 
// (\processor|FSM|Selector4~7_combout  & \processor|FSM|current_state [1])))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|FSM|ldPC~q ),
	.datac(\processor|FSM|Selector4~7_combout ),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector4~8 .lut_mask = 16'hD4C0;
defparam \processor|FSM|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N12
cycloneive_lcell_comb \state_disp2|SYNTHESIZED_WIRE_17~0 (
// Equation(s):
// \state_disp2|SYNTHESIZED_WIRE_17~0_combout  = (\processor|FSM|current_state [5] & \processor|FSM|current_state [4])

	.dataa(\processor|FSM|current_state [5]),
	.datab(gnd),
	.datac(\processor|FSM|current_state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_disp2|SYNTHESIZED_WIRE_17~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp2|SYNTHESIZED_WIRE_17~0 .lut_mask = 16'hA0A0;
defparam \state_disp2|SYNTHESIZED_WIRE_17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N16
cycloneive_lcell_comb \processor|FSM|Selector4~4 (
// Equation(s):
// \processor|FSM|Selector4~4_combout  = (\processor|FSM|ldPC~q  & (((\processor|FSM|current_state [0]) # (\processor|FSM|current_state [1])) # (!\state_disp2|SYNTHESIZED_WIRE_17~0_combout )))

	.dataa(\state_disp2|SYNTHESIZED_WIRE_17~0_combout ),
	.datab(\processor|FSM|ldPC~q ),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector4~4 .lut_mask = 16'hCCC4;
defparam \processor|FSM|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N10
cycloneive_lcell_comb \processor|FSM|Selector4~5 (
// Equation(s):
// \processor|FSM|Selector4~5_combout  = (\processor|FSM|current_state [3] & ((\processor|FSM|current_state [2] & (\processor|FSM|Selector4~8_combout )) # (!\processor|FSM|current_state [2] & ((\processor|FSM|Selector4~4_combout ))))) # 
// (!\processor|FSM|current_state [3] & (!\processor|FSM|current_state [2]))

	.dataa(\processor|FSM|current_state [3]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|Selector4~8_combout ),
	.datad(\processor|FSM|Selector4~4_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector4~5 .lut_mask = 16'hB391;
defparam \processor|FSM|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N2
cycloneive_lcell_comb \processor|FSM|Selector4~6 (
// Equation(s):
// \processor|FSM|Selector4~6_combout  = (\processor|FSM|current_state [3] & (((\processor|FSM|Selector4~5_combout )))) # (!\processor|FSM|current_state [3] & ((\processor|FSM|ldPC~q ) # ((\processor|FSM|Equal1~0_combout  & \processor|FSM|Selector4~5_combout 
// ))))

	.dataa(\processor|FSM|current_state [3]),
	.datab(\processor|FSM|Equal1~0_combout ),
	.datac(\processor|FSM|ldPC~q ),
	.datad(\processor|FSM|Selector4~5_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector4~6 .lut_mask = 16'hFE50;
defparam \processor|FSM|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N3
dffeas \processor|FSM|ldPC (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|ldPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|ldPC .is_wysiwyg = "true";
defparam \processor|FSM|ldPC .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N31
dffeas \processor|pc|PC_inc[0] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[0] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N0
cycloneive_lcell_comb \processor|pc|PC_inc[1]~15 (
// Equation(s):
// \processor|pc|PC_inc[1]~15_combout  = (\processor|pc|PC_inc [0] & (\processor|pc|PC_inc [1] $ (VCC))) # (!\processor|pc|PC_inc [0] & (\processor|pc|PC_inc [1] & VCC))
// \processor|pc|PC_inc[1]~16  = CARRY((\processor|pc|PC_inc [0] & \processor|pc|PC_inc [1]))

	.dataa(\processor|pc|PC_inc [0]),
	.datab(\processor|pc|PC_inc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|pc|PC_inc[1]~15_combout ),
	.cout(\processor|pc|PC_inc[1]~16 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[1]~15 .lut_mask = 16'h6688;
defparam \processor|pc|PC_inc[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N1
dffeas \processor|pc|PC_inc[1] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[1] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N2
cycloneive_lcell_comb \processor|pc|PC_inc[2]~17 (
// Equation(s):
// \processor|pc|PC_inc[2]~17_combout  = (\processor|pc|PC_inc [2] & (!\processor|pc|PC_inc[1]~16 )) # (!\processor|pc|PC_inc [2] & ((\processor|pc|PC_inc[1]~16 ) # (GND)))
// \processor|pc|PC_inc[2]~18  = CARRY((!\processor|pc|PC_inc[1]~16 ) # (!\processor|pc|PC_inc [2]))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[1]~16 ),
	.combout(\processor|pc|PC_inc[2]~17_combout ),
	.cout(\processor|pc|PC_inc[2]~18 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[2]~17 .lut_mask = 16'h3C3F;
defparam \processor|pc|PC_inc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N3
dffeas \processor|pc|PC_inc[2] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[2] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N4
cycloneive_lcell_comb \processor|pc|PC_inc[3]~19 (
// Equation(s):
// \processor|pc|PC_inc[3]~19_combout  = (\processor|pc|PC_inc [3] & (\processor|pc|PC_inc[2]~18  $ (GND))) # (!\processor|pc|PC_inc [3] & (!\processor|pc|PC_inc[2]~18  & VCC))
// \processor|pc|PC_inc[3]~20  = CARRY((\processor|pc|PC_inc [3] & !\processor|pc|PC_inc[2]~18 ))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[2]~18 ),
	.combout(\processor|pc|PC_inc[3]~19_combout ),
	.cout(\processor|pc|PC_inc[3]~20 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[3]~19 .lut_mask = 16'hC30C;
defparam \processor|pc|PC_inc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N5
dffeas \processor|pc|PC_inc[3] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[3] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N6
cycloneive_lcell_comb \processor|pc|PC_inc[4]~21 (
// Equation(s):
// \processor|pc|PC_inc[4]~21_combout  = (\processor|pc|PC_inc [4] & (!\processor|pc|PC_inc[3]~20 )) # (!\processor|pc|PC_inc [4] & ((\processor|pc|PC_inc[3]~20 ) # (GND)))
// \processor|pc|PC_inc[4]~22  = CARRY((!\processor|pc|PC_inc[3]~20 ) # (!\processor|pc|PC_inc [4]))

	.dataa(\processor|pc|PC_inc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[3]~20 ),
	.combout(\processor|pc|PC_inc[4]~21_combout ),
	.cout(\processor|pc|PC_inc[4]~22 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[4]~21 .lut_mask = 16'h5A5F;
defparam \processor|pc|PC_inc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N7
dffeas \processor|pc|PC_inc[4] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[4] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N8
cycloneive_lcell_comb \processor|pc|PC_inc[5]~23 (
// Equation(s):
// \processor|pc|PC_inc[5]~23_combout  = (\processor|pc|PC_inc [5] & (\processor|pc|PC_inc[4]~22  $ (GND))) # (!\processor|pc|PC_inc [5] & (!\processor|pc|PC_inc[4]~22  & VCC))
// \processor|pc|PC_inc[5]~24  = CARRY((\processor|pc|PC_inc [5] & !\processor|pc|PC_inc[4]~22 ))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[4]~22 ),
	.combout(\processor|pc|PC_inc[5]~23_combout ),
	.cout(\processor|pc|PC_inc[5]~24 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[5]~23 .lut_mask = 16'hC30C;
defparam \processor|pc|PC_inc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N9
dffeas \processor|pc|PC_inc[5] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[5] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneive_lcell_comb \processor|pc|PC_inc[6]~25 (
// Equation(s):
// \processor|pc|PC_inc[6]~25_combout  = (\processor|pc|PC_inc [6] & (!\processor|pc|PC_inc[5]~24 )) # (!\processor|pc|PC_inc [6] & ((\processor|pc|PC_inc[5]~24 ) # (GND)))
// \processor|pc|PC_inc[6]~26  = CARRY((!\processor|pc|PC_inc[5]~24 ) # (!\processor|pc|PC_inc [6]))

	.dataa(\processor|pc|PC_inc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[5]~24 ),
	.combout(\processor|pc|PC_inc[6]~25_combout ),
	.cout(\processor|pc|PC_inc[6]~26 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[6]~25 .lut_mask = 16'h5A5F;
defparam \processor|pc|PC_inc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N11
dffeas \processor|pc|PC_inc[6] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[6] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneive_lcell_comb \processor|pc|PC_inc[7]~27 (
// Equation(s):
// \processor|pc|PC_inc[7]~27_combout  = (\processor|pc|PC_inc [7] & (\processor|pc|PC_inc[6]~26  $ (GND))) # (!\processor|pc|PC_inc [7] & (!\processor|pc|PC_inc[6]~26  & VCC))
// \processor|pc|PC_inc[7]~28  = CARRY((\processor|pc|PC_inc [7] & !\processor|pc|PC_inc[6]~26 ))

	.dataa(\processor|pc|PC_inc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[6]~26 ),
	.combout(\processor|pc|PC_inc[7]~27_combout ),
	.cout(\processor|pc|PC_inc[7]~28 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[7]~27 .lut_mask = 16'hA50A;
defparam \processor|pc|PC_inc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N13
dffeas \processor|pc|PC_inc[7] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[7] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N14
cycloneive_lcell_comb \processor|pc|PC_inc[8]~29 (
// Equation(s):
// \processor|pc|PC_inc[8]~29_combout  = (\processor|pc|PC_inc [8] & (!\processor|pc|PC_inc[7]~28 )) # (!\processor|pc|PC_inc [8] & ((\processor|pc|PC_inc[7]~28 ) # (GND)))
// \processor|pc|PC_inc[8]~30  = CARRY((!\processor|pc|PC_inc[7]~28 ) # (!\processor|pc|PC_inc [8]))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[7]~28 ),
	.combout(\processor|pc|PC_inc[8]~29_combout ),
	.cout(\processor|pc|PC_inc[8]~30 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[8]~29 .lut_mask = 16'h3C3F;
defparam \processor|pc|PC_inc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N15
dffeas \processor|pc|PC_inc[8] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[8] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N17
dffeas \processor|pc|pc_reg|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[8] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N15
dffeas \processor|pc|pc_reg|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[7] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N13
dffeas \processor|pc|pc_reg|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[6] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N11
dffeas \processor|pc|pc_reg|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[5] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N10
cycloneive_lcell_comb \processor|FSM|Selector2~2 (
// Equation(s):
// \processor|FSM|Selector2~2_combout  = (\processor|FSM|current_state [5] & ((\processor|FSM|current_state [0] & (!\processor|FSM|current_state [1] & !\processor|FSM|current_state [2])) # (!\processor|FSM|current_state [0] & (\processor|FSM|current_state 
// [1] & \processor|FSM|current_state [2]))))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|FSM|current_state [1]),
	.datac(\processor|FSM|current_state [2]),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~2 .lut_mask = 16'h4200;
defparam \processor|FSM|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N4
cycloneive_lcell_comb \processor|FSM|Selector2~3 (
// Equation(s):
// \processor|FSM|Selector2~3_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|current_state [3])) # (!\processor|FSM|current_state [4] & (!\processor|FSM|current_state [3] & \processor|FSM|Selector2~2_combout ))

	.dataa(\processor|FSM|current_state [4]),
	.datab(gnd),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|Selector2~2_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~3 .lut_mask = 16'hA5A0;
defparam \processor|FSM|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N30
cycloneive_lcell_comb \processor|FSM|Selector2~4 (
// Equation(s):
// \processor|FSM|Selector2~4_combout  = (\processor|FSM|current_state [5] & (\processor|FSM|enaALU~q  $ (((\processor|FSM|current_state [0]) # (!\processor|FSM|current_state [1]))))) # (!\processor|FSM|current_state [5] & (\processor|FSM|current_state [0] & 
// (!\processor|FSM|current_state [1] & \processor|FSM|enaALU~q )))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|FSM|current_state [1]),
	.datac(\processor|FSM|enaALU~q ),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~4 .lut_mask = 16'h4B20;
defparam \processor|FSM|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N16
cycloneive_lcell_comb \processor|FSM|Selector2~5 (
// Equation(s):
// \processor|FSM|Selector2~5_combout  = (\processor|FSM|current_state [5] & ((\processor|FSM|current_state [0] & ((\processor|FSM|enaALU~q ))) # (!\processor|FSM|current_state [0] & (\processor|FSM|current_state [1] & !\processor|FSM|enaALU~q ))))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|FSM|current_state [1]),
	.datac(\processor|FSM|enaALU~q ),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~5 .lut_mask = 16'hA400;
defparam \processor|FSM|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N26
cycloneive_lcell_comb \processor|FSM|Selector2~6 (
// Equation(s):
// \processor|FSM|Selector2~6_combout  = (\processor|FSM|current_state [3] & ((\processor|FSM|Selector2~5_combout ) # (!\processor|FSM|Selector2~4_combout )))

	.dataa(\processor|FSM|current_state [3]),
	.datab(gnd),
	.datac(\processor|FSM|Selector2~4_combout ),
	.datad(\processor|FSM|Selector2~5_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~6 .lut_mask = 16'hAA0A;
defparam \processor|FSM|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N20
cycloneive_lcell_comb \processor|FSM|Selector2~7 (
// Equation(s):
// \processor|FSM|Selector2~7_combout  = (\processor|FSM|current_state [3] & (\processor|FSM|Selector2~4_combout  $ (\processor|FSM|Selector2~5_combout )))

	.dataa(\processor|FSM|current_state [3]),
	.datab(gnd),
	.datac(\processor|FSM|Selector2~4_combout ),
	.datad(\processor|FSM|Selector2~5_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~7 .lut_mask = 16'h0AA0;
defparam \processor|FSM|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N28
cycloneive_lcell_comb \processor|FSM|Selector2~9 (
// Equation(s):
// \processor|FSM|Selector2~9_combout  = (\processor|FSM|Selector2~3_combout  & ((\processor|FSM|current_state [2] & (!\processor|FSM|Selector2~6_combout  & !\processor|FSM|Selector2~7_combout )) # (!\processor|FSM|current_state [2] & 
// ((\processor|FSM|Selector2~7_combout ))))) # (!\processor|FSM|Selector2~3_combout  & (((\processor|FSM|Selector2~6_combout  & \processor|FSM|Selector2~7_combout ))))

	.dataa(\processor|FSM|Selector2~3_combout ),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|Selector2~6_combout ),
	.datad(\processor|FSM|Selector2~7_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~9 .lut_mask = 16'h7208;
defparam \processor|FSM|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N20
cycloneive_lcell_comb \processor|FSM|Selector2~1 (
// Equation(s):
// \processor|FSM|Selector2~1_combout  = (!\processor|FSM|current_state [1] & !\processor|FSM|current_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~1 .lut_mask = 16'h000F;
defparam \processor|FSM|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N14
cycloneive_lcell_comb \processor|FSM|Selector2~8 (
// Equation(s):
// \processor|FSM|Selector2~8_combout  = (\processor|FSM|Selector2~3_combout  & ((\processor|FSM|Selector2~6_combout  & ((\processor|FSM|Selector2~7_combout ))) # (!\processor|FSM|Selector2~6_combout  & (!\processor|FSM|current_state [2])))) # 
// (!\processor|FSM|Selector2~3_combout  & (\processor|FSM|current_state [2] & (\processor|FSM|Selector2~6_combout  & !\processor|FSM|Selector2~7_combout )))

	.dataa(\processor|FSM|Selector2~3_combout ),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|Selector2~6_combout ),
	.datad(\processor|FSM|Selector2~7_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~8 .lut_mask = 16'hA242;
defparam \processor|FSM|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N18
cycloneive_lcell_comb \processor|FSM|Selector2~10 (
// Equation(s):
// \processor|FSM|Selector2~10_combout  = (\processor|FSM|Selector2~9_combout  & ((\processor|FSM|Selector2~1_combout ) # ((\processor|FSM|enaALU~q ) # (!\processor|FSM|Selector2~8_combout )))) # (!\processor|FSM|Selector2~9_combout  & 
// (((\processor|FSM|enaALU~q  & !\processor|FSM|Selector2~8_combout ))))

	.dataa(\processor|FSM|Selector2~9_combout ),
	.datab(\processor|FSM|Selector2~1_combout ),
	.datac(\processor|FSM|enaALU~q ),
	.datad(\processor|FSM|Selector2~8_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~10 .lut_mask = 16'hA8FA;
defparam \processor|FSM|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N19
dffeas \processor|FSM|enaALU (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|enaALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|enaALU .is_wysiwyg = "true";
defparam \processor|FSM|enaALU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N0
cycloneive_lcell_comb \processor|FSM|Selector3~0 (
// Equation(s):
// \processor|FSM|Selector3~0_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|current_state [2] & !\processor|FSM|current_state [1]))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector3~0 .lut_mask = 16'h0088;
defparam \processor|FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N6
cycloneive_lcell_comb \processor|FSM|enaMARM~2 (
// Equation(s):
// \processor|FSM|enaMARM~2_combout  = (\processor|FSM|current_state [2] & (\processor|FSM|current_state [5] & (\processor|FSM|current_state [4] $ (\processor|FSM|current_state [0]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|current_state [4]),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|enaMARM~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|enaMARM~2 .lut_mask = 16'h0880;
defparam \processor|FSM|enaMARM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N16
cycloneive_lcell_comb \processor|FSM|next_state[1]~11 (
// Equation(s):
// \processor|FSM|next_state[1]~11_combout  = (!\processor|FSM|current_state [4] & ((\processor|FSM|current_state [1]) # (!\processor|FSM|current_state [0])))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [1]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~11 .lut_mask = 16'h4455;
defparam \processor|FSM|next_state[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N28
cycloneive_lcell_comb \processor|FSM|enaMARM~1 (
// Equation(s):
// \processor|FSM|enaMARM~1_combout  = (!\processor|FSM|current_state [5] & ((!\processor|FSM|next_state[1]~11_combout ) # (!\processor|FSM|current_state [2])))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|next_state[1]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|FSM|enaMARM~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|enaMARM~1 .lut_mask = 16'h1313;
defparam \processor|FSM|enaMARM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N2
cycloneive_lcell_comb \state_disp1|SYNTHESIZED_WIRE_59~0 (
// Equation(s):
// \state_disp1|SYNTHESIZED_WIRE_59~0_combout  = (\processor|FSM|current_state [2]) # (!\processor|FSM|current_state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|current_state [2]),
	.cin(gnd),
	.combout(\state_disp1|SYNTHESIZED_WIRE_59~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|SYNTHESIZED_WIRE_59~0 .lut_mask = 16'hFF0F;
defparam \state_disp1|SYNTHESIZED_WIRE_59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N8
cycloneive_lcell_comb \processor|FSM|enaMARM~3 (
// Equation(s):
// \processor|FSM|enaMARM~3_combout  = (!\state_disp1|SYNTHESIZED_WIRE_59~0_combout  & ((\processor|FSM|current_state [0]) # (\processor|FSM|current_state [1] $ (!\processor|FSM|current_state [4]))))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\state_disp1|SYNTHESIZED_WIRE_59~0_combout ),
	.datac(\processor|FSM|current_state [4]),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|enaMARM~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|enaMARM~3 .lut_mask = 16'h3321;
defparam \processor|FSM|enaMARM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N18
cycloneive_lcell_comb \processor|FSM|enaMARM~0 (
// Equation(s):
// \processor|FSM|enaMARM~0_combout  = (!\processor|FSM|current_state [3] & ((\processor|FSM|current_state [2]) # ((!\processor|FSM|Equal1~1_combout ) # (!\processor|FSM|current_state [0]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\processor|FSM|enaMARM~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|enaMARM~0 .lut_mask = 16'h0B0F;
defparam \processor|FSM|enaMARM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N14
cycloneive_lcell_comb \processor|FSM|enaMARM~4 (
// Equation(s):
// \processor|FSM|enaMARM~4_combout  = (!\processor|FSM|enaMARM~2_combout  & (!\processor|FSM|enaMARM~1_combout  & (!\processor|FSM|enaMARM~3_combout  & !\processor|FSM|enaMARM~0_combout )))

	.dataa(\processor|FSM|enaMARM~2_combout ),
	.datab(\processor|FSM|enaMARM~1_combout ),
	.datac(\processor|FSM|enaMARM~3_combout ),
	.datad(\processor|FSM|enaMARM~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|enaMARM~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|enaMARM~4 .lut_mask = 16'h0001;
defparam \processor|FSM|enaMARM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N1
dffeas \processor|FSM|enaPC (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector3~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\processor|FSM|current_state [3]),
	.sload(!\processor|FSM|current_state [5]),
	.ena(\processor|FSM|enaMARM~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|enaPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|enaPC .is_wysiwyg = "true";
defparam \processor|FSM|enaPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N24
cycloneive_lcell_comb \processor|tsb|Bus[0]~15 (
// Equation(s):
// \processor|tsb|Bus[0]~15_combout  = (\processor|FSM|enaMARM~q ) # ((!\processor|FSM|enaALU~q  & !\processor|FSM|enaPC~q ))

	.dataa(\processor|FSM|enaMARM~q ),
	.datab(gnd),
	.datac(\processor|FSM|enaALU~q ),
	.datad(\processor|FSM|enaPC~q ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[0]~15 .lut_mask = 16'hAAAF;
defparam \processor|tsb|Bus[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N9
dffeas \processor|pc|pc_reg|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[4] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N7
dffeas \processor|pc|pc_reg|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[3] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N5
dffeas \processor|pc|pc_reg|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[2] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N18
cycloneive_lcell_comb \processor|FSM|Selector5~0 (
// Equation(s):
// \processor|FSM|Selector5~0_combout  = (\processor|FSM|current_state [0] & (\processor|FSM|current_state [5] $ (((\processor|FSM|current_state [4] & \processor|FSM|current_state [1]))))) # (!\processor|FSM|current_state [0] & ((\processor|FSM|current_state 
// [1]) # (\processor|FSM|current_state [4] $ (!\processor|FSM|current_state [5]))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector5~0 .lut_mask = 16'h7BE1;
defparam \processor|FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N8
cycloneive_lcell_comb \processor|FSM|Selector5~1 (
// Equation(s):
// \processor|FSM|Selector5~1_combout  = (\processor|FSM|ldIR~q  & ((\processor|FSM|Selector5~0_combout ) # ((!\processor|FSM|current_state [1] & !\processor|FSM|current_state [5])))) # (!\processor|FSM|ldIR~q  & (!\processor|FSM|current_state [1] & 
// (!\processor|FSM|current_state [5] & \processor|FSM|Selector5~0_combout )))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|ldIR~q ),
	.datad(\processor|FSM|Selector5~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector5~1 .lut_mask = 16'hF110;
defparam \processor|FSM|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N12
cycloneive_lcell_comb \processor|FSM|Selector14~0 (
// Equation(s):
// \processor|FSM|Selector14~0_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|current_state [5] & !\processor|FSM|current_state [1]))

	.dataa(\processor|FSM|current_state [4]),
	.datab(gnd),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector14~0 .lut_mask = 16'h00A0;
defparam \processor|FSM|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N30
cycloneive_lcell_comb \processor|FSM|Selector14~1 (
// Equation(s):
// \processor|FSM|Selector14~1_combout  = (\processor|FSM|current_state [3] & ((\processor|FSM|current_state [2]) # ((!\processor|FSM|current_state [0] & \processor|FSM|Selector14~0_combout ))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|Selector14~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector14~1 .lut_mask = 16'hB0A0;
defparam \processor|FSM|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N9
dffeas \processor|FSM|ldIR (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\processor|FSM|current_state [2]),
	.sload(gnd),
	.ena(\processor|FSM|Selector14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|ldIR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|ldIR .is_wysiwyg = "true";
defparam \processor|FSM|ldIR .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y40_N1
dffeas \processor|ir|register|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[1] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N3
dffeas \processor|pc|pc_reg|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[1] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N1
dffeas \processor|pc|pc_reg|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[0] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N0
cycloneive_lcell_comb \processor|eab|eabOut[0]~0 (
// Equation(s):
// \processor|eab|eabOut[0]~0_combout  = (\processor|ir|register|Q [0] & (\processor|pc|pc_reg|Q [0] $ (VCC))) # (!\processor|ir|register|Q [0] & (\processor|pc|pc_reg|Q [0] & VCC))
// \processor|eab|eabOut[0]~1  = CARRY((\processor|ir|register|Q [0] & \processor|pc|pc_reg|Q [0]))

	.dataa(\processor|ir|register|Q [0]),
	.datab(\processor|pc|pc_reg|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|eab|eabOut[0]~0_combout ),
	.cout(\processor|eab|eabOut[0]~1 ));
// synopsys translate_off
defparam \processor|eab|eabOut[0]~0 .lut_mask = 16'h6688;
defparam \processor|eab|eabOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N0
cycloneive_lcell_comb \processor|FSM|memWE~0 (
// Equation(s):
// \processor|FSM|memWE~0_combout  = (\processor|FSM|current_state [3] & \processor|FSM|current_state [5])

	.dataa(gnd),
	.datab(\processor|FSM|current_state [3]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|memWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|memWE~0 .lut_mask = 16'hCC00;
defparam \processor|FSM|memWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N8
cycloneive_lcell_comb \processor|FSM|memWE~1 (
// Equation(s):
// \processor|FSM|memWE~1_combout  = (\processor|FSM|current_state [0] & (\processor|FSM|current_state [2] & (\processor|FSM|current_state [4]))) # (!\processor|FSM|current_state [0] & (!\processor|FSM|current_state [1] & (\processor|FSM|current_state [2] $ 
// (\processor|FSM|current_state [4]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [4]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|memWE~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|memWE~1 .lut_mask = 16'h8806;
defparam \processor|FSM|memWE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N0
cycloneive_lcell_comb \processor|FSM|memWE~2 (
// Equation(s):
// \processor|FSM|memWE~2_combout  = (\processor|FSM|memWE~0_combout  & ((\processor|FSM|memWE~1_combout  & (\processor|FSM|current_state [1])) # (!\processor|FSM|memWE~1_combout  & ((\processor|FSM|memWE~q ))))) # (!\processor|FSM|memWE~0_combout  & 
// (((\processor|FSM|memWE~q ))))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\processor|FSM|memWE~0_combout ),
	.datac(\processor|FSM|memWE~q ),
	.datad(\processor|FSM|memWE~1_combout ),
	.cin(gnd),
	.combout(\processor|FSM|memWE~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|memWE~2 .lut_mask = 16'hB8F0;
defparam \processor|FSM|memWE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N1
dffeas \processor|FSM|memWE (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|memWE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|memWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|memWE .is_wysiwyg = "true";
defparam \processor|FSM|memWE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N30
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3] = (\processor|memory|MAR_reg|Q [13] & (\processor|FSM|memWE~q  & (!\processor|memory|MAR_reg|Q [15] & \processor|memory|MAR_reg|Q [14])))

	.dataa(\processor|memory|MAR_reg|Q [13]),
	.datab(\processor|FSM|memWE~q ),
	.datac(\processor|memory|MAR_reg|Q [15]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .lut_mask = 16'h0800;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N16
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout  = (!\processor|memory|MAR_reg|Q [15] & (\processor|memory|MAR_reg|Q [13] & \processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .lut_mask = 16'h5000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N29
dffeas \processor|memory|MAR_reg|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[0] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y40_N23
dffeas \processor|memory|MAR_reg|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[1] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y43_N21
dffeas \processor|memory|MAR_reg|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[2]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[2] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y43_N1
dffeas \processor|memory|MAR_reg|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[3] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N15
dffeas \processor|memory|MAR_reg|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[4]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[4] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y42_N21
dffeas \processor|memory|MAR_reg|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[5] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y43_N13
dffeas \processor|memory|MAR_reg|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[6] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N15
dffeas \processor|memory|MAR_reg|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[7] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y40_N31
dffeas \processor|memory|MAR_reg|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[8] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3] = (\processor|memory|MAR_reg|Q [13] & (\processor|FSM|memWE~q  & (!\processor|memory|MAR_reg|Q [15] & !\processor|memory|MAR_reg|Q [14])))

	.dataa(\processor|memory|MAR_reg|Q [13]),
	.datab(\processor|FSM|memWE~q ),
	.datac(\processor|memory|MAR_reg|Q [15]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .lut_mask = 16'h0008;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N8
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout  = (!\processor|memory|MAR_reg|Q [15] & (\processor|memory|MAR_reg|Q [13] & !\processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .lut_mask = 16'h0050;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N16
cycloneive_lcell_comb \processor|pc|PC_inc[9]~31 (
// Equation(s):
// \processor|pc|PC_inc[9]~31_combout  = (\processor|pc|PC_inc [9] & (\processor|pc|PC_inc[8]~30  $ (GND))) # (!\processor|pc|PC_inc [9] & (!\processor|pc|PC_inc[8]~30  & VCC))
// \processor|pc|PC_inc[9]~32  = CARRY((\processor|pc|PC_inc [9] & !\processor|pc|PC_inc[8]~30 ))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[8]~30 ),
	.combout(\processor|pc|PC_inc[9]~31_combout ),
	.cout(\processor|pc|PC_inc[9]~32 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[9]~31 .lut_mask = 16'hC30C;
defparam \processor|pc|PC_inc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N17
dffeas \processor|pc|PC_inc[9] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[9] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneive_lcell_comb \processor|pc|PC_inc[10]~33 (
// Equation(s):
// \processor|pc|PC_inc[10]~33_combout  = (\processor|pc|PC_inc [10] & (!\processor|pc|PC_inc[9]~32 )) # (!\processor|pc|PC_inc [10] & ((\processor|pc|PC_inc[9]~32 ) # (GND)))
// \processor|pc|PC_inc[10]~34  = CARRY((!\processor|pc|PC_inc[9]~32 ) # (!\processor|pc|PC_inc [10]))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[9]~32 ),
	.combout(\processor|pc|PC_inc[10]~33_combout ),
	.cout(\processor|pc|PC_inc[10]~34 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[10]~33 .lut_mask = 16'h3C3F;
defparam \processor|pc|PC_inc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N19
dffeas \processor|pc|PC_inc[10] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[10] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N21
dffeas \processor|pc|pc_reg|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[10] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N19
dffeas \processor|pc|pc_reg|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[9] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N16
cycloneive_lcell_comb \processor|eab|eabOut[8]~16 (
// Equation(s):
// \processor|eab|eabOut[8]~16_combout  = ((\processor|ir|register|Q [8] $ (\processor|pc|pc_reg|Q [8] $ (!\processor|eab|eabOut[7]~15 )))) # (GND)
// \processor|eab|eabOut[8]~17  = CARRY((\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [8]) # (!\processor|eab|eabOut[7]~15 ))) # (!\processor|ir|register|Q [8] & (\processor|pc|pc_reg|Q [8] & !\processor|eab|eabOut[7]~15 )))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[7]~15 ),
	.combout(\processor|eab|eabOut[8]~16_combout ),
	.cout(\processor|eab|eabOut[8]~17 ));
// synopsys translate_off
defparam \processor|eab|eabOut[8]~16 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N18
cycloneive_lcell_comb \processor|eab|eabOut[9]~18 (
// Equation(s):
// \processor|eab|eabOut[9]~18_combout  = (\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [9] & (\processor|eab|eabOut[8]~17  & VCC)) # (!\processor|pc|pc_reg|Q [9] & (!\processor|eab|eabOut[8]~17 )))) # (!\processor|ir|register|Q [8] & 
// ((\processor|pc|pc_reg|Q [9] & (!\processor|eab|eabOut[8]~17 )) # (!\processor|pc|pc_reg|Q [9] & ((\processor|eab|eabOut[8]~17 ) # (GND)))))
// \processor|eab|eabOut[9]~19  = CARRY((\processor|ir|register|Q [8] & (!\processor|pc|pc_reg|Q [9] & !\processor|eab|eabOut[8]~17 )) # (!\processor|ir|register|Q [8] & ((!\processor|eab|eabOut[8]~17 ) # (!\processor|pc|pc_reg|Q [9]))))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[8]~17 ),
	.combout(\processor|eab|eabOut[9]~18_combout ),
	.cout(\processor|eab|eabOut[9]~19 ));
// synopsys translate_off
defparam \processor|eab|eabOut[9]~18 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N20
cycloneive_lcell_comb \processor|eab|eabOut[10]~20 (
// Equation(s):
// \processor|eab|eabOut[10]~20_combout  = ((\processor|ir|register|Q [8] $ (\processor|pc|pc_reg|Q [10] $ (!\processor|eab|eabOut[9]~19 )))) # (GND)
// \processor|eab|eabOut[10]~21  = CARRY((\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [10]) # (!\processor|eab|eabOut[9]~19 ))) # (!\processor|ir|register|Q [8] & (\processor|pc|pc_reg|Q [10] & !\processor|eab|eabOut[9]~19 )))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[9]~19 ),
	.combout(\processor|eab|eabOut[10]~20_combout ),
	.cout(\processor|eab|eabOut[10]~21 ));
// synopsys translate_off
defparam \processor|eab|eabOut[10]~20 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N12
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3] = (!\processor|memory|MAR_reg|Q [13] & (\processor|memory|MAR_reg|Q [14] & (\processor|memory|MAR_reg|Q [15] & \processor|FSM|memWE~q )))

	.dataa(\processor|memory|MAR_reg|Q [13]),
	.datab(\processor|memory|MAR_reg|Q [14]),
	.datac(\processor|memory|MAR_reg|Q [15]),
	.datad(\processor|FSM|memWE~q ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .lut_mask = 16'h4000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N18
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout  = (\processor|memory|MAR_reg|Q [15] & (!\processor|memory|MAR_reg|Q [13] & \processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .lut_mask = 16'h0A00;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N20
cycloneive_lcell_comb \processor|pc|PC_inc[11]~35 (
// Equation(s):
// \processor|pc|PC_inc[11]~35_combout  = (\processor|pc|PC_inc [11] & (\processor|pc|PC_inc[10]~34  $ (GND))) # (!\processor|pc|PC_inc [11] & (!\processor|pc|PC_inc[10]~34  & VCC))
// \processor|pc|PC_inc[11]~36  = CARRY((\processor|pc|PC_inc [11] & !\processor|pc|PC_inc[10]~34 ))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[10]~34 ),
	.combout(\processor|pc|PC_inc[11]~35_combout ),
	.cout(\processor|pc|PC_inc[11]~36 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[11]~35 .lut_mask = 16'hC30C;
defparam \processor|pc|PC_inc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N21
dffeas \processor|pc|PC_inc[11] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[11] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N23
dffeas \processor|pc|pc_reg|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[11] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N22
cycloneive_lcell_comb \processor|eab|eabOut[11]~22 (
// Equation(s):
// \processor|eab|eabOut[11]~22_combout  = (\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [11] & (\processor|eab|eabOut[10]~21  & VCC)) # (!\processor|pc|pc_reg|Q [11] & (!\processor|eab|eabOut[10]~21 )))) # (!\processor|ir|register|Q [8] & 
// ((\processor|pc|pc_reg|Q [11] & (!\processor|eab|eabOut[10]~21 )) # (!\processor|pc|pc_reg|Q [11] & ((\processor|eab|eabOut[10]~21 ) # (GND)))))
// \processor|eab|eabOut[11]~23  = CARRY((\processor|ir|register|Q [8] & (!\processor|pc|pc_reg|Q [11] & !\processor|eab|eabOut[10]~21 )) # (!\processor|ir|register|Q [8] & ((!\processor|eab|eabOut[10]~21 ) # (!\processor|pc|pc_reg|Q [11]))))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[10]~21 ),
	.combout(\processor|eab|eabOut[11]~22_combout ),
	.cout(\processor|eab|eabOut[11]~23 ));
// synopsys translate_off
defparam \processor|eab|eabOut[11]~22 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y40_N7
dffeas \processor|memory|MAR_reg|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[12]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[12] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N28
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3] = (\processor|memory|MAR_reg|Q [15] & (\processor|FSM|memWE~q  & (!\processor|memory|MAR_reg|Q [13] & !\processor|memory|MAR_reg|Q [14])))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(\processor|FSM|memWE~q ),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .lut_mask = 16'h0008;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N0
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout  = (\processor|memory|MAR_reg|Q [15] & (!\processor|memory|MAR_reg|Q [13] & !\processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .lut_mask = 16'h000A;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3] = (\processor|memory|MAR_reg|Q [13] & (\processor|FSM|memWE~q  & (\processor|memory|MAR_reg|Q [15] & !\processor|memory|MAR_reg|Q [14])))

	.dataa(\processor|memory|MAR_reg|Q [13]),
	.datab(\processor|FSM|memWE~q ),
	.datac(\processor|memory|MAR_reg|Q [15]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .lut_mask = 16'h0080;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N6
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout  = (\processor|memory|MAR_reg|Q [15] & (\processor|memory|MAR_reg|Q [13] & !\processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .lut_mask = 16'h00A0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N26
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 .lut_mask = 16'hBA98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N14
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3] = (\processor|memory|MAR_reg|Q [15] & (\processor|memory|MAR_reg|Q [13] & (\processor|memory|MAR_reg|Q [14] & \processor|FSM|memWE~q )))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(\processor|memory|MAR_reg|Q [13]),
	.datac(\processor|memory|MAR_reg|Q [14]),
	.datad(\processor|FSM|memWE~q ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .lut_mask = 16'h8000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N10
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout  = (\processor|memory|MAR_reg|Q [15] & (\processor|memory|MAR_reg|Q [13] & \processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .lut_mask = 16'hA000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N28
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 .lut_mask = 16'hF838;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N22
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3] = (!\processor|memory|MAR_reg|Q [13] & (\processor|FSM|memWE~q  & (!\processor|memory|MAR_reg|Q [15] & !\processor|memory|MAR_reg|Q [14])))

	.dataa(\processor|memory|MAR_reg|Q [13]),
	.datab(\processor|FSM|memWE~q ),
	.datac(\processor|memory|MAR_reg|Q [15]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .lut_mask = 16'h0004;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N24
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3] = (!\processor|memory|MAR_reg|Q [15] & (!\processor|memory|MAR_reg|Q [13] & !\processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .lut_mask = 16'h0005;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N26
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3] = (!\processor|memory|MAR_reg|Q [13] & (\processor|FSM|memWE~q  & (!\processor|memory|MAR_reg|Q [15] & \processor|memory|MAR_reg|Q [14])))

	.dataa(\processor|memory|MAR_reg|Q [13]),
	.datab(\processor|FSM|memWE~q ),
	.datac(\processor|memory|MAR_reg|Q [15]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .lut_mask = 16'h0400;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y41_N20
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout  = (!\processor|memory|MAR_reg|Q [15] & (!\processor|memory|MAR_reg|Q [13] & \processor|memory|MAR_reg|Q [14]))

	.dataa(\processor|memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\processor|memory|MAR_reg|Q [13]),
	.datad(\processor|memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .lut_mask = 16'h0500;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [11]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N12
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 .lut_mask = 16'hDDA0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N24
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[11]~11 (
// Equation(s):
// \processor|memory|MDR_reg|Q[11]~11_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[11]~11 .lut_mask = 16'hDD88;
defparam \processor|memory|MDR_reg|Q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N14
cycloneive_lcell_comb \processor|FSM|Selector13~0 (
// Equation(s):
// \processor|FSM|Selector13~0_combout  = (\processor|FSM|current_state [3] & (!\processor|FSM|current_state [0] & (\processor|FSM|current_state [5] $ (\processor|FSM|current_state [2]))))

	.dataa(\processor|FSM|current_state [3]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [2]),
	.cin(gnd),
	.combout(\processor|FSM|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector13~0 .lut_mask = 16'h0220;
defparam \processor|FSM|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N28
cycloneive_lcell_comb \processor|FSM|selMDR[0]~0 (
// Equation(s):
// \processor|FSM|selMDR[0]~0_combout  = (!\processor|FSM|current_state [4] & (!\processor|FSM|current_state [5] & \processor|FSM|current_state [1]))

	.dataa(\processor|FSM|current_state [4]),
	.datab(gnd),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|selMDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|selMDR[0]~0 .lut_mask = 16'h0500;
defparam \processor|FSM|selMDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N0
cycloneive_lcell_comb \processor|FSM|selMDR[0]~1 (
// Equation(s):
// \processor|FSM|selMDR[0]~1_combout  = (\processor|FSM|Selector13~0_combout  & ((\processor|FSM|selMDR[0]~0_combout ) # ((!\processor|FSM|Selector14~0_combout  & \processor|FSM|selMDR [0])))) # (!\processor|FSM|Selector13~0_combout  & 
// (((\processor|FSM|selMDR [0]))))

	.dataa(\processor|FSM|Selector14~0_combout ),
	.datab(\processor|FSM|Selector13~0_combout ),
	.datac(\processor|FSM|selMDR [0]),
	.datad(\processor|FSM|selMDR[0]~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|selMDR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|selMDR[0]~1 .lut_mask = 16'hFC70;
defparam \processor|FSM|selMDR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N1
dffeas \processor|FSM|selMDR[0] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|selMDR[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|selMDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|selMDR[0] .is_wysiwyg = "true";
defparam \processor|FSM|selMDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N6
cycloneive_lcell_comb \processor|FSM|Selector6~1 (
// Equation(s):
// \processor|FSM|Selector6~1_combout  = (\processor|FSM|ldMDR~q  & ((\processor|FSM|current_state [4] $ (\processor|FSM|current_state [5])) # (!\processor|FSM|current_state [1])))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|ldMDR~q ),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector6~1 .lut_mask = 16'h60F0;
defparam \processor|FSM|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N24
cycloneive_lcell_comb \processor|FSM|Selector6~0 (
// Equation(s):
// \processor|FSM|Selector6~0_combout  = (\processor|FSM|current_state [4] & (((\processor|FSM|ldMDR~q )))) # (!\processor|FSM|current_state [4] & (\processor|FSM|current_state [1] & ((\processor|FSM|ldMDR~q ) # (!\processor|FSM|current_state [5]))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|ldMDR~q ),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector6~0 .lut_mask = 16'hF1A0;
defparam \processor|FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N26
cycloneive_lcell_comb \processor|FSM|Selector6~2 (
// Equation(s):
// \processor|FSM|Selector6~2_combout  = ((\processor|FSM|current_state [0] & (\processor|FSM|Selector6~1_combout )) # (!\processor|FSM|current_state [0] & ((\processor|FSM|Selector6~0_combout )))) # (!\processor|FSM|current_state [2])

	.dataa(\processor|FSM|Selector6~1_combout ),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [2]),
	.datad(\processor|FSM|Selector6~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector6~2 .lut_mask = 16'hBF8F;
defparam \processor|FSM|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N27
dffeas \processor|FSM|ldMDR (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|Selector14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|ldMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|ldMDR .is_wysiwyg = "true";
defparam \processor|FSM|ldMDR .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y40_N25
dffeas \processor|memory|MDR_reg|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[11]~11_combout ),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[11] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N0
cycloneive_lcell_comb \state_disp1|SYNTHESIZED_WIRE_56 (
// Equation(s):
// \state_disp1|SYNTHESIZED_WIRE_56~combout  = (!\processor|FSM|current_state [2]) # (!\processor|FSM|current_state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|current_state [2]),
	.cin(gnd),
	.combout(\state_disp1|SYNTHESIZED_WIRE_56~combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|SYNTHESIZED_WIRE_56 .lut_mask = 16'h0FFF;
defparam \state_disp1|SYNTHESIZED_WIRE_56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N0
cycloneive_lcell_comb \processor|FSM|aluControl[0]~0 (
// Equation(s):
// \processor|FSM|aluControl[0]~0_combout  = (\processor|FSM|current_state [2] & ((\processor|FSM|current_state [4]) # ((!\processor|FSM|current_state [1])))) # (!\processor|FSM|current_state [2] & ((\processor|FSM|current_state [4] $ 
// (!\processor|FSM|current_state [1])) # (!\processor|FSM|current_state [3])))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [4]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|aluControl[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|aluControl[0]~0 .lut_mask = 16'hCBDF;
defparam \processor|FSM|aluControl[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N10
cycloneive_lcell_comb \processor|FSM|aluControl[0]~1 (
// Equation(s):
// \processor|FSM|aluControl[0]~1_combout  = (!\processor|FSM|current_state [0] & (\processor|FSM|current_state [5] & !\processor|FSM|aluControl[0]~0_combout ))

	.dataa(gnd),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|aluControl[0]~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|aluControl[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|aluControl[0]~1 .lut_mask = 16'h0030;
defparam \processor|FSM|aluControl[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N1
dffeas \processor|FSM|aluControl[1] (
	.clk(!\KEY[0]~input_o ),
	.d(\state_disp1|SYNTHESIZED_WIRE_56~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|FSM|current_state [4]),
	.sload(gnd),
	.ena(\processor|FSM|aluControl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|aluControl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|aluControl[1] .is_wysiwyg = "true";
defparam \processor|FSM|aluControl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N30
cycloneive_lcell_comb \processor|FSM|SR2[2]~2 (
// Equation(s):
// \processor|FSM|SR2[2]~2_combout  = (!\processor|FSM|current_state [0] & (\processor|FSM|memWE~0_combout  & ((\processor|FSM|current_state [1]) # (!\processor|FSM|current_state [2]))))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|memWE~0_combout ),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|SR2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|SR2[2]~2 .lut_mask = 16'h5010;
defparam \processor|FSM|SR2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N26
cycloneive_lcell_comb \processor|ir|register|Q[11]~feeder (
// Equation(s):
// \processor|ir|register|Q[11]~feeder_combout  = \processor|tsb|Bus[11]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[11]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|ir|register|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \processor|ir|register|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N27
dffeas \processor|ir|register|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[11] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N2
cycloneive_lcell_comb \processor|FSM|Selector18~0 (
// Equation(s):
// \processor|FSM|Selector18~0_combout  = (\processor|FSM|SR2[2]~2_combout  & ((\processor|FSM|current_state [1] & ((\processor|ir|register|Q [2]))) # (!\processor|FSM|current_state [1] & (\processor|ir|register|Q [11]))))

	.dataa(\processor|FSM|SR2[2]~2_combout ),
	.datab(\processor|ir|register|Q [11]),
	.datac(\processor|ir|register|Q [2]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector18~0 .lut_mask = 16'hA088;
defparam \processor|FSM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N18
cycloneive_lcell_comb \processor|FSM|SR1[1]~4 (
// Equation(s):
// \processor|FSM|SR1[1]~4_combout  = (\processor|FSM|current_state [2] & (\processor|FSM|current_state [4] $ ((\processor|FSM|current_state [0])))) # (!\processor|FSM|current_state [2] & ((\processor|FSM|current_state [0]) # (\processor|FSM|current_state 
// [4] $ (!\processor|FSM|current_state [1]))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|SR1[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|SR1[1]~4 .lut_mask = 16'h7A79;
defparam \processor|FSM|SR1[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N8
cycloneive_lcell_comb \processor|FSM|SR1[1]~5 (
// Equation(s):
// \processor|FSM|SR1[1]~5_combout  = (\processor|FSM|current_state [4]) # (((\processor|FSM|current_state [0]) # (!\processor|FSM|current_state [1])) # (!\processor|FSM|current_state [2]))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|SR1[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|SR1[1]~5 .lut_mask = 16'hFBFF;
defparam \processor|FSM|SR1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N6
cycloneive_lcell_comb \processor|FSM|DR[1]~0 (
// Equation(s):
// \processor|FSM|DR[1]~0_combout  = (!\processor|FSM|current_state [3] & ((\processor|FSM|current_state [4]) # (!\processor|FSM|Selector2~2_combout )))

	.dataa(\processor|FSM|current_state [4]),
	.datab(gnd),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|Selector2~2_combout ),
	.cin(gnd),
	.combout(\processor|FSM|DR[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[1]~0 .lut_mask = 16'h0A0F;
defparam \processor|FSM|DR[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N12
cycloneive_lcell_comb \processor|FSM|DR[1]~1 (
// Equation(s):
// \processor|FSM|DR[1]~1_combout  = (!\processor|FSM|DR[1]~0_combout  & ((\processor|FSM|current_state [5]) # ((!\processor|FSM|current_state [3]) # (!\processor|FSM|SR1[1]~5_combout ))))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|SR1[1]~5_combout ),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|DR[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|DR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[1]~1 .lut_mask = 16'h00BF;
defparam \processor|FSM|DR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N2
cycloneive_lcell_comb \processor|FSM|SR1[1]~6 (
// Equation(s):
// \processor|FSM|SR1[1]~6_combout  = (\processor|FSM|DR[1]~1_combout  & (((!\processor|FSM|current_state [3]) # (!\processor|FSM|SR1[1]~4_combout )) # (!\processor|FSM|current_state [5])))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|SR1[1]~4_combout ),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|DR[1]~1_combout ),
	.cin(gnd),
	.combout(\processor|FSM|SR1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|SR1[1]~6 .lut_mask = 16'h7F00;
defparam \processor|FSM|SR1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N3
dffeas \processor|FSM|SR2[2] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|SR1[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|SR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|SR2[2] .is_wysiwyg = "true";
defparam \processor|FSM|SR2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y42_N5
dffeas \processor|ir|register|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[9] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N12
cycloneive_lcell_comb \processor|FSM|Selector2~0 (
// Equation(s):
// \processor|FSM|Selector2~0_combout  = (!\processor|FSM|current_state [0] & \processor|FSM|current_state [1])

	.dataa(gnd),
	.datab(\processor|FSM|current_state [0]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector2~0 .lut_mask = 16'h3300;
defparam \processor|FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N4
cycloneive_lcell_comb \processor|FSM|Selector23~0 (
// Equation(s):
// \processor|FSM|Selector23~0_combout  = (\processor|ir|register|Q [9] & (\processor|FSM|current_state [5] & ((\processor|FSM|Selector2~0_combout ) # (!\processor|FSM|current_state [3]))))

	.dataa(\processor|FSM|current_state [3]),
	.datab(\processor|ir|register|Q [9]),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|Selector2~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector23~0 .lut_mask = 16'hC040;
defparam \processor|FSM|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N10
cycloneive_lcell_comb \processor|FSM|DR[0]~feeder (
// Equation(s):
// \processor|FSM|DR[0]~feeder_combout  = \processor|FSM|Selector23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|Selector23~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|DR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|FSM|DR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N8
cycloneive_lcell_comb \processor|FSM|DR[1]~2 (
// Equation(s):
// \processor|FSM|DR[1]~2_combout  = (\processor|FSM|current_state [2]) # ((!\processor|FSM|current_state [0] & \processor|FSM|current_state [1]))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [0]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|DR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[1]~2 .lut_mask = 16'hBBAA;
defparam \processor|FSM|DR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N26
cycloneive_lcell_comb \processor|FSM|DR[1]~3 (
// Equation(s):
// \processor|FSM|DR[1]~3_combout  = (\processor|FSM|current_state [4] & ((\processor|FSM|DR[1]~2_combout  $ (\processor|FSM|current_state [0])))) # (!\processor|FSM|current_state [4] & (\processor|FSM|current_state [3] & ((\processor|FSM|current_state [0]) 
// # (!\processor|FSM|DR[1]~2_combout ))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|DR[1]~2_combout ),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|DR[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[1]~3 .lut_mask = 16'h4EA4;
defparam \processor|FSM|DR[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N0
cycloneive_lcell_comb \processor|FSM|DR[1]~4 (
// Equation(s):
// \processor|FSM|DR[1]~4_combout  = (\processor|FSM|DR[1]~1_combout  & ((!\processor|FSM|current_state [5]) # (!\processor|FSM|DR[1]~3_combout )))

	.dataa(\processor|FSM|DR[1]~3_combout ),
	.datab(\processor|FSM|current_state [5]),
	.datac(gnd),
	.datad(\processor|FSM|DR[1]~1_combout ),
	.cin(gnd),
	.combout(\processor|FSM|DR[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[1]~4 .lut_mask = 16'h7700;
defparam \processor|FSM|DR[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N11
dffeas \processor|FSM|DR[0] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|DR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|DR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|DR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|DR[0] .is_wysiwyg = "true";
defparam \processor|FSM|DR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N20
cycloneive_lcell_comb \processor|FSM|Selector24~2 (
// Equation(s):
// \processor|FSM|Selector24~2_combout  = (\processor|FSM|current_state [3] & (!\processor|FSM|current_state [1] & (\processor|FSM|current_state [2] $ (!\processor|FSM|current_state [0]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector24~2 .lut_mask = 16'h0084;
defparam \processor|FSM|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N26
cycloneive_lcell_comb \processor|FSM|Selector24~3 (
// Equation(s):
// \processor|FSM|Selector24~3_combout  = (\processor|FSM|regWE~q  & !\processor|FSM|Selector24~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|regWE~q ),
	.datad(\processor|FSM|Selector24~2_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector24~3 .lut_mask = 16'h00F0;
defparam \processor|FSM|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N28
cycloneive_lcell_comb \processor|FSM|Selector24~4 (
// Equation(s):
// \processor|FSM|Selector24~4_combout  = (\processor|FSM|current_state [0] & (!\processor|FSM|current_state [1] & ((\processor|FSM|current_state [2]) # (!\processor|FSM|current_state [3])))) # (!\processor|FSM|current_state [0] & 
// ((\processor|FSM|current_state [3] & ((\processor|FSM|current_state [1]))) # (!\processor|FSM|current_state [3] & (\processor|FSM|current_state [2]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector24~4 .lut_mask = 16'h0EB2;
defparam \processor|FSM|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N10
cycloneive_lcell_comb \processor|FSM|Selector24~5 (
// Equation(s):
// \processor|FSM|Selector24~5_combout  = (\processor|FSM|regWE~q  & ((\processor|FSM|Selector24~4_combout ) # ((\processor|FSM|current_state [1]) # (!\processor|FSM|current_state [2])))) # (!\processor|FSM|regWE~q  & (\processor|FSM|Selector24~4_combout  & 
// ((\processor|FSM|current_state [1]) # (!\processor|FSM|current_state [2]))))

	.dataa(\processor|FSM|regWE~q ),
	.datab(\processor|FSM|Selector24~4_combout ),
	.datac(\processor|FSM|current_state [2]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector24~5 .lut_mask = 16'hEE8E;
defparam \processor|FSM|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N24
cycloneive_lcell_comb \processor|FSM|regWE~0 (
// Equation(s):
// \processor|FSM|regWE~0_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|Selector24~3_combout )) # (!\processor|FSM|current_state [4] & ((\processor|FSM|Selector24~5_combout )))

	.dataa(\processor|FSM|Selector24~3_combout ),
	.datab(\processor|FSM|current_state [4]),
	.datac(gnd),
	.datad(\processor|FSM|Selector24~5_combout ),
	.cin(gnd),
	.combout(\processor|FSM|regWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|regWE~0 .lut_mask = 16'hBB88;
defparam \processor|FSM|regWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y39_N25
dffeas \processor|FSM|regWE (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|regWE~0_combout ),
	.asdata(\processor|FSM|regWE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|current_state [5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|regWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|regWE .is_wysiwyg = "true";
defparam \processor|FSM|regWE .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N3
dffeas \processor|ir|register|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[10] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N10
cycloneive_lcell_comb \processor|FSM|Selector22~0 (
// Equation(s):
// \processor|FSM|Selector22~0_combout  = (\processor|FSM|current_state [5] & (\processor|ir|register|Q [10] & ((\processor|FSM|Selector2~0_combout ) # (!\processor|FSM|current_state [3]))))

	.dataa(\processor|FSM|Selector2~0_combout ),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|ir|register|Q [10]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector22~0 .lut_mask = 16'h80C0;
defparam \processor|FSM|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N29
dffeas \processor|FSM|DR[1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|FSM|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|DR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|DR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|DR[1] .is_wysiwyg = "true";
defparam \processor|FSM|DR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N6
cycloneive_lcell_comb \processor|FSM|Selector21~0 (
// Equation(s):
// \processor|FSM|Selector21~0_combout  = (\processor|FSM|current_state [5] & (\processor|ir|register|Q [11] & ((\processor|FSM|Selector2~0_combout ) # (!\processor|FSM|current_state [3]))))

	.dataa(\processor|FSM|Selector2~0_combout ),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|ir|register|Q [11]),
	.cin(gnd),
	.combout(\processor|FSM|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector21~0 .lut_mask = 16'hB000;
defparam \processor|FSM|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N8
cycloneive_lcell_comb \processor|FSM|DR[2]~feeder (
// Equation(s):
// \processor|FSM|DR[2]~feeder_combout  = \processor|FSM|Selector21~0_combout 

	.dataa(\processor|FSM|Selector21~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|FSM|DR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|DR[2]~feeder .lut_mask = 16'hAAAA;
defparam \processor|FSM|DR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N9
dffeas \processor|FSM|DR[2] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|DR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|DR[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|DR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|DR[2] .is_wysiwyg = "true";
defparam \processor|FSM|DR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N8
cycloneive_lcell_comb \processor|reg_file|comb~3 (
// Equation(s):
// \processor|reg_file|comb~3_combout  = (\processor|FSM|DR [0] & (\processor|FSM|regWE~q  & (\processor|FSM|DR [1] & \processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [0]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [1]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~3 .lut_mask = 16'h8000;
defparam \processor|reg_file|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N27
dffeas \processor|reg_file|r7|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N4
cycloneive_lcell_comb \processor|reg_file|comb~0 (
// Equation(s):
// \processor|reg_file|comb~0_combout  = (!\processor|FSM|DR [1] & (\processor|FSM|regWE~q  & (\processor|FSM|DR [0] & \processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [1]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [0]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~0 .lut_mask = 16'h4000;
defparam \processor|reg_file|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N31
dffeas \processor|reg_file|r5|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N16
cycloneive_lcell_comb \processor|reg_file|comb~7 (
// Equation(s):
// \processor|reg_file|comb~7_combout  = (\processor|FSM|DR [1] & (\processor|FSM|regWE~q  & (\processor|FSM|DR [0] & !\processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [1]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [0]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~7 .lut_mask = 16'h0080;
defparam \processor|reg_file|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N25
dffeas \processor|reg_file|r3|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N18
cycloneive_lcell_comb \processor|reg_file|comb~5 (
// Equation(s):
// \processor|reg_file|comb~5_combout  = (\processor|FSM|DR [0] & (\processor|FSM|regWE~q  & (!\processor|FSM|DR [1] & !\processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [0]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [1]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~5 .lut_mask = 16'h0008;
defparam \processor|reg_file|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N29
dffeas \processor|reg_file|r1|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N20
cycloneive_lcell_comb \processor|FSM|Selector19~0 (
// Equation(s):
// \processor|FSM|Selector19~0_combout  = (\processor|FSM|SR2[2]~2_combout  & ((\processor|FSM|current_state [1] & (\processor|ir|register|Q [1])) # (!\processor|FSM|current_state [1] & ((\processor|ir|register|Q [10])))))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\processor|ir|register|Q [1]),
	.datac(\processor|ir|register|Q [10]),
	.datad(\processor|FSM|SR2[2]~2_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector19~0 .lut_mask = 16'hD800;
defparam \processor|FSM|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N21
dffeas \processor|FSM|SR2[1] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|SR1[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|SR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|SR2[1] .is_wysiwyg = "true";
defparam \processor|FSM|SR2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[11]~66 (
// Equation(s):
// \processor|alu|adder_in_b[11]~66_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [11])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [11])))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r3|Q [11]),
	.datac(\processor|reg_file|r1|Q [11]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[11]~66 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[11]~67 (
// Equation(s):
// \processor|alu|adder_in_b[11]~67_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[11]~66_combout  & (\processor|reg_file|r7|Q [11])) # (!\processor|alu|adder_in_b[11]~66_combout  & ((\processor|reg_file|r5|Q [11]))))) # 
// (!\processor|FSM|SR2 [2] & (((\processor|alu|adder_in_b[11]~66_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r7|Q [11]),
	.datac(\processor|reg_file|r5|Q [11]),
	.datad(\processor|alu|adder_in_b[11]~66_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[11]~67 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N8
cycloneive_lcell_comb \processor|FSM|Selector20~0 (
// Equation(s):
// \processor|FSM|Selector20~0_combout  = (\processor|FSM|SR2[2]~2_combout  & ((\processor|FSM|current_state [1] & (\processor|ir|register|Q [0])) # (!\processor|FSM|current_state [1] & ((\processor|ir|register|Q [9])))))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\processor|ir|register|Q [0]),
	.datac(\processor|FSM|SR2[2]~2_combout ),
	.datad(\processor|ir|register|Q [9]),
	.cin(gnd),
	.combout(\processor|FSM|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector20~0 .lut_mask = 16'hD080;
defparam \processor|FSM|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N11
dffeas \processor|FSM|SR2[0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|FSM|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|SR1[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|SR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|SR2[0] .is_wysiwyg = "true";
defparam \processor|FSM|SR2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N18
cycloneive_lcell_comb \processor|reg_file|comb~1 (
// Equation(s):
// \processor|reg_file|comb~1_combout  = (\processor|FSM|DR [1] & (\processor|FSM|regWE~q  & (!\processor|FSM|DR [0] & \processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [1]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [0]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~1 .lut_mask = 16'h0800;
defparam \processor|reg_file|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N13
dffeas \processor|reg_file|r6|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N22
cycloneive_lcell_comb \processor|reg_file|comb~4 (
// Equation(s):
// \processor|reg_file|comb~4_combout  = (\processor|FSM|DR [1] & (\processor|FSM|regWE~q  & (!\processor|FSM|DR [0] & !\processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [1]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [0]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~4 .lut_mask = 16'h0008;
defparam \processor|reg_file|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N13
dffeas \processor|reg_file|r2|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N20
cycloneive_lcell_comb \processor|reg_file|comb~2 (
// Equation(s):
// \processor|reg_file|comb~2_combout  = (!\processor|FSM|DR [1] & (\processor|FSM|regWE~q  & (!\processor|FSM|DR [0] & \processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [1]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [0]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~2 .lut_mask = 16'h0400;
defparam \processor|reg_file|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N19
dffeas \processor|reg_file|r4|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N0
cycloneive_lcell_comb \processor|reg_file|comb~6 (
// Equation(s):
// \processor|reg_file|comb~6_combout  = (!\processor|FSM|DR [0] & (\processor|FSM|regWE~q  & (!\processor|FSM|DR [1] & !\processor|FSM|DR [2])))

	.dataa(\processor|FSM|DR [0]),
	.datab(\processor|FSM|regWE~q ),
	.datac(\processor|FSM|DR [1]),
	.datad(\processor|FSM|DR [2]),
	.cin(gnd),
	.combout(\processor|reg_file|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|comb~6 .lut_mask = 16'h0004;
defparam \processor|reg_file|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N11
dffeas \processor|reg_file|r0|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[11]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N10
cycloneive_lcell_comb \processor|alu|adder_in_b[11]~68 (
// Equation(s):
// \processor|alu|adder_in_b[11]~68_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & (\processor|reg_file|r4|Q [11])) # (!\processor|FSM|SR2 [2] & ((\processor|reg_file|r0|Q [11])))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r4|Q [11]),
	.datac(\processor|reg_file|r0|Q [11]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[11]~68 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N12
cycloneive_lcell_comb \processor|alu|adder_in_b[11]~69 (
// Equation(s):
// \processor|alu|adder_in_b[11]~69_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[11]~68_combout  & (\processor|reg_file|r6|Q [11])) # (!\processor|alu|adder_in_b[11]~68_combout  & ((\processor|reg_file|r2|Q [11]))))) # 
// (!\processor|FSM|SR2 [1] & (((\processor|alu|adder_in_b[11]~68_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r6|Q [11]),
	.datac(\processor|reg_file|r2|Q [11]),
	.datad(\processor|alu|adder_in_b[11]~68_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[11]~69 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[11]~70 (
// Equation(s):
// \processor|alu|adder_in_b[11]~70_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[11]~67_combout )) # (!\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[11]~69_combout )))))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|alu|adder_in_b[11]~67_combout ),
	.datac(\processor|FSM|SR2 [0]),
	.datad(\processor|alu|adder_in_b[11]~69_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[11]~70 .lut_mask = 16'h4540;
defparam \processor|alu|adder_in_b[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N12
cycloneive_lcell_comb \processor|alu|adder_in_b[11]~71 (
// Equation(s):
// \processor|alu|adder_in_b[11]~71_combout  = (\processor|alu|adder_in_b[11]~70_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [4]))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|ir|register|Q [4]),
	.datac(\processor|alu|adder_in_b[11]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[11]~71 .lut_mask = 16'hF8F8;
defparam \processor|alu|adder_in_b[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N22
cycloneive_lcell_comb \processor|FSM|SR1[1]~3 (
// Equation(s):
// \processor|FSM|SR1[1]~3_combout  = ((\processor|FSM|current_state [2] & (\processor|FSM|Selector2~1_combout  & \processor|FSM|current_state [3])) # (!\processor|FSM|current_state [2] & ((!\processor|FSM|current_state [3])))) # 
// (!\processor|FSM|current_state [5])

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|Selector2~1_combout ),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|SR1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|SR1[1]~3 .lut_mask = 16'h8F5F;
defparam \processor|FSM|SR1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N22
cycloneive_lcell_comb \processor|FSM|SR1[1]~2 (
// Equation(s):
// \processor|FSM|SR1[1]~2_combout  = (\processor|FSM|current_state [3] & (((\processor|FSM|current_state [0]) # (!\processor|FSM|current_state [1])))) # (!\processor|FSM|current_state [3] & (!\processor|FSM|current_state [2]))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|SR1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|SR1[1]~2 .lut_mask = 16'hCF55;
defparam \processor|FSM|SR1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N26
cycloneive_lcell_comb \processor|FSM|Selector16~0 (
// Equation(s):
// \processor|FSM|Selector16~0_combout  = (\processor|FSM|SR1[1]~2_combout  & (!\processor|FSM|current_state [0] & (\processor|ir|register|Q [10]))) # (!\processor|FSM|SR1[1]~2_combout  & (((\processor|ir|register|Q [7]))))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|ir|register|Q [10]),
	.datac(\processor|FSM|SR1[1]~2_combout ),
	.datad(\processor|ir|register|Q [7]),
	.cin(gnd),
	.combout(\processor|FSM|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector16~0 .lut_mask = 16'h4F40;
defparam \processor|FSM|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N4
cycloneive_lcell_comb \processor|FSM|Selector16~1 (
// Equation(s):
// \processor|FSM|Selector16~1_combout  = (!\processor|FSM|SR1[1]~3_combout  & \processor|FSM|Selector16~0_combout )

	.dataa(\processor|FSM|SR1[1]~3_combout ),
	.datab(\processor|FSM|Selector16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|FSM|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector16~1 .lut_mask = 16'h4444;
defparam \processor|FSM|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N31
dffeas \processor|FSM|SR1[1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|FSM|Selector16~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|SR1[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|SR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|SR1[1] .is_wysiwyg = "true";
defparam \processor|FSM|SR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N28
cycloneive_lcell_comb \processor|FSM|Selector15~0 (
// Equation(s):
// \processor|FSM|Selector15~0_combout  = (\processor|FSM|SR1[1]~2_combout  & (!\processor|FSM|current_state [0] & (\processor|ir|register|Q [11]))) # (!\processor|FSM|SR1[1]~2_combout  & (((\processor|ir|register|Q [8]))))

	.dataa(\processor|FSM|current_state [0]),
	.datab(\processor|ir|register|Q [11]),
	.datac(\processor|FSM|SR1[1]~2_combout ),
	.datad(\processor|ir|register|Q [8]),
	.cin(gnd),
	.combout(\processor|FSM|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector15~0 .lut_mask = 16'h4F40;
defparam \processor|FSM|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N6
cycloneive_lcell_comb \processor|FSM|Selector15~1 (
// Equation(s):
// \processor|FSM|Selector15~1_combout  = (!\processor|FSM|SR1[1]~3_combout  & \processor|FSM|Selector15~0_combout )

	.dataa(\processor|FSM|SR1[1]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|Selector15~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector15~1 .lut_mask = 16'h5500;
defparam \processor|FSM|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N13
dffeas \processor|FSM|SR1[2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|FSM|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|SR1[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|SR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|SR1[2] .is_wysiwyg = "true";
defparam \processor|FSM|SR1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N24
cycloneive_lcell_comb \processor|reg_file|mux0|out[11]~55 (
// Equation(s):
// \processor|reg_file|mux0|out[11]~55_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [11]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [11] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r1|Q [11]),
	.datac(\processor|reg_file|r3|Q [11]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[11]~55 .lut_mask = 16'hAAE4;
defparam \processor|reg_file|mux0|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N26
cycloneive_lcell_comb \processor|reg_file|mux0|out[11]~56 (
// Equation(s):
// \processor|reg_file|mux0|out[11]~56_combout  = (\processor|reg_file|mux0|out[11]~55_combout  & (((\processor|reg_file|r7|Q [11]) # (!\processor|FSM|SR1 [2])))) # (!\processor|reg_file|mux0|out[11]~55_combout  & (\processor|reg_file|r5|Q [11] & 
// ((\processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r5|Q [11]),
	.datab(\processor|reg_file|mux0|out[11]~55_combout ),
	.datac(\processor|reg_file|r7|Q [11]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[11]~56 .lut_mask = 16'hE2CC;
defparam \processor|reg_file|mux0|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N18
cycloneive_lcell_comb \processor|reg_file|mux0|out[11]~57 (
// Equation(s):
// \processor|reg_file|mux0|out[11]~57_combout  = (\processor|FSM|SR1 [2] & (((\processor|reg_file|r4|Q [11]) # (\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q [11] & ((!\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r0|Q [11]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r4|Q [11]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[11]~57 .lut_mask = 16'hCCE2;
defparam \processor|reg_file|mux0|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N12
cycloneive_lcell_comb \processor|reg_file|mux0|out[11]~58 (
// Equation(s):
// \processor|reg_file|mux0|out[11]~58_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[11]~57_combout  & ((\processor|reg_file|r6|Q [11]))) # (!\processor|reg_file|mux0|out[11]~57_combout  & (\processor|reg_file|r2|Q [11])))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[11]~57_combout ))))

	.dataa(\processor|reg_file|r2|Q [11]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r6|Q [11]),
	.datad(\processor|reg_file|mux0|out[11]~57_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[11]~58 .lut_mask = 16'hF388;
defparam \processor|reg_file|mux0|out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N3
dffeas \processor|FSM|aluControl[0] (
	.clk(!\KEY[0]~input_o ),
	.d(\state_disp1|SYNTHESIZED_WIRE_59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|FSM|current_state [4]),
	.sload(gnd),
	.ena(\processor|FSM|aluControl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|aluControl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|aluControl[0] .is_wysiwyg = "true";
defparam \processor|FSM|aluControl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N16
cycloneive_lcell_comb \processor|FSM|Selector17~0 (
// Equation(s):
// \processor|FSM|Selector17~0_combout  = (\processor|FSM|SR1[1]~2_combout  & (\processor|ir|register|Q [9] & (!\processor|FSM|current_state [0]))) # (!\processor|FSM|SR1[1]~2_combout  & (((\processor|ir|register|Q [6]))))

	.dataa(\processor|FSM|SR1[1]~2_combout ),
	.datab(\processor|ir|register|Q [9]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|ir|register|Q [6]),
	.cin(gnd),
	.combout(\processor|FSM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector17~0 .lut_mask = 16'h5D08;
defparam \processor|FSM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N26
cycloneive_lcell_comb \processor|FSM|Selector17~1 (
// Equation(s):
// \processor|FSM|Selector17~1_combout  = (\processor|FSM|Selector17~0_combout  & !\processor|FSM|SR1[1]~3_combout )

	.dataa(gnd),
	.datab(\processor|FSM|Selector17~0_combout ),
	.datac(\processor|FSM|SR1[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|FSM|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector17~1 .lut_mask = 16'h0C0C;
defparam \processor|FSM|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N1
dffeas \processor|FSM|SR1[0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|FSM|Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|SR1[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|SR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|SR1[0] .is_wysiwyg = "true";
defparam \processor|FSM|SR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N4
cycloneive_lcell_comb \processor|tsb|Bus[11]~60 (
// Equation(s):
// \processor|tsb|Bus[11]~60_combout  = (!\processor|FSM|aluControl [0] & ((\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[11]~56_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[11]~58_combout )))))

	.dataa(\processor|reg_file|mux0|out[11]~56_combout ),
	.datab(\processor|reg_file|mux0|out[11]~58_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|FSM|SR1 [0]),
	.cin(gnd),
	.combout(\processor|tsb|Bus[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[11]~60 .lut_mask = 16'h0A0C;
defparam \processor|tsb|Bus[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N16
cycloneive_lcell_comb \processor|reg_file|mux0|out[11]~59 (
// Equation(s):
// \processor|reg_file|mux0|out[11]~59_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[11]~56_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[11]~58_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(gnd),
	.datac(\processor|reg_file|mux0|out[11]~56_combout ),
	.datad(\processor|reg_file|mux0|out[11]~58_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[11]~59 .lut_mask = 16'hF5A0;
defparam \processor|reg_file|mux0|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N28
cycloneive_lcell_comb \processor|reg_file|r5|Q[10]~feeder (
// Equation(s):
// \processor|reg_file|r5|Q[10]~feeder_combout  = \processor|tsb|Bus[10]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[10]~58_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r5|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r5|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r5|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N29
dffeas \processor|reg_file|r5|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r5|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N22
cycloneive_lcell_comb \processor|reg_file|r7|Q[10]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[10]~feeder_combout  = \processor|tsb|Bus[10]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[10]~58_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r7|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N23
dffeas \processor|reg_file|r7|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N30
cycloneive_lcell_comb \processor|reg_file|r3|Q[10]~feeder (
// Equation(s):
// \processor|reg_file|r3|Q[10]~feeder_combout  = \processor|tsb|Bus[10]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[10]~58_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r3|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r3|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r3|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N31
dffeas \processor|reg_file|r3|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r3|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N17
dffeas \processor|reg_file|r1|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N30
cycloneive_lcell_comb \processor|reg_file|mux0|out[10]~50 (
// Equation(s):
// \processor|reg_file|mux0|out[10]~50_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & (\processor|reg_file|r3|Q [10])) # (!\processor|FSM|SR1 [1] & ((\processor|reg_file|r1|Q 
// [10])))))

	.dataa(\processor|reg_file|r3|Q [10]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|reg_file|r1|Q [10]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[10]~50 .lut_mask = 16'hE3E0;
defparam \processor|reg_file|mux0|out[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N18
cycloneive_lcell_comb \processor|reg_file|mux0|out[10]~51 (
// Equation(s):
// \processor|reg_file|mux0|out[10]~51_combout  = (\processor|reg_file|mux0|out[10]~50_combout  & (((\processor|reg_file|r7|Q [10]) # (!\processor|FSM|SR1 [2])))) # (!\processor|reg_file|mux0|out[10]~50_combout  & (\processor|reg_file|r5|Q [10] & 
// ((\processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r5|Q [10]),
	.datab(\processor|reg_file|r7|Q [10]),
	.datac(\processor|reg_file|mux0|out[10]~50_combout ),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[10]~51 .lut_mask = 16'hCAF0;
defparam \processor|reg_file|mux0|out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N31
dffeas \processor|reg_file|r6|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y41_N25
dffeas \processor|reg_file|r2|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y41_N7
dffeas \processor|reg_file|r0|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N4
cycloneive_lcell_comb \processor|reg_file|r4|Q[10]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[10]~feeder_combout  = \processor|tsb|Bus[10]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[10]~58_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N5
dffeas \processor|reg_file|r4|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N20
cycloneive_lcell_comb \processor|reg_file|mux0|out[10]~52 (
// Equation(s):
// \processor|reg_file|mux0|out[10]~52_combout  = (\processor|FSM|SR1 [1] & (((\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & ((\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [10]))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q 
// [10]))))

	.dataa(\processor|reg_file|r0|Q [10]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r4|Q [10]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[10]~52 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N24
cycloneive_lcell_comb \processor|reg_file|mux0|out[10]~53 (
// Equation(s):
// \processor|reg_file|mux0|out[10]~53_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[10]~52_combout  & (\processor|reg_file|r6|Q [10])) # (!\processor|reg_file|mux0|out[10]~52_combout  & ((\processor|reg_file|r2|Q [10]))))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[10]~52_combout ))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r6|Q [10]),
	.datac(\processor|reg_file|r2|Q [10]),
	.datad(\processor|reg_file|mux0|out[10]~52_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[10]~53 .lut_mask = 16'hDDA0;
defparam \processor|reg_file|mux0|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N6
cycloneive_lcell_comb \processor|reg_file|mux0|out[10]~54 (
// Equation(s):
// \processor|reg_file|mux0|out[10]~54_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[10]~51_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[10]~53_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(\processor|reg_file|mux0|out[10]~51_combout ),
	.datac(gnd),
	.datad(\processor|reg_file|mux0|out[10]~53_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[10]~54 .lut_mask = 16'hDD88;
defparam \processor|reg_file|mux0|out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[10]~60 (
// Equation(s):
// \processor|alu|adder_in_b[10]~60_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [10]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [10] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [10]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r1|Q [10]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[10]~60 .lut_mask = 16'hCCB8;
defparam \processor|alu|adder_in_b[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[10]~61 (
// Equation(s):
// \processor|alu|adder_in_b[10]~61_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[10]~60_combout  & ((\processor|reg_file|r7|Q [10]))) # (!\processor|alu|adder_in_b[10]~60_combout  & (\processor|reg_file|r5|Q [10])))) # 
// (!\processor|FSM|SR2 [2] & (((\processor|alu|adder_in_b[10]~60_combout ))))

	.dataa(\processor|reg_file|r5|Q [10]),
	.datab(\processor|FSM|SR2 [2]),
	.datac(\processor|reg_file|r7|Q [10]),
	.datad(\processor|alu|adder_in_b[10]~60_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[10]~61 .lut_mask = 16'hF388;
defparam \processor|alu|adder_in_b[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[10]~62 (
// Equation(s):
// \processor|alu|adder_in_b[10]~62_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & (\processor|reg_file|r4|Q [10])) # (!\processor|FSM|SR2 [2] & ((\processor|reg_file|r0|Q [10])))))

	.dataa(\processor|reg_file|r4|Q [10]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r0|Q [10]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[10]~62 .lut_mask = 16'hEE30;
defparam \processor|alu|adder_in_b[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[10]~63 (
// Equation(s):
// \processor|alu|adder_in_b[10]~63_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[10]~62_combout  & ((\processor|reg_file|r6|Q [10]))) # (!\processor|alu|adder_in_b[10]~62_combout  & (\processor|reg_file|r2|Q [10])))) # 
// (!\processor|FSM|SR2 [1] & (((\processor|alu|adder_in_b[10]~62_combout ))))

	.dataa(\processor|reg_file|r2|Q [10]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r6|Q [10]),
	.datad(\processor|alu|adder_in_b[10]~62_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[10]~63 .lut_mask = 16'hF388;
defparam \processor|alu|adder_in_b[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[10]~64 (
// Equation(s):
// \processor|alu|adder_in_b[10]~64_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[10]~61_combout )) # (!\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[10]~63_combout )))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[10]~61_combout ),
	.datad(\processor|alu|adder_in_b[10]~63_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[10]~64 .lut_mask = 16'h3120;
defparam \processor|alu|adder_in_b[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[10]~65 (
// Equation(s):
// \processor|alu|adder_in_b[10]~65_combout  = (\processor|alu|adder_in_b[10]~64_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [4]))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|ir|register|Q [4]),
	.datac(gnd),
	.datad(\processor|alu|adder_in_b[10]~64_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[10]~65 .lut_mask = 16'hFF88;
defparam \processor|alu|adder_in_b[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N21
dffeas \processor|reg_file|r7|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N3
dffeas \processor|reg_file|r5|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N23
dffeas \processor|reg_file|r3|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N25
dffeas \processor|reg_file|r1|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[9]~54 (
// Equation(s):
// \processor|alu|adder_in_b[9]~54_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [9])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [9])))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r3|Q [9]),
	.datac(\processor|reg_file|r1|Q [9]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[9]~54 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[9]~55 (
// Equation(s):
// \processor|alu|adder_in_b[9]~55_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[9]~54_combout  & (\processor|reg_file|r7|Q [9])) # (!\processor|alu|adder_in_b[9]~54_combout  & ((\processor|reg_file|r5|Q [9]))))) # (!\processor|FSM|SR2 [2] 
// & (((\processor|alu|adder_in_b[9]~54_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r7|Q [9]),
	.datac(\processor|reg_file|r5|Q [9]),
	.datad(\processor|alu|adder_in_b[9]~54_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[9]~55 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N23
dffeas \processor|reg_file|r6|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y41_N5
dffeas \processor|reg_file|r2|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y41_N21
dffeas \processor|reg_file|r4|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y41_N3
dffeas \processor|reg_file|r0|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[9]~56 (
// Equation(s):
// \processor|alu|adder_in_b[9]~56_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & (\processor|reg_file|r4|Q [9])) # (!\processor|FSM|SR2 [2] & ((\processor|reg_file|r0|Q [9])))))

	.dataa(\processor|reg_file|r4|Q [9]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r0|Q [9]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[9]~56 .lut_mask = 16'hEE30;
defparam \processor|alu|adder_in_b[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N4
cycloneive_lcell_comb \processor|alu|adder_in_b[9]~57 (
// Equation(s):
// \processor|alu|adder_in_b[9]~57_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[9]~56_combout  & (\processor|reg_file|r6|Q [9])) # (!\processor|alu|adder_in_b[9]~56_combout  & ((\processor|reg_file|r2|Q [9]))))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[9]~56_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r6|Q [9]),
	.datac(\processor|reg_file|r2|Q [9]),
	.datad(\processor|alu|adder_in_b[9]~56_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[9]~57 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N14
cycloneive_lcell_comb \processor|alu|adder_in_b[9]~58 (
// Equation(s):
// \processor|alu|adder_in_b[9]~58_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[9]~55_combout )) # (!\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[9]~57_combout )))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[9]~55_combout ),
	.datad(\processor|alu|adder_in_b[9]~57_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[9]~58 .lut_mask = 16'h3120;
defparam \processor|alu|adder_in_b[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[9]~59 (
// Equation(s):
// \processor|alu|adder_in_b[9]~59_combout  = (\processor|alu|adder_in_b[9]~58_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [4]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[9]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[9]~59 .lut_mask = 16'hF8F8;
defparam \processor|alu|adder_in_b[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N20
cycloneive_lcell_comb \processor|reg_file|mux0|out[9]~47 (
// Equation(s):
// \processor|reg_file|mux0|out[9]~47_combout  = (\processor|FSM|SR1 [2] & (((\processor|reg_file|r4|Q [9]) # (\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q [9] & ((!\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r0|Q [9]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r4|Q [9]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[9]~47 .lut_mask = 16'hCCE2;
defparam \processor|reg_file|mux0|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[9]~48 (
// Equation(s):
// \processor|reg_file|mux0|out[9]~48_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[9]~47_combout  & ((\processor|reg_file|r6|Q [9]))) # (!\processor|reg_file|mux0|out[9]~47_combout  & (\processor|reg_file|r2|Q [9])))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[9]~47_combout ))))

	.dataa(\processor|reg_file|r2|Q [9]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r6|Q [9]),
	.datad(\processor|reg_file|mux0|out[9]~47_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[9]~48 .lut_mask = 16'hF388;
defparam \processor|reg_file|mux0|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[9]~45 (
// Equation(s):
// \processor|reg_file|mux0|out[9]~45_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [9]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [9]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r1|Q [9]),
	.datac(\processor|reg_file|r3|Q [9]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[9]~45 .lut_mask = 16'hFA44;
defparam \processor|reg_file|mux0|out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N20
cycloneive_lcell_comb \processor|reg_file|mux0|out[9]~46 (
// Equation(s):
// \processor|reg_file|mux0|out[9]~46_combout  = (\processor|reg_file|mux0|out[9]~45_combout  & (((\processor|reg_file|r7|Q [9])) # (!\processor|FSM|SR1 [2]))) # (!\processor|reg_file|mux0|out[9]~45_combout  & (\processor|FSM|SR1 [2] & 
// ((\processor|reg_file|r5|Q [9]))))

	.dataa(\processor|reg_file|mux0|out[9]~45_combout ),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r7|Q [9]),
	.datad(\processor|reg_file|r5|Q [9]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[9]~46 .lut_mask = 16'hE6A2;
defparam \processor|reg_file|mux0|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N4
cycloneive_lcell_comb \processor|reg_file|mux0|out[9]~49 (
// Equation(s):
// \processor|reg_file|mux0|out[9]~49_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[9]~46_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[9]~48_combout ))

	.dataa(\processor|reg_file|mux0|out[9]~48_combout ),
	.datab(\processor|FSM|SR1 [0]),
	.datac(gnd),
	.datad(\processor|reg_file|mux0|out[9]~46_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[9]~49 .lut_mask = 16'hEE22;
defparam \processor|reg_file|mux0|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N27
dffeas \processor|reg_file|r2|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N14
cycloneive_lcell_comb \processor|reg_file|r6|Q[8]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[8]~feeder_combout  = \processor|tsb|Bus[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[8]~48_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r6|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N15
dffeas \processor|reg_file|r6|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N28
cycloneive_lcell_comb \processor|reg_file|r4|Q[8]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[8]~feeder_combout  = \processor|tsb|Bus[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[8]~48_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r4|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N29
dffeas \processor|reg_file|r4|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y41_N29
dffeas \processor|reg_file|r0|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[8]~50 (
// Equation(s):
// \processor|alu|adder_in_b[8]~50_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & (\processor|reg_file|r4|Q [8])) # (!\processor|FSM|SR2 [2] & ((\processor|reg_file|r0|Q [8])))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r4|Q [8]),
	.datac(\processor|reg_file|r0|Q [8]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[8]~50 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N18
cycloneive_lcell_comb \processor|alu|adder_in_b[8]~51 (
// Equation(s):
// \processor|alu|adder_in_b[8]~51_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[8]~50_combout  & ((\processor|reg_file|r6|Q [8]))) # (!\processor|alu|adder_in_b[8]~50_combout  & (\processor|reg_file|r2|Q [8])))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[8]~50_combout ))))

	.dataa(\processor|reg_file|r2|Q [8]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r6|Q [8]),
	.datad(\processor|alu|adder_in_b[8]~50_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[8]~51 .lut_mask = 16'hF388;
defparam \processor|alu|adder_in_b[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N9
dffeas \processor|reg_file|r5|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N28
cycloneive_lcell_comb \processor|reg_file|r7|Q[8]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[8]~feeder_combout  = \processor|tsb|Bus[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[8]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r7|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N29
dffeas \processor|reg_file|r7|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N10
cycloneive_lcell_comb \processor|reg_file|r3|Q[8]~feeder (
// Equation(s):
// \processor|reg_file|r3|Q[8]~feeder_combout  = \processor|tsb|Bus[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[8]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r3|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N11
dffeas \processor|reg_file|r3|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N7
dffeas \processor|reg_file|r1|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N0
cycloneive_lcell_comb \processor|alu|adder_in_b[8]~48 (
// Equation(s):
// \processor|alu|adder_in_b[8]~48_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [8]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [8] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [8]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r1|Q [8]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[8]~48 .lut_mask = 16'hCCB8;
defparam \processor|alu|adder_in_b[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N18
cycloneive_lcell_comb \processor|alu|adder_in_b[8]~49 (
// Equation(s):
// \processor|alu|adder_in_b[8]~49_combout  = (\processor|alu|adder_in_b[8]~48_combout  & (((\processor|reg_file|r7|Q [8]) # (!\processor|FSM|SR2 [2])))) # (!\processor|alu|adder_in_b[8]~48_combout  & (\processor|reg_file|r5|Q [8] & ((\processor|FSM|SR2 
// [2]))))

	.dataa(\processor|reg_file|r5|Q [8]),
	.datab(\processor|reg_file|r7|Q [8]),
	.datac(\processor|alu|adder_in_b[8]~48_combout ),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[8]~49 .lut_mask = 16'hCAF0;
defparam \processor|alu|adder_in_b[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N0
cycloneive_lcell_comb \processor|alu|adder_in_b[8]~52 (
// Equation(s):
// \processor|alu|adder_in_b[8]~52_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[8]~49_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[8]~51_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[8]~51_combout ),
	.datad(\processor|alu|adder_in_b[8]~49_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[8]~52 .lut_mask = 16'h3210;
defparam \processor|alu|adder_in_b[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[8]~53 (
// Equation(s):
// \processor|alu|adder_in_b[8]~53_combout  = (\processor|alu|adder_in_b[8]~52_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [4]),
	.datab(\processor|ir|register|Q [5]),
	.datac(gnd),
	.datad(\processor|alu|adder_in_b[8]~52_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[8]~53 .lut_mask = 16'hFF88;
defparam \processor|alu|adder_in_b[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N20
cycloneive_lcell_comb \processor|reg_file|mux0|out[8]~40 (
// Equation(s):
// \processor|reg_file|mux0|out[8]~40_combout  = (\processor|FSM|SR1 [1] & (((\processor|FSM|SR1 [2]) # (\processor|reg_file|r3|Q [8])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [8] & (!\processor|FSM|SR1 [2])))

	.dataa(\processor|reg_file|r1|Q [8]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|FSM|SR1 [2]),
	.datad(\processor|reg_file|r3|Q [8]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[8]~40 .lut_mask = 16'hCEC2;
defparam \processor|reg_file|mux0|out[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N8
cycloneive_lcell_comb \processor|reg_file|mux0|out[8]~41 (
// Equation(s):
// \processor|reg_file|mux0|out[8]~41_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[8]~40_combout  & (\processor|reg_file|r7|Q [8])) # (!\processor|reg_file|mux0|out[8]~40_combout  & ((\processor|reg_file|r5|Q [8]))))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[8]~40_combout ))))

	.dataa(\processor|reg_file|r7|Q [8]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r5|Q [8]),
	.datad(\processor|reg_file|mux0|out[8]~40_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[8]~41 .lut_mask = 16'hBBC0;
defparam \processor|reg_file|mux0|out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N30
cycloneive_lcell_comb \processor|reg_file|mux0|out[8]~42 (
// Equation(s):
// \processor|reg_file|mux0|out[8]~42_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [8]) # ((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (((\processor|reg_file|r0|Q [8] & !\processor|FSM|SR1 [1]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r4|Q [8]),
	.datac(\processor|reg_file|r0|Q [8]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[8]~42 .lut_mask = 16'hAAD8;
defparam \processor|reg_file|mux0|out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N26
cycloneive_lcell_comb \processor|reg_file|mux0|out[8]~43 (
// Equation(s):
// \processor|reg_file|mux0|out[8]~43_combout  = (\processor|reg_file|mux0|out[8]~42_combout  & ((\processor|reg_file|r6|Q [8]) # ((!\processor|FSM|SR1 [1])))) # (!\processor|reg_file|mux0|out[8]~42_combout  & (((\processor|reg_file|r2|Q [8] & 
// \processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|mux0|out[8]~42_combout ),
	.datab(\processor|reg_file|r6|Q [8]),
	.datac(\processor|reg_file|r2|Q [8]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[8]~43 .lut_mask = 16'hD8AA;
defparam \processor|reg_file|mux0|out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N0
cycloneive_lcell_comb \processor|reg_file|mux0|out[8]~44 (
// Equation(s):
// \processor|reg_file|mux0|out[8]~44_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[8]~41_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[8]~43_combout )))

	.dataa(\processor|reg_file|mux0|out[8]~41_combout ),
	.datab(gnd),
	.datac(\processor|FSM|SR1 [0]),
	.datad(\processor|reg_file|mux0|out[8]~43_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[8]~44 .lut_mask = 16'hAFA0;
defparam \processor|reg_file|mux0|out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N28
cycloneive_lcell_comb \processor|reg_file|r4|Q[7]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[7]~feeder_combout  = \processor|tsb|Bus[7]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[7]~45_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r4|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N29
dffeas \processor|reg_file|r4|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N8
cycloneive_lcell_comb \processor|reg_file|r0|Q[7]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[7]~feeder_combout  = \processor|tsb|Bus[7]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[7]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r0|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N9
dffeas \processor|reg_file|r0|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N12
cycloneive_lcell_comb \processor|reg_file|mux0|out[7]~37 (
// Equation(s):
// \processor|reg_file|mux0|out[7]~37_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [7]) # ((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (((\processor|reg_file|r0|Q [7] & !\processor|FSM|SR1 [1]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r4|Q [7]),
	.datac(\processor|reg_file|r0|Q [7]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[7]~37 .lut_mask = 16'hAAD8;
defparam \processor|reg_file|mux0|out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N15
dffeas \processor|reg_file|r2|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[7]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N6
cycloneive_lcell_comb \processor|reg_file|r6|Q[7]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[7]~feeder_combout  = \processor|tsb|Bus[7]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[7]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N7
dffeas \processor|reg_file|r6|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N30
cycloneive_lcell_comb \processor|reg_file|mux0|out[7]~38 (
// Equation(s):
// \processor|reg_file|mux0|out[7]~38_combout  = (\processor|reg_file|mux0|out[7]~37_combout  & (((\processor|reg_file|r6|Q [7]) # (!\processor|FSM|SR1 [1])))) # (!\processor|reg_file|mux0|out[7]~37_combout  & (\processor|reg_file|r2|Q [7] & 
// ((\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|mux0|out[7]~37_combout ),
	.datab(\processor|reg_file|r2|Q [7]),
	.datac(\processor|reg_file|r6|Q [7]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[7]~38 .lut_mask = 16'hE4AA;
defparam \processor|reg_file|mux0|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N1
dffeas \processor|reg_file|r5|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[7]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N30
cycloneive_lcell_comb \processor|reg_file|r7|Q[7]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[7]~feeder_combout  = \processor|tsb|Bus[7]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[7]~45_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r7|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N31
dffeas \processor|reg_file|r7|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N11
dffeas \processor|reg_file|r1|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[7]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N4
cycloneive_lcell_comb \processor|reg_file|r3|Q[7]~feeder (
// Equation(s):
// \processor|reg_file|r3|Q[7]~feeder_combout  = \processor|tsb|Bus[7]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[7]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r3|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N5
dffeas \processor|reg_file|r3|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N28
cycloneive_lcell_comb \processor|reg_file|mux0|out[7]~35 (
// Equation(s):
// \processor|reg_file|mux0|out[7]~35_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [7]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [7] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r1|Q [7]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r3|Q [7]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[7]~35 .lut_mask = 16'hCCE2;
defparam \processor|reg_file|mux0|out[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N18
cycloneive_lcell_comb \processor|reg_file|mux0|out[7]~36 (
// Equation(s):
// \processor|reg_file|mux0|out[7]~36_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[7]~35_combout  & ((\processor|reg_file|r7|Q [7]))) # (!\processor|reg_file|mux0|out[7]~35_combout  & (\processor|reg_file|r5|Q [7])))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[7]~35_combout ))))

	.dataa(\processor|reg_file|r5|Q [7]),
	.datab(\processor|reg_file|r7|Q [7]),
	.datac(\processor|FSM|SR1 [2]),
	.datad(\processor|reg_file|mux0|out[7]~35_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[7]~36 .lut_mask = 16'hCFA0;
defparam \processor|reg_file|mux0|out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N0
cycloneive_lcell_comb \processor|reg_file|mux0|out[7]~39 (
// Equation(s):
// \processor|reg_file|mux0|out[7]~39_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[7]~36_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[7]~38_combout ))

	.dataa(gnd),
	.datab(\processor|FSM|SR1 [0]),
	.datac(\processor|reg_file|mux0|out[7]~38_combout ),
	.datad(\processor|reg_file|mux0|out[7]~36_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[7]~39 .lut_mask = 16'hFC30;
defparam \processor|reg_file|mux0|out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[7]~44 (
// Equation(s):
// \processor|alu|adder_in_b[7]~44_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [7]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [7]))))

	.dataa(\processor|reg_file|r0|Q [7]),
	.datab(\processor|reg_file|r4|Q [7]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[7]~44 .lut_mask = 16'hFC0A;
defparam \processor|alu|adder_in_b[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N14
cycloneive_lcell_comb \processor|alu|adder_in_b[7]~45 (
// Equation(s):
// \processor|alu|adder_in_b[7]~45_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[7]~44_combout  & (\processor|reg_file|r6|Q [7])) # (!\processor|alu|adder_in_b[7]~44_combout  & ((\processor|reg_file|r2|Q [7]))))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[7]~44_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r6|Q [7]),
	.datac(\processor|reg_file|r2|Q [7]),
	.datad(\processor|alu|adder_in_b[7]~44_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[7]~45 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N10
cycloneive_lcell_comb \processor|alu|adder_in_b[7]~42 (
// Equation(s):
// \processor|alu|adder_in_b[7]~42_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [7])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [7])))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r3|Q [7]),
	.datac(\processor|reg_file|r1|Q [7]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[7]~42 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N0
cycloneive_lcell_comb \processor|alu|adder_in_b[7]~43 (
// Equation(s):
// \processor|alu|adder_in_b[7]~43_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[7]~42_combout  & (\processor|reg_file|r7|Q [7])) # (!\processor|alu|adder_in_b[7]~42_combout  & ((\processor|reg_file|r5|Q [7]))))) # (!\processor|FSM|SR2 [2] 
// & (((\processor|alu|adder_in_b[7]~42_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r7|Q [7]),
	.datac(\processor|reg_file|r5|Q [7]),
	.datad(\processor|alu|adder_in_b[7]~42_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[7]~43 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[7]~46 (
// Equation(s):
// \processor|alu|adder_in_b[7]~46_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[7]~43_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[7]~45_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[7]~45_combout ),
	.datad(\processor|alu|adder_in_b[7]~43_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[7]~46 .lut_mask = 16'h3210;
defparam \processor|alu|adder_in_b[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N12
cycloneive_lcell_comb \processor|alu|adder_in_b[7]~47 (
// Equation(s):
// \processor|alu|adder_in_b[7]~47_combout  = (\processor|alu|adder_in_b[7]~46_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [4]),
	.datab(\processor|ir|register|Q [5]),
	.datac(gnd),
	.datad(\processor|alu|adder_in_b[7]~46_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[7]~47 .lut_mask = 16'hFF88;
defparam \processor|alu|adder_in_b[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N26
cycloneive_lcell_comb \processor|reg_file|r5|Q[6]~feeder (
// Equation(s):
// \processor|reg_file|r5|Q[6]~feeder_combout  = \processor|tsb|Bus[6]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[6]~42_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r5|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r5|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r5|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N27
dffeas \processor|reg_file|r5|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r5|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y43_N27
dffeas \processor|reg_file|r1|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[6]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y43_N7
dffeas \processor|reg_file|r3|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[6]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N6
cycloneive_lcell_comb \processor|reg_file|mux0|out[6]~30 (
// Equation(s):
// \processor|reg_file|mux0|out[6]~30_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [6]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [6]))))

	.dataa(\processor|reg_file|r1|Q [6]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r3|Q [6]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[6]~30 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y43_N21
dffeas \processor|reg_file|r7|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[6]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[6]~31 (
// Equation(s):
// \processor|reg_file|mux0|out[6]~31_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[6]~30_combout  & ((\processor|reg_file|r7|Q [6]))) # (!\processor|reg_file|mux0|out[6]~30_combout  & (\processor|reg_file|r5|Q [6])))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[6]~30_combout ))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r5|Q [6]),
	.datac(\processor|reg_file|mux0|out[6]~30_combout ),
	.datad(\processor|reg_file|r7|Q [6]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[6]~31 .lut_mask = 16'hF858;
defparam \processor|reg_file|mux0|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N28
cycloneive_lcell_comb \processor|reg_file|r6|Q[6]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[6]~feeder_combout  = \processor|tsb|Bus[6]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[6]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N29
dffeas \processor|reg_file|r6|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N23
dffeas \processor|reg_file|r2|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[6]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N8
cycloneive_lcell_comb \processor|reg_file|r0|Q[6]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[6]~feeder_combout  = \processor|tsb|Bus[6]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[6]~42_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N9
dffeas \processor|reg_file|r0|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y41_N1
dffeas \processor|reg_file|r4|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[6]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N0
cycloneive_lcell_comb \processor|reg_file|mux0|out[6]~32 (
// Equation(s):
// \processor|reg_file|mux0|out[6]~32_combout  = (\processor|FSM|SR1 [1] & (((\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & ((\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [6]))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q [6]))))

	.dataa(\processor|reg_file|r0|Q [6]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r4|Q [6]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[6]~32 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[6]~33 (
// Equation(s):
// \processor|reg_file|mux0|out[6]~33_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[6]~32_combout  & (\processor|reg_file|r6|Q [6])) # (!\processor|reg_file|mux0|out[6]~32_combout  & ((\processor|reg_file|r2|Q [6]))))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[6]~32_combout ))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r6|Q [6]),
	.datac(\processor|reg_file|r2|Q [6]),
	.datad(\processor|reg_file|mux0|out[6]~32_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[6]~33 .lut_mask = 16'hDDA0;
defparam \processor|reg_file|mux0|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N24
cycloneive_lcell_comb \processor|reg_file|mux0|out[6]~34 (
// Equation(s):
// \processor|reg_file|mux0|out[6]~34_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[6]~31_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[6]~33_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(gnd),
	.datac(\processor|reg_file|mux0|out[6]~31_combout ),
	.datad(\processor|reg_file|mux0|out[6]~33_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[6]~34 .lut_mask = 16'hF5A0;
defparam \processor|reg_file|mux0|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N10
cycloneive_lcell_comb \processor|alu|adder_in_b[6]~38 (
// Equation(s):
// \processor|alu|adder_in_b[6]~38_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [6]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [6]))))

	.dataa(\processor|reg_file|r0|Q [6]),
	.datab(\processor|reg_file|r4|Q [6]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[6]~38 .lut_mask = 16'hFC0A;
defparam \processor|alu|adder_in_b[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N8
cycloneive_lcell_comb \processor|alu|adder_in_b[6]~39 (
// Equation(s):
// \processor|alu|adder_in_b[6]~39_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[6]~38_combout  & (\processor|reg_file|r6|Q [6])) # (!\processor|alu|adder_in_b[6]~38_combout  & ((\processor|reg_file|r2|Q [6]))))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[6]~38_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r6|Q [6]),
	.datac(\processor|reg_file|r2|Q [6]),
	.datad(\processor|alu|adder_in_b[6]~38_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[6]~39 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[6]~36 (
// Equation(s):
// \processor|alu|adder_in_b[6]~36_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [6])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [6])))))

	.dataa(\processor|reg_file|r3|Q [6]),
	.datab(\processor|reg_file|r1|Q [6]),
	.datac(\processor|FSM|SR2 [2]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[6]~36 .lut_mask = 16'hFA0C;
defparam \processor|alu|adder_in_b[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N20
cycloneive_lcell_comb \processor|alu|adder_in_b[6]~37 (
// Equation(s):
// \processor|alu|adder_in_b[6]~37_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[6]~36_combout  & ((\processor|reg_file|r7|Q [6]))) # (!\processor|alu|adder_in_b[6]~36_combout  & (\processor|reg_file|r5|Q [6])))) # (!\processor|FSM|SR2 [2] 
// & (((\processor|alu|adder_in_b[6]~36_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r5|Q [6]),
	.datac(\processor|reg_file|r7|Q [6]),
	.datad(\processor|alu|adder_in_b[6]~36_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[6]~37 .lut_mask = 16'hF588;
defparam \processor|alu|adder_in_b[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N20
cycloneive_lcell_comb \processor|alu|adder_in_b[6]~40 (
// Equation(s):
// \processor|alu|adder_in_b[6]~40_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[6]~37_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[6]~39_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[6]~39_combout ),
	.datad(\processor|alu|adder_in_b[6]~37_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[6]~40 .lut_mask = 16'h3210;
defparam \processor|alu|adder_in_b[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[6]~41 (
// Equation(s):
// \processor|alu|adder_in_b[6]~41_combout  = (\processor|alu|adder_in_b[6]~40_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [4]))

	.dataa(gnd),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|ir|register|Q [4]),
	.datad(\processor|alu|adder_in_b[6]~40_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[6]~41 .lut_mask = 16'hFFC0;
defparam \processor|alu|adder_in_b[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N1
dffeas \processor|reg_file|r7|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y44_N7
dffeas \processor|reg_file|r5|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N3
dffeas \processor|reg_file|r3|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y41_N23
dffeas \processor|reg_file|r1|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N22
cycloneive_lcell_comb \processor|alu|adder_in_b[5]~30 (
// Equation(s):
// \processor|alu|adder_in_b[5]~30_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [5]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [5] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [5]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r1|Q [5]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[5]~30 .lut_mask = 16'hCCB8;
defparam \processor|alu|adder_in_b[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[5]~31 (
// Equation(s):
// \processor|alu|adder_in_b[5]~31_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[5]~30_combout  & (\processor|reg_file|r7|Q [5])) # (!\processor|alu|adder_in_b[5]~30_combout  & ((\processor|reg_file|r5|Q [5]))))) # (!\processor|FSM|SR2 [2] 
// & (((\processor|alu|adder_in_b[5]~30_combout ))))

	.dataa(\processor|reg_file|r7|Q [5]),
	.datab(\processor|FSM|SR2 [2]),
	.datac(\processor|reg_file|r5|Q [5]),
	.datad(\processor|alu|adder_in_b[5]~30_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[5]~31 .lut_mask = 16'hBBC0;
defparam \processor|alu|adder_in_b[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N12
cycloneive_lcell_comb \processor|reg_file|r6|Q[5]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[5]~feeder_combout  = \processor|tsb|Bus[5]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[5]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N13
dffeas \processor|reg_file|r6|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y44_N11
dffeas \processor|reg_file|r2|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N0
cycloneive_lcell_comb \processor|reg_file|r4|Q[5]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[5]~feeder_combout  = \processor|tsb|Bus[5]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[5]~40_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r4|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N1
dffeas \processor|reg_file|r4|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y43_N11
dffeas \processor|reg_file|r0|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N10
cycloneive_lcell_comb \processor|alu|adder_in_b[5]~32 (
// Equation(s):
// \processor|alu|adder_in_b[5]~32_combout  = (\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [5]) # ((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & (((\processor|reg_file|r0|Q [5] & !\processor|FSM|SR2 [1]))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r4|Q [5]),
	.datac(\processor|reg_file|r0|Q [5]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[5]~32 .lut_mask = 16'hAAD8;
defparam \processor|alu|adder_in_b[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N10
cycloneive_lcell_comb \processor|alu|adder_in_b[5]~33 (
// Equation(s):
// \processor|alu|adder_in_b[5]~33_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[5]~32_combout  & (\processor|reg_file|r6|Q [5])) # (!\processor|alu|adder_in_b[5]~32_combout  & ((\processor|reg_file|r2|Q [5]))))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[5]~32_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r6|Q [5]),
	.datac(\processor|reg_file|r2|Q [5]),
	.datad(\processor|alu|adder_in_b[5]~32_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[5]~33 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N0
cycloneive_lcell_comb \processor|alu|adder_in_b[5]~34 (
// Equation(s):
// \processor|alu|adder_in_b[5]~34_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[5]~31_combout )) # (!\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[5]~33_combout )))))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|FSM|SR2 [0]),
	.datac(\processor|alu|adder_in_b[5]~31_combout ),
	.datad(\processor|alu|adder_in_b[5]~33_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[5]~34 .lut_mask = 16'h5140;
defparam \processor|alu|adder_in_b[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[5]~35 (
// Equation(s):
// \processor|alu|adder_in_b[5]~35_combout  = (\processor|alu|adder_in_b[5]~34_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [4]))

	.dataa(\processor|ir|register|Q [5]),
	.datab(gnd),
	.datac(\processor|ir|register|Q [4]),
	.datad(\processor|alu|adder_in_b[5]~34_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[5]~35 .lut_mask = 16'hFFA0;
defparam \processor|alu|adder_in_b[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[5]~27 (
// Equation(s):
// \processor|reg_file|mux0|out[5]~27_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [5]) # ((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (((\processor|reg_file|r0|Q [5] & !\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r4|Q [5]),
	.datab(\processor|reg_file|r0|Q [5]),
	.datac(\processor|FSM|SR1 [2]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[5]~27 .lut_mask = 16'hF0AC;
defparam \processor|reg_file|mux0|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N20
cycloneive_lcell_comb \processor|reg_file|mux0|out[5]~28 (
// Equation(s):
// \processor|reg_file|mux0|out[5]~28_combout  = (\processor|reg_file|mux0|out[5]~27_combout  & (((\processor|reg_file|r6|Q [5]) # (!\processor|FSM|SR1 [1])))) # (!\processor|reg_file|mux0|out[5]~27_combout  & (\processor|reg_file|r2|Q [5] & 
// ((\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r2|Q [5]),
	.datab(\processor|reg_file|r6|Q [5]),
	.datac(\processor|reg_file|mux0|out[5]~27_combout ),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[5]~28 .lut_mask = 16'hCAF0;
defparam \processor|reg_file|mux0|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N2
cycloneive_lcell_comb \processor|reg_file|mux0|out[5]~25 (
// Equation(s):
// \processor|reg_file|mux0|out[5]~25_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [5]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [5] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r1|Q [5]),
	.datac(\processor|reg_file|r3|Q [5]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[5]~25 .lut_mask = 16'hAAE4;
defparam \processor|reg_file|mux0|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N0
cycloneive_lcell_comb \processor|reg_file|mux0|out[5]~26 (
// Equation(s):
// \processor|reg_file|mux0|out[5]~26_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[5]~25_combout  & ((\processor|reg_file|r7|Q [5]))) # (!\processor|reg_file|mux0|out[5]~25_combout  & (\processor|reg_file|r5|Q [5])))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[5]~25_combout ))))

	.dataa(\processor|reg_file|r5|Q [5]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r7|Q [5]),
	.datad(\processor|reg_file|mux0|out[5]~25_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[5]~26 .lut_mask = 16'hF388;
defparam \processor|reg_file|mux0|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[5]~29 (
// Equation(s):
// \processor|reg_file|mux0|out[5]~29_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[5]~26_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[5]~28_combout ))

	.dataa(gnd),
	.datab(\processor|FSM|SR1 [0]),
	.datac(\processor|reg_file|mux0|out[5]~28_combout ),
	.datad(\processor|reg_file|mux0|out[5]~26_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[5]~29 .lut_mask = 16'hFC30;
defparam \processor|reg_file|mux0|out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y43_N31
dffeas \processor|reg_file|r7|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y44_N23
dffeas \processor|reg_file|r5|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y43_N9
dffeas \processor|reg_file|r1|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N13
dffeas \processor|reg_file|r3|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N12
cycloneive_lcell_comb \processor|reg_file|mux0|out[4]~20 (
// Equation(s):
// \processor|reg_file|mux0|out[4]~20_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [4]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [4] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r1|Q [4]),
	.datac(\processor|reg_file|r3|Q [4]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[4]~20 .lut_mask = 16'hAAE4;
defparam \processor|reg_file|mux0|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[4]~21 (
// Equation(s):
// \processor|reg_file|mux0|out[4]~21_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[4]~20_combout  & (\processor|reg_file|r7|Q [4])) # (!\processor|reg_file|mux0|out[4]~20_combout  & ((\processor|reg_file|r5|Q [4]))))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[4]~20_combout ))))

	.dataa(\processor|reg_file|r7|Q [4]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r5|Q [4]),
	.datad(\processor|reg_file|mux0|out[4]~20_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[4]~21 .lut_mask = 16'hBBC0;
defparam \processor|reg_file|mux0|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N9
dffeas \processor|reg_file|r6|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N18
cycloneive_lcell_comb \processor|reg_file|r2|Q[4]~feeder (
// Equation(s):
// \processor|reg_file|r2|Q[4]~feeder_combout  = \processor|tsb|Bus[4]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[4]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r2|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r2|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r2|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N19
dffeas \processor|reg_file|r2|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r2|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y41_N17
dffeas \processor|reg_file|r0|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y44_N25
dffeas \processor|reg_file|r4|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N24
cycloneive_lcell_comb \processor|reg_file|mux0|out[4]~22 (
// Equation(s):
// \processor|reg_file|mux0|out[4]~22_combout  = (\processor|FSM|SR1 [2] & (((\processor|reg_file|r4|Q [4]) # (\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q [4] & ((!\processor|FSM|SR1 [1]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r0|Q [4]),
	.datac(\processor|reg_file|r4|Q [4]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[4]~22 .lut_mask = 16'hAAE4;
defparam \processor|reg_file|mux0|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N18
cycloneive_lcell_comb \processor|reg_file|mux0|out[4]~23 (
// Equation(s):
// \processor|reg_file|mux0|out[4]~23_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[4]~22_combout  & (\processor|reg_file|r6|Q [4])) # (!\processor|reg_file|mux0|out[4]~22_combout  & ((\processor|reg_file|r2|Q [4]))))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[4]~22_combout ))))

	.dataa(\processor|reg_file|r6|Q [4]),
	.datab(\processor|reg_file|r2|Q [4]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|reg_file|mux0|out[4]~22_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[4]~23 .lut_mask = 16'hAFC0;
defparam \processor|reg_file|mux0|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N4
cycloneive_lcell_comb \processor|reg_file|mux0|out[4]~24 (
// Equation(s):
// \processor|reg_file|mux0|out[4]~24_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[4]~21_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[4]~23_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(gnd),
	.datac(\processor|reg_file|mux0|out[4]~21_combout ),
	.datad(\processor|reg_file|mux0|out[4]~23_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[4]~24 .lut_mask = 16'hF5A0;
defparam \processor|reg_file|mux0|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N8
cycloneive_lcell_comb \processor|alu|adder_in_b[4]~24 (
// Equation(s):
// \processor|alu|adder_in_b[4]~24_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [4])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [4])))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r3|Q [4]),
	.datac(\processor|reg_file|r1|Q [4]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[4]~24 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[4]~25 (
// Equation(s):
// \processor|alu|adder_in_b[4]~25_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[4]~24_combout  & (\processor|reg_file|r7|Q [4])) # (!\processor|alu|adder_in_b[4]~24_combout  & ((\processor|reg_file|r5|Q [4]))))) # (!\processor|FSM|SR2 [2] 
// & (\processor|alu|adder_in_b[4]~24_combout ))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|alu|adder_in_b[4]~24_combout ),
	.datac(\processor|reg_file|r7|Q [4]),
	.datad(\processor|reg_file|r5|Q [4]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[4]~25 .lut_mask = 16'hE6C4;
defparam \processor|alu|adder_in_b[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[4]~26 (
// Equation(s):
// \processor|alu|adder_in_b[4]~26_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & (\processor|reg_file|r4|Q [4])) # (!\processor|FSM|SR2 [2] & ((\processor|reg_file|r0|Q [4])))))

	.dataa(\processor|reg_file|r4|Q [4]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r0|Q [4]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[4]~26 .lut_mask = 16'hEE30;
defparam \processor|alu|adder_in_b[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N8
cycloneive_lcell_comb \processor|alu|adder_in_b[4]~27 (
// Equation(s):
// \processor|alu|adder_in_b[4]~27_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[4]~26_combout  & ((\processor|reg_file|r6|Q [4]))) # (!\processor|alu|adder_in_b[4]~26_combout  & (\processor|reg_file|r2|Q [4])))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[4]~26_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r2|Q [4]),
	.datac(\processor|reg_file|r6|Q [4]),
	.datad(\processor|alu|adder_in_b[4]~26_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[4]~27 .lut_mask = 16'hF588;
defparam \processor|alu|adder_in_b[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[4]~28 (
// Equation(s):
// \processor|alu|adder_in_b[4]~28_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[4]~25_combout )) # (!\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[4]~27_combout )))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[4]~25_combout ),
	.datad(\processor|alu|adder_in_b[4]~27_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[4]~28 .lut_mask = 16'h3120;
defparam \processor|alu|adder_in_b[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N26
cycloneive_lcell_comb \processor|alu|adder_in_b[4]~29 (
// Equation(s):
// \processor|alu|adder_in_b[4]~29_combout  = (\processor|alu|adder_in_b[4]~28_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [4]))

	.dataa(gnd),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|ir|register|Q [4]),
	.datad(\processor|alu|adder_in_b[4]~28_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[4]~29 .lut_mask = 16'hFFC0;
defparam \processor|alu|adder_in_b[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N10
cycloneive_lcell_comb \processor|reg_file|r2|Q[3]~feeder (
// Equation(s):
// \processor|reg_file|r2|Q[3]~feeder_combout  = \processor|tsb|Bus[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[3]~30_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r2|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r2|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r2|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N11
dffeas \processor|reg_file|r2|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r2|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N12
cycloneive_lcell_comb \processor|reg_file|r6|Q[3]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[3]~feeder_combout  = \processor|tsb|Bus[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[3]~30_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N13
dffeas \processor|reg_file|r6|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N26
cycloneive_lcell_comb \processor|reg_file|r0|Q[3]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[3]~feeder_combout  = \processor|tsb|Bus[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[3]~30_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N27
dffeas \processor|reg_file|r0|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y44_N3
dffeas \processor|reg_file|r4|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N10
cycloneive_lcell_comb \processor|alu|adder_in_b[3]~20 (
// Equation(s):
// \processor|alu|adder_in_b[3]~20_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [3]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [3]))))

	.dataa(\processor|reg_file|r0|Q [3]),
	.datab(\processor|reg_file|r4|Q [3]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[3]~20 .lut_mask = 16'hFC0A;
defparam \processor|alu|adder_in_b[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N4
cycloneive_lcell_comb \processor|alu|adder_in_b[3]~21 (
// Equation(s):
// \processor|alu|adder_in_b[3]~21_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[3]~20_combout  & ((\processor|reg_file|r6|Q [3]))) # (!\processor|alu|adder_in_b[3]~20_combout  & (\processor|reg_file|r2|Q [3])))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[3]~20_combout ))))

	.dataa(\processor|reg_file|r2|Q [3]),
	.datab(\processor|reg_file|r6|Q [3]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|alu|adder_in_b[3]~20_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[3]~21 .lut_mask = 16'hCFA0;
defparam \processor|alu|adder_in_b[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N24
cycloneive_lcell_comb \processor|reg_file|r5|Q[3]~feeder (
// Equation(s):
// \processor|reg_file|r5|Q[3]~feeder_combout  = \processor|tsb|Bus[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[3]~30_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r5|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r5|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r5|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N25
dffeas \processor|reg_file|r5|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r5|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y43_N13
dffeas \processor|reg_file|r7|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y43_N17
dffeas \processor|reg_file|r3|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y43_N27
dffeas \processor|reg_file|r1|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N26
cycloneive_lcell_comb \processor|alu|adder_in_b[3]~18 (
// Equation(s):
// \processor|alu|adder_in_b[3]~18_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [3]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [3] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [3]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r1|Q [3]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[3]~18 .lut_mask = 16'hCCB8;
defparam \processor|alu|adder_in_b[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N12
cycloneive_lcell_comb \processor|alu|adder_in_b[3]~19 (
// Equation(s):
// \processor|alu|adder_in_b[3]~19_combout  = (\processor|alu|adder_in_b[3]~18_combout  & (((\processor|reg_file|r7|Q [3]) # (!\processor|FSM|SR2 [2])))) # (!\processor|alu|adder_in_b[3]~18_combout  & (\processor|reg_file|r5|Q [3] & ((\processor|FSM|SR2 
// [2]))))

	.dataa(\processor|reg_file|r5|Q [3]),
	.datab(\processor|reg_file|r7|Q [3]),
	.datac(\processor|alu|adder_in_b[3]~18_combout ),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[3]~19 .lut_mask = 16'hCAF0;
defparam \processor|alu|adder_in_b[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N18
cycloneive_lcell_comb \processor|alu|adder_in_b[3]~22 (
// Equation(s):
// \processor|alu|adder_in_b[3]~22_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[3]~19_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[3]~21_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[3]~21_combout ),
	.datad(\processor|alu|adder_in_b[3]~19_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[3]~22 .lut_mask = 16'h3210;
defparam \processor|alu|adder_in_b[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N8
cycloneive_lcell_comb \processor|alu|adder_in_b[3]~23 (
// Equation(s):
// \processor|alu|adder_in_b[3]~23_combout  = (\processor|alu|adder_in_b[3]~22_combout ) # ((\processor|ir|register|Q [3] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [3]),
	.datab(\processor|ir|register|Q [5]),
	.datac(gnd),
	.datad(\processor|alu|adder_in_b[3]~22_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[3]~23 .lut_mask = 16'hFF88;
defparam \processor|alu|adder_in_b[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N2
cycloneive_lcell_comb \processor|reg_file|mux0|out[3]~17 (
// Equation(s):
// \processor|reg_file|mux0|out[3]~17_combout  = (\processor|FSM|SR1 [2] & (((\processor|reg_file|r4|Q [3]) # (\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q [3] & ((!\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r0|Q [3]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r4|Q [3]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[3]~17 .lut_mask = 16'hCCE2;
defparam \processor|reg_file|mux0|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N8
cycloneive_lcell_comb \processor|reg_file|mux0|out[3]~18 (
// Equation(s):
// \processor|reg_file|mux0|out[3]~18_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[3]~17_combout  & ((\processor|reg_file|r6|Q [3]))) # (!\processor|reg_file|mux0|out[3]~17_combout  & (\processor|reg_file|r2|Q [3])))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[3]~17_combout ))))

	.dataa(\processor|reg_file|r2|Q [3]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r6|Q [3]),
	.datad(\processor|reg_file|mux0|out[3]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[3]~18 .lut_mask = 16'hF388;
defparam \processor|reg_file|mux0|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N16
cycloneive_lcell_comb \processor|reg_file|mux0|out[3]~15 (
// Equation(s):
// \processor|reg_file|mux0|out[3]~15_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [3]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [3]))))

	.dataa(\processor|reg_file|r1|Q [3]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r3|Q [3]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[3]~15 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N12
cycloneive_lcell_comb \processor|reg_file|mux0|out[3]~16 (
// Equation(s):
// \processor|reg_file|mux0|out[3]~16_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[3]~15_combout  & ((\processor|reg_file|r7|Q [3]))) # (!\processor|reg_file|mux0|out[3]~15_combout  & (\processor|reg_file|r5|Q [3])))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[3]~15_combout ))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r5|Q [3]),
	.datac(\processor|reg_file|r7|Q [3]),
	.datad(\processor|reg_file|mux0|out[3]~15_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[3]~16 .lut_mask = 16'hF588;
defparam \processor|reg_file|mux0|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N26
cycloneive_lcell_comb \processor|reg_file|mux0|out[3]~19 (
// Equation(s):
// \processor|reg_file|mux0|out[3]~19_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[3]~16_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[3]~18_combout ))

	.dataa(\processor|reg_file|mux0|out[3]~18_combout ),
	.datab(\processor|FSM|SR1 [0]),
	.datac(gnd),
	.datad(\processor|reg_file|mux0|out[3]~16_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[3]~19 .lut_mask = 16'hEE22;
defparam \processor|reg_file|mux0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N18
cycloneive_lcell_comb \processor|reg_file|r5|Q[2]~feeder (
// Equation(s):
// \processor|reg_file|r5|Q[2]~feeder_combout  = \processor|tsb|Bus[2]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[2]~25_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r5|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r5|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r5|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N19
dffeas \processor|reg_file|r5|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r5|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N2
cycloneive_lcell_comb \processor|reg_file|r7|Q[2]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[2]~feeder_combout  = \processor|tsb|Bus[2]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[2]~25_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r7|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y43_N3
dffeas \processor|reg_file|r7|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y43_N29
dffeas \processor|reg_file|r1|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[2]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N19
dffeas \processor|reg_file|r3|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[2]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N18
cycloneive_lcell_comb \processor|reg_file|mux0|out[2]~10 (
// Equation(s):
// \processor|reg_file|mux0|out[2]~10_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [2]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [2] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r1|Q [2]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r3|Q [2]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[2]~10 .lut_mask = 16'hCCE2;
defparam \processor|reg_file|mux0|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N4
cycloneive_lcell_comb \processor|reg_file|mux0|out[2]~11 (
// Equation(s):
// \processor|reg_file|mux0|out[2]~11_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[2]~10_combout  & ((\processor|reg_file|r7|Q [2]))) # (!\processor|reg_file|mux0|out[2]~10_combout  & (\processor|reg_file|r5|Q [2])))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[2]~10_combout ))))

	.dataa(\processor|reg_file|r5|Q [2]),
	.datab(\processor|reg_file|r7|Q [2]),
	.datac(\processor|FSM|SR1 [2]),
	.datad(\processor|reg_file|mux0|out[2]~10_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[2]~11 .lut_mask = 16'hCFA0;
defparam \processor|reg_file|mux0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N0
cycloneive_lcell_comb \processor|reg_file|r2|Q[2]~feeder (
// Equation(s):
// \processor|reg_file|r2|Q[2]~feeder_combout  = \processor|tsb|Bus[2]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[2]~25_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r2|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r2|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r2|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N1
dffeas \processor|reg_file|r2|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r2|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N22
cycloneive_lcell_comb \processor|reg_file|r6|Q[2]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[2]~feeder_combout  = \processor|tsb|Bus[2]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[2]~25_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N23
dffeas \processor|reg_file|r6|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N14
cycloneive_lcell_comb \processor|reg_file|r0|Q[2]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[2]~feeder_combout  = \processor|tsb|Bus[2]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[2]~25_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N15
dffeas \processor|reg_file|r0|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y44_N1
dffeas \processor|reg_file|r4|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[2]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N16
cycloneive_lcell_comb \processor|reg_file|mux0|out[2]~12 (
// Equation(s):
// \processor|reg_file|mux0|out[2]~12_combout  = (\processor|FSM|SR1 [2] & (((\processor|reg_file|r4|Q [2]) # (\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q [2] & ((!\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r0|Q [2]),
	.datab(\processor|reg_file|r4|Q [2]),
	.datac(\processor|FSM|SR1 [2]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[2]~12 .lut_mask = 16'hF0CA;
defparam \processor|reg_file|mux0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N18
cycloneive_lcell_comb \processor|reg_file|mux0|out[2]~13 (
// Equation(s):
// \processor|reg_file|mux0|out[2]~13_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[2]~12_combout  & ((\processor|reg_file|r6|Q [2]))) # (!\processor|reg_file|mux0|out[2]~12_combout  & (\processor|reg_file|r2|Q [2])))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[2]~12_combout ))))

	.dataa(\processor|reg_file|r2|Q [2]),
	.datab(\processor|reg_file|r6|Q [2]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|reg_file|mux0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[2]~13 .lut_mask = 16'hCFA0;
defparam \processor|reg_file|mux0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N30
cycloneive_lcell_comb \processor|reg_file|mux0|out[2]~14 (
// Equation(s):
// \processor|reg_file|mux0|out[2]~14_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[2]~11_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[2]~13_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(gnd),
	.datac(\processor|reg_file|mux0|out[2]~11_combout ),
	.datad(\processor|reg_file|mux0|out[2]~13_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[2]~14 .lut_mask = 16'hF5A0;
defparam \processor|reg_file|mux0|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[2]~14 (
// Equation(s):
// \processor|alu|adder_in_b[2]~14_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [2]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [2]))))

	.dataa(\processor|reg_file|r0|Q [2]),
	.datab(\processor|reg_file|r4|Q [2]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[2]~14 .lut_mask = 16'hFC0A;
defparam \processor|alu|adder_in_b[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[2]~15 (
// Equation(s):
// \processor|alu|adder_in_b[2]~15_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[2]~14_combout  & (\processor|reg_file|r6|Q [2])) # (!\processor|alu|adder_in_b[2]~14_combout  & ((\processor|reg_file|r2|Q [2]))))) # (!\processor|FSM|SR2 [1] 
// & (((\processor|alu|adder_in_b[2]~14_combout ))))

	.dataa(\processor|reg_file|r6|Q [2]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r2|Q [2]),
	.datad(\processor|alu|adder_in_b[2]~14_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[2]~15 .lut_mask = 16'hBBC0;
defparam \processor|alu|adder_in_b[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[2]~12 (
// Equation(s):
// \processor|alu|adder_in_b[2]~12_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [2])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [2])))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r3|Q [2]),
	.datac(\processor|reg_file|r1|Q [2]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[2]~12 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N18
cycloneive_lcell_comb \processor|alu|adder_in_b[2]~13 (
// Equation(s):
// \processor|alu|adder_in_b[2]~13_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[2]~12_combout  & ((\processor|reg_file|r7|Q [2]))) # (!\processor|alu|adder_in_b[2]~12_combout  & (\processor|reg_file|r5|Q [2])))) # (!\processor|FSM|SR2 [2] 
// & (((\processor|alu|adder_in_b[2]~12_combout ))))

	.dataa(\processor|reg_file|r5|Q [2]),
	.datab(\processor|reg_file|r7|Q [2]),
	.datac(\processor|FSM|SR2 [2]),
	.datad(\processor|alu|adder_in_b[2]~12_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[2]~13 .lut_mask = 16'hCFA0;
defparam \processor|alu|adder_in_b[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[2]~16 (
// Equation(s):
// \processor|alu|adder_in_b[2]~16_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[2]~13_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[2]~15_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[2]~15_combout ),
	.datad(\processor|alu|adder_in_b[2]~13_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[2]~16 .lut_mask = 16'h3210;
defparam \processor|alu|adder_in_b[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N14
cycloneive_lcell_comb \processor|alu|adder_in_b[2]~17 (
// Equation(s):
// \processor|alu|adder_in_b[2]~17_combout  = (\processor|alu|adder_in_b[2]~16_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [2]))

	.dataa(gnd),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|ir|register|Q [2]),
	.datad(\processor|alu|adder_in_b[2]~16_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[2]~17 .lut_mask = 16'hFFC0;
defparam \processor|alu|adder_in_b[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N4
cycloneive_lcell_comb \processor|reg_file|r7|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[1]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r7|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N5
dffeas \processor|reg_file|r7|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N20
cycloneive_lcell_comb \processor|reg_file|r5|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r5|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[1]~20_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r5|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r5|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r5|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N21
dffeas \processor|reg_file|r5|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N4
cycloneive_lcell_comb \processor|reg_file|r1|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r1|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[1]~20_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r1|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y43_N5
dffeas \processor|reg_file|r1|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r1|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N31
dffeas \processor|reg_file|r3|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N8
cycloneive_lcell_comb \processor|reg_file|mux0|out[1]~5 (
// Equation(s):
// \processor|reg_file|mux0|out[1]~5_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [1]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [1] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r1|Q [1]),
	.datab(\processor|reg_file|r3|Q [1]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[1]~5 .lut_mask = 16'hF0CA;
defparam \processor|reg_file|mux0|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[1]~6 (
// Equation(s):
// \processor|reg_file|mux0|out[1]~6_combout  = (\processor|reg_file|mux0|out[1]~5_combout  & ((\processor|reg_file|r7|Q [1]) # ((!\processor|FSM|SR1 [2])))) # (!\processor|reg_file|mux0|out[1]~5_combout  & (((\processor|reg_file|r5|Q [1] & 
// \processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r7|Q [1]),
	.datab(\processor|reg_file|r5|Q [1]),
	.datac(\processor|reg_file|mux0|out[1]~5_combout ),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[1]~6 .lut_mask = 16'hACF0;
defparam \processor|reg_file|mux0|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N24
cycloneive_lcell_comb \processor|reg_file|r6|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[1]~20_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N25
dffeas \processor|reg_file|r6|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N26
cycloneive_lcell_comb \processor|reg_file|r4|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[1]~20_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r4|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N27
dffeas \processor|reg_file|r4|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N28
cycloneive_lcell_comb \processor|reg_file|r0|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[1]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r0|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N29
dffeas \processor|reg_file|r0|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[1]~7 (
// Equation(s):
// \processor|reg_file|mux0|out[1]~7_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [1]) # ((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (((\processor|reg_file|r0|Q [1] & !\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r4|Q [1]),
	.datab(\processor|reg_file|r0|Q [1]),
	.datac(\processor|FSM|SR1 [2]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[1]~7 .lut_mask = 16'hF0AC;
defparam \processor|reg_file|mux0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N28
cycloneive_lcell_comb \processor|reg_file|mux0|out[1]~8 (
// Equation(s):
// \processor|reg_file|mux0|out[1]~8_combout  = (\processor|reg_file|mux0|out[1]~7_combout  & (((\processor|reg_file|r6|Q [1]) # (!\processor|FSM|SR1 [1])))) # (!\processor|reg_file|mux0|out[1]~7_combout  & (\processor|reg_file|r2|Q [1] & 
// ((\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r2|Q [1]),
	.datab(\processor|reg_file|r6|Q [1]),
	.datac(\processor|reg_file|mux0|out[1]~7_combout ),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[1]~8 .lut_mask = 16'hCAF0;
defparam \processor|reg_file|mux0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N16
cycloneive_lcell_comb \processor|reg_file|mux0|out[1]~9 (
// Equation(s):
// \processor|reg_file|mux0|out[1]~9_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[1]~6_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[1]~8_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(gnd),
	.datac(\processor|reg_file|mux0|out[1]~6_combout ),
	.datad(\processor|reg_file|mux0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[1]~9 .lut_mask = 16'hF5A0;
defparam \processor|reg_file|mux0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N30
cycloneive_lcell_comb \processor|alu|adder_in_b[1]~6 (
// Equation(s):
// \processor|alu|adder_in_b[1]~6_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [1]))) # (!\processor|FSM|SR2 [1] & (\processor|reg_file|r1|Q [1]))))

	.dataa(\processor|reg_file|r1|Q [1]),
	.datab(\processor|FSM|SR2 [2]),
	.datac(\processor|reg_file|r3|Q [1]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[1]~6 .lut_mask = 16'hFC22;
defparam \processor|alu|adder_in_b[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[1]~7 (
// Equation(s):
// \processor|alu|adder_in_b[1]~7_combout  = (\processor|alu|adder_in_b[1]~6_combout  & ((\processor|reg_file|r7|Q [1]) # ((!\processor|FSM|SR2 [2])))) # (!\processor|alu|adder_in_b[1]~6_combout  & (((\processor|reg_file|r5|Q [1] & \processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r7|Q [1]),
	.datab(\processor|reg_file|r5|Q [1]),
	.datac(\processor|alu|adder_in_b[1]~6_combout ),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[1]~7 .lut_mask = 16'hACF0;
defparam \processor|alu|adder_in_b[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[1]~8 (
// Equation(s):
// \processor|alu|adder_in_b[1]~8_combout  = (\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [1]) # ((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & (((\processor|reg_file|r0|Q [1] & !\processor|FSM|SR2 [1]))))

	.dataa(\processor|reg_file|r4|Q [1]),
	.datab(\processor|reg_file|r0|Q [1]),
	.datac(\processor|FSM|SR2 [2]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[1]~8 .lut_mask = 16'hF0AC;
defparam \processor|alu|adder_in_b[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[1]~9 (
// Equation(s):
// \processor|alu|adder_in_b[1]~9_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[1]~8_combout  & ((\processor|reg_file|r6|Q [1]))) # (!\processor|alu|adder_in_b[1]~8_combout  & (\processor|reg_file|r2|Q [1])))) # (!\processor|FSM|SR2 [1] & 
// (((\processor|alu|adder_in_b[1]~8_combout ))))

	.dataa(\processor|reg_file|r2|Q [1]),
	.datab(\processor|reg_file|r6|Q [1]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|alu|adder_in_b[1]~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[1]~9 .lut_mask = 16'hCFA0;
defparam \processor|alu|adder_in_b[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[1]~10 (
// Equation(s):
// \processor|alu|adder_in_b[1]~10_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[1]~7_combout )) # (!\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[1]~9_combout )))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[1]~7_combout ),
	.datad(\processor|alu|adder_in_b[1]~9_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[1]~10 .lut_mask = 16'h3120;
defparam \processor|alu|adder_in_b[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N0
cycloneive_lcell_comb \processor|alu|adder_in_b[1]~11 (
// Equation(s):
// \processor|alu|adder_in_b[1]~11_combout  = (\processor|alu|adder_in_b[1]~10_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [1]))

	.dataa(\processor|ir|register|Q [5]),
	.datab(gnd),
	.datac(\processor|ir|register|Q [1]),
	.datad(\processor|alu|adder_in_b[1]~10_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[1]~11 .lut_mask = 16'hFFA0;
defparam \processor|alu|adder_in_b[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N24
cycloneive_lcell_comb \processor|reg_file|r6|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r6|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N25
dffeas \processor|reg_file|r6|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N20
cycloneive_lcell_comb \processor|reg_file|r2|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r2|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r2|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r2|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r2|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N21
dffeas \processor|reg_file|r2|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r2|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N18
cycloneive_lcell_comb \processor|reg_file|r0|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N19
dffeas \processor|reg_file|r0|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y44_N13
dffeas \processor|reg_file|r4|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[0]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N22
cycloneive_lcell_comb \processor|alu|adder_in_b[0]~2 (
// Equation(s):
// \processor|alu|adder_in_b[0]~2_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [0]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [0]))))

	.dataa(\processor|reg_file|r0|Q [0]),
	.datab(\processor|reg_file|r4|Q [0]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[0]~2 .lut_mask = 16'hFC0A;
defparam \processor|alu|adder_in_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N8
cycloneive_lcell_comb \processor|alu|adder_in_b[0]~3 (
// Equation(s):
// \processor|alu|adder_in_b[0]~3_combout  = (\processor|alu|adder_in_b[0]~2_combout  & ((\processor|reg_file|r6|Q [0]) # ((!\processor|FSM|SR2 [1])))) # (!\processor|alu|adder_in_b[0]~2_combout  & (((\processor|reg_file|r2|Q [0] & \processor|FSM|SR2 [1]))))

	.dataa(\processor|reg_file|r6|Q [0]),
	.datab(\processor|reg_file|r2|Q [0]),
	.datac(\processor|alu|adder_in_b[0]~2_combout ),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[0]~3 .lut_mask = 16'hACF0;
defparam \processor|alu|adder_in_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N30
cycloneive_lcell_comb \processor|reg_file|r5|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r5|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r5|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r5|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r5|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N31
dffeas \processor|reg_file|r5|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r5|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y44_N24
cycloneive_lcell_comb \processor|reg_file|r7|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r7|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y44_N25
dffeas \processor|reg_file|r7|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N20
cycloneive_lcell_comb \processor|reg_file|r3|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r3|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r3|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N21
dffeas \processor|reg_file|r3|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y44_N30
cycloneive_lcell_comb \processor|reg_file|r1|Q[0]~feeder (
// Equation(s):
// \processor|reg_file|r1|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y44_N31
dffeas \processor|reg_file|r1|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r1|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N0
cycloneive_lcell_comb \processor|alu|adder_in_b[0]~0 (
// Equation(s):
// \processor|alu|adder_in_b[0]~0_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [0]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [0] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [0]),
	.datab(\processor|reg_file|r1|Q [0]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[0]~0 .lut_mask = 16'hF0AC;
defparam \processor|alu|adder_in_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[0]~1 (
// Equation(s):
// \processor|alu|adder_in_b[0]~1_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[0]~0_combout  & ((\processor|reg_file|r7|Q [0]))) # (!\processor|alu|adder_in_b[0]~0_combout  & (\processor|reg_file|r5|Q [0])))) # (!\processor|FSM|SR2 [2] & 
// (((\processor|alu|adder_in_b[0]~0_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r5|Q [0]),
	.datac(\processor|reg_file|r7|Q [0]),
	.datad(\processor|alu|adder_in_b[0]~0_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[0]~1 .lut_mask = 16'hF588;
defparam \processor|alu|adder_in_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[0]~4 (
// Equation(s):
// \processor|alu|adder_in_b[0]~4_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[0]~1_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[0]~3_combout ))))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|FSM|SR2 [0]),
	.datac(\processor|alu|adder_in_b[0]~3_combout ),
	.datad(\processor|alu|adder_in_b[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[0]~4 .lut_mask = 16'h5410;
defparam \processor|alu|adder_in_b[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[0]~5 (
// Equation(s):
// \processor|alu|adder_in_b[0]~5_combout  = (\processor|alu|adder_in_b[0]~4_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [0]))

	.dataa(\processor|ir|register|Q [5]),
	.datab(gnd),
	.datac(\processor|ir|register|Q [0]),
	.datad(\processor|alu|adder_in_b[0]~4_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[0]~5 .lut_mask = 16'hFFA0;
defparam \processor|alu|adder_in_b[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N4
cycloneive_lcell_comb \processor|reg_file|mux0|out[0]~2 (
// Equation(s):
// \processor|reg_file|mux0|out[0]~2_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [0]) # ((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (((!\processor|FSM|SR1 [1] & \processor|reg_file|r0|Q [0]))))

	.dataa(\processor|reg_file|r4|Q [0]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|reg_file|r0|Q [0]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[0]~2 .lut_mask = 16'hCBC8;
defparam \processor|reg_file|mux0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N26
cycloneive_lcell_comb \processor|reg_file|mux0|out[0]~3 (
// Equation(s):
// \processor|reg_file|mux0|out[0]~3_combout  = (\processor|reg_file|mux0|out[0]~2_combout  & ((\processor|reg_file|r6|Q [0]) # ((!\processor|FSM|SR1 [1])))) # (!\processor|reg_file|mux0|out[0]~2_combout  & (((\processor|reg_file|r2|Q [0] & 
// \processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r6|Q [0]),
	.datab(\processor|reg_file|r2|Q [0]),
	.datac(\processor|reg_file|mux0|out[0]~2_combout ),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[0]~3 .lut_mask = 16'hACF0;
defparam \processor|reg_file|mux0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[0]~0 (
// Equation(s):
// \processor|reg_file|mux0|out[0]~0_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [0]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [0]))))

	.dataa(\processor|reg_file|r1|Q [0]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r3|Q [0]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[0]~0 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N28
cycloneive_lcell_comb \processor|reg_file|mux0|out[0]~1 (
// Equation(s):
// \processor|reg_file|mux0|out[0]~1_combout  = (\processor|reg_file|mux0|out[0]~0_combout  & (((\processor|reg_file|r7|Q [0]) # (!\processor|FSM|SR1 [2])))) # (!\processor|reg_file|mux0|out[0]~0_combout  & (\processor|reg_file|r5|Q [0] & 
// ((\processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|r5|Q [0]),
	.datab(\processor|reg_file|r7|Q [0]),
	.datac(\processor|reg_file|mux0|out[0]~0_combout ),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[0]~1 .lut_mask = 16'hCAF0;
defparam \processor|reg_file|mux0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N12
cycloneive_lcell_comb \processor|reg_file|mux0|out[0]~4 (
// Equation(s):
// \processor|reg_file|mux0|out[0]~4_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[0]~1_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[0]~3_combout ))

	.dataa(gnd),
	.datab(\processor|FSM|SR1 [0]),
	.datac(\processor|reg_file|mux0|out[0]~3_combout ),
	.datad(\processor|reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[0]~4 .lut_mask = 16'hFC30;
defparam \processor|reg_file|mux0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N0
cycloneive_lcell_comb \processor|alu|Add0~0 (
// Equation(s):
// \processor|alu|Add0~0_combout  = (\processor|alu|adder_in_b[0]~5_combout  & (\processor|reg_file|mux0|out[0]~4_combout  $ (VCC))) # (!\processor|alu|adder_in_b[0]~5_combout  & (\processor|reg_file|mux0|out[0]~4_combout  & VCC))
// \processor|alu|Add0~1  = CARRY((\processor|alu|adder_in_b[0]~5_combout  & \processor|reg_file|mux0|out[0]~4_combout ))

	.dataa(\processor|alu|adder_in_b[0]~5_combout ),
	.datab(\processor|reg_file|mux0|out[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|alu|Add0~0_combout ),
	.cout(\processor|alu|Add0~1 ));
// synopsys translate_off
defparam \processor|alu|Add0~0 .lut_mask = 16'h6688;
defparam \processor|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N2
cycloneive_lcell_comb \processor|alu|Add0~2 (
// Equation(s):
// \processor|alu|Add0~2_combout  = (\processor|reg_file|mux0|out[1]~9_combout  & ((\processor|alu|adder_in_b[1]~11_combout  & (\processor|alu|Add0~1  & VCC)) # (!\processor|alu|adder_in_b[1]~11_combout  & (!\processor|alu|Add0~1 )))) # 
// (!\processor|reg_file|mux0|out[1]~9_combout  & ((\processor|alu|adder_in_b[1]~11_combout  & (!\processor|alu|Add0~1 )) # (!\processor|alu|adder_in_b[1]~11_combout  & ((\processor|alu|Add0~1 ) # (GND)))))
// \processor|alu|Add0~3  = CARRY((\processor|reg_file|mux0|out[1]~9_combout  & (!\processor|alu|adder_in_b[1]~11_combout  & !\processor|alu|Add0~1 )) # (!\processor|reg_file|mux0|out[1]~9_combout  & ((!\processor|alu|Add0~1 ) # 
// (!\processor|alu|adder_in_b[1]~11_combout ))))

	.dataa(\processor|reg_file|mux0|out[1]~9_combout ),
	.datab(\processor|alu|adder_in_b[1]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~1 ),
	.combout(\processor|alu|Add0~2_combout ),
	.cout(\processor|alu|Add0~3 ));
// synopsys translate_off
defparam \processor|alu|Add0~2 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N4
cycloneive_lcell_comb \processor|alu|Add0~4 (
// Equation(s):
// \processor|alu|Add0~4_combout  = ((\processor|reg_file|mux0|out[2]~14_combout  $ (\processor|alu|adder_in_b[2]~17_combout  $ (!\processor|alu|Add0~3 )))) # (GND)
// \processor|alu|Add0~5  = CARRY((\processor|reg_file|mux0|out[2]~14_combout  & ((\processor|alu|adder_in_b[2]~17_combout ) # (!\processor|alu|Add0~3 ))) # (!\processor|reg_file|mux0|out[2]~14_combout  & (\processor|alu|adder_in_b[2]~17_combout  & 
// !\processor|alu|Add0~3 )))

	.dataa(\processor|reg_file|mux0|out[2]~14_combout ),
	.datab(\processor|alu|adder_in_b[2]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~3 ),
	.combout(\processor|alu|Add0~4_combout ),
	.cout(\processor|alu|Add0~5 ));
// synopsys translate_off
defparam \processor|alu|Add0~4 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N6
cycloneive_lcell_comb \processor|alu|Add0~6 (
// Equation(s):
// \processor|alu|Add0~6_combout  = (\processor|alu|adder_in_b[3]~23_combout  & ((\processor|reg_file|mux0|out[3]~19_combout  & (\processor|alu|Add0~5  & VCC)) # (!\processor|reg_file|mux0|out[3]~19_combout  & (!\processor|alu|Add0~5 )))) # 
// (!\processor|alu|adder_in_b[3]~23_combout  & ((\processor|reg_file|mux0|out[3]~19_combout  & (!\processor|alu|Add0~5 )) # (!\processor|reg_file|mux0|out[3]~19_combout  & ((\processor|alu|Add0~5 ) # (GND)))))
// \processor|alu|Add0~7  = CARRY((\processor|alu|adder_in_b[3]~23_combout  & (!\processor|reg_file|mux0|out[3]~19_combout  & !\processor|alu|Add0~5 )) # (!\processor|alu|adder_in_b[3]~23_combout  & ((!\processor|alu|Add0~5 ) # 
// (!\processor|reg_file|mux0|out[3]~19_combout ))))

	.dataa(\processor|alu|adder_in_b[3]~23_combout ),
	.datab(\processor|reg_file|mux0|out[3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~5 ),
	.combout(\processor|alu|Add0~6_combout ),
	.cout(\processor|alu|Add0~7 ));
// synopsys translate_off
defparam \processor|alu|Add0~6 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N8
cycloneive_lcell_comb \processor|alu|Add0~8 (
// Equation(s):
// \processor|alu|Add0~8_combout  = ((\processor|reg_file|mux0|out[4]~24_combout  $ (\processor|alu|adder_in_b[4]~29_combout  $ (!\processor|alu|Add0~7 )))) # (GND)
// \processor|alu|Add0~9  = CARRY((\processor|reg_file|mux0|out[4]~24_combout  & ((\processor|alu|adder_in_b[4]~29_combout ) # (!\processor|alu|Add0~7 ))) # (!\processor|reg_file|mux0|out[4]~24_combout  & (\processor|alu|adder_in_b[4]~29_combout  & 
// !\processor|alu|Add0~7 )))

	.dataa(\processor|reg_file|mux0|out[4]~24_combout ),
	.datab(\processor|alu|adder_in_b[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~7 ),
	.combout(\processor|alu|Add0~8_combout ),
	.cout(\processor|alu|Add0~9 ));
// synopsys translate_off
defparam \processor|alu|Add0~8 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N10
cycloneive_lcell_comb \processor|alu|Add0~10 (
// Equation(s):
// \processor|alu|Add0~10_combout  = (\processor|alu|adder_in_b[5]~35_combout  & ((\processor|reg_file|mux0|out[5]~29_combout  & (\processor|alu|Add0~9  & VCC)) # (!\processor|reg_file|mux0|out[5]~29_combout  & (!\processor|alu|Add0~9 )))) # 
// (!\processor|alu|adder_in_b[5]~35_combout  & ((\processor|reg_file|mux0|out[5]~29_combout  & (!\processor|alu|Add0~9 )) # (!\processor|reg_file|mux0|out[5]~29_combout  & ((\processor|alu|Add0~9 ) # (GND)))))
// \processor|alu|Add0~11  = CARRY((\processor|alu|adder_in_b[5]~35_combout  & (!\processor|reg_file|mux0|out[5]~29_combout  & !\processor|alu|Add0~9 )) # (!\processor|alu|adder_in_b[5]~35_combout  & ((!\processor|alu|Add0~9 ) # 
// (!\processor|reg_file|mux0|out[5]~29_combout ))))

	.dataa(\processor|alu|adder_in_b[5]~35_combout ),
	.datab(\processor|reg_file|mux0|out[5]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~9 ),
	.combout(\processor|alu|Add0~10_combout ),
	.cout(\processor|alu|Add0~11 ));
// synopsys translate_off
defparam \processor|alu|Add0~10 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N12
cycloneive_lcell_comb \processor|alu|Add0~12 (
// Equation(s):
// \processor|alu|Add0~12_combout  = ((\processor|reg_file|mux0|out[6]~34_combout  $ (\processor|alu|adder_in_b[6]~41_combout  $ (!\processor|alu|Add0~11 )))) # (GND)
// \processor|alu|Add0~13  = CARRY((\processor|reg_file|mux0|out[6]~34_combout  & ((\processor|alu|adder_in_b[6]~41_combout ) # (!\processor|alu|Add0~11 ))) # (!\processor|reg_file|mux0|out[6]~34_combout  & (\processor|alu|adder_in_b[6]~41_combout  & 
// !\processor|alu|Add0~11 )))

	.dataa(\processor|reg_file|mux0|out[6]~34_combout ),
	.datab(\processor|alu|adder_in_b[6]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~11 ),
	.combout(\processor|alu|Add0~12_combout ),
	.cout(\processor|alu|Add0~13 ));
// synopsys translate_off
defparam \processor|alu|Add0~12 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N14
cycloneive_lcell_comb \processor|alu|Add0~14 (
// Equation(s):
// \processor|alu|Add0~14_combout  = (\processor|reg_file|mux0|out[7]~39_combout  & ((\processor|alu|adder_in_b[7]~47_combout  & (\processor|alu|Add0~13  & VCC)) # (!\processor|alu|adder_in_b[7]~47_combout  & (!\processor|alu|Add0~13 )))) # 
// (!\processor|reg_file|mux0|out[7]~39_combout  & ((\processor|alu|adder_in_b[7]~47_combout  & (!\processor|alu|Add0~13 )) # (!\processor|alu|adder_in_b[7]~47_combout  & ((\processor|alu|Add0~13 ) # (GND)))))
// \processor|alu|Add0~15  = CARRY((\processor|reg_file|mux0|out[7]~39_combout  & (!\processor|alu|adder_in_b[7]~47_combout  & !\processor|alu|Add0~13 )) # (!\processor|reg_file|mux0|out[7]~39_combout  & ((!\processor|alu|Add0~13 ) # 
// (!\processor|alu|adder_in_b[7]~47_combout ))))

	.dataa(\processor|reg_file|mux0|out[7]~39_combout ),
	.datab(\processor|alu|adder_in_b[7]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~13 ),
	.combout(\processor|alu|Add0~14_combout ),
	.cout(\processor|alu|Add0~15 ));
// synopsys translate_off
defparam \processor|alu|Add0~14 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N16
cycloneive_lcell_comb \processor|alu|Add0~16 (
// Equation(s):
// \processor|alu|Add0~16_combout  = ((\processor|alu|adder_in_b[8]~53_combout  $ (\processor|reg_file|mux0|out[8]~44_combout  $ (!\processor|alu|Add0~15 )))) # (GND)
// \processor|alu|Add0~17  = CARRY((\processor|alu|adder_in_b[8]~53_combout  & ((\processor|reg_file|mux0|out[8]~44_combout ) # (!\processor|alu|Add0~15 ))) # (!\processor|alu|adder_in_b[8]~53_combout  & (\processor|reg_file|mux0|out[8]~44_combout  & 
// !\processor|alu|Add0~15 )))

	.dataa(\processor|alu|adder_in_b[8]~53_combout ),
	.datab(\processor|reg_file|mux0|out[8]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~15 ),
	.combout(\processor|alu|Add0~16_combout ),
	.cout(\processor|alu|Add0~17 ));
// synopsys translate_off
defparam \processor|alu|Add0~16 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N18
cycloneive_lcell_comb \processor|alu|Add0~18 (
// Equation(s):
// \processor|alu|Add0~18_combout  = (\processor|alu|adder_in_b[9]~59_combout  & ((\processor|reg_file|mux0|out[9]~49_combout  & (\processor|alu|Add0~17  & VCC)) # (!\processor|reg_file|mux0|out[9]~49_combout  & (!\processor|alu|Add0~17 )))) # 
// (!\processor|alu|adder_in_b[9]~59_combout  & ((\processor|reg_file|mux0|out[9]~49_combout  & (!\processor|alu|Add0~17 )) # (!\processor|reg_file|mux0|out[9]~49_combout  & ((\processor|alu|Add0~17 ) # (GND)))))
// \processor|alu|Add0~19  = CARRY((\processor|alu|adder_in_b[9]~59_combout  & (!\processor|reg_file|mux0|out[9]~49_combout  & !\processor|alu|Add0~17 )) # (!\processor|alu|adder_in_b[9]~59_combout  & ((!\processor|alu|Add0~17 ) # 
// (!\processor|reg_file|mux0|out[9]~49_combout ))))

	.dataa(\processor|alu|adder_in_b[9]~59_combout ),
	.datab(\processor|reg_file|mux0|out[9]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~17 ),
	.combout(\processor|alu|Add0~18_combout ),
	.cout(\processor|alu|Add0~19 ));
// synopsys translate_off
defparam \processor|alu|Add0~18 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N20
cycloneive_lcell_comb \processor|alu|Add0~20 (
// Equation(s):
// \processor|alu|Add0~20_combout  = ((\processor|reg_file|mux0|out[10]~54_combout  $ (\processor|alu|adder_in_b[10]~65_combout  $ (!\processor|alu|Add0~19 )))) # (GND)
// \processor|alu|Add0~21  = CARRY((\processor|reg_file|mux0|out[10]~54_combout  & ((\processor|alu|adder_in_b[10]~65_combout ) # (!\processor|alu|Add0~19 ))) # (!\processor|reg_file|mux0|out[10]~54_combout  & (\processor|alu|adder_in_b[10]~65_combout  & 
// !\processor|alu|Add0~19 )))

	.dataa(\processor|reg_file|mux0|out[10]~54_combout ),
	.datab(\processor|alu|adder_in_b[10]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~19 ),
	.combout(\processor|alu|Add0~20_combout ),
	.cout(\processor|alu|Add0~21 ));
// synopsys translate_off
defparam \processor|alu|Add0~20 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N22
cycloneive_lcell_comb \processor|alu|Add0~22 (
// Equation(s):
// \processor|alu|Add0~22_combout  = (\processor|alu|adder_in_b[11]~71_combout  & ((\processor|reg_file|mux0|out[11]~59_combout  & (\processor|alu|Add0~21  & VCC)) # (!\processor|reg_file|mux0|out[11]~59_combout  & (!\processor|alu|Add0~21 )))) # 
// (!\processor|alu|adder_in_b[11]~71_combout  & ((\processor|reg_file|mux0|out[11]~59_combout  & (!\processor|alu|Add0~21 )) # (!\processor|reg_file|mux0|out[11]~59_combout  & ((\processor|alu|Add0~21 ) # (GND)))))
// \processor|alu|Add0~23  = CARRY((\processor|alu|adder_in_b[11]~71_combout  & (!\processor|reg_file|mux0|out[11]~59_combout  & !\processor|alu|Add0~21 )) # (!\processor|alu|adder_in_b[11]~71_combout  & ((!\processor|alu|Add0~21 ) # 
// (!\processor|reg_file|mux0|out[11]~59_combout ))))

	.dataa(\processor|alu|adder_in_b[11]~71_combout ),
	.datab(\processor|reg_file|mux0|out[11]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~21 ),
	.combout(\processor|alu|Add0~22_combout ),
	.cout(\processor|alu|Add0~23 ));
// synopsys translate_off
defparam \processor|alu|Add0~22 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N18
cycloneive_lcell_comb \processor|tsb|Bus[11]~59 (
// Equation(s):
// \processor|tsb|Bus[11]~59_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[11]~59_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~22_combout )))))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|reg_file|mux0|out[11]~59_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[11]~59 .lut_mask = 16'h7020;
defparam \processor|tsb|Bus[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N10
cycloneive_lcell_comb \processor|tsb|Bus[11]~61 (
// Equation(s):
// \processor|tsb|Bus[11]~61_combout  = (\processor|tsb|Bus[11]~59_combout ) # ((\processor|tsb|Bus[11]~60_combout  & ((\processor|alu|adder_in_b[11]~71_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|alu|adder_in_b[11]~71_combout ),
	.datac(\processor|tsb|Bus[11]~60_combout ),
	.datad(\processor|tsb|Bus[11]~59_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[11]~61 .lut_mask = 16'hFFD0;
defparam \processor|tsb|Bus[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N28
cycloneive_lcell_comb \processor|tsb|Bus[11]~62 (
// Equation(s):
// \processor|tsb|Bus[11]~62_combout  = (\processor|tsb|Bus[0]~15_combout  & (\processor|tsb|Bus[0]~14_combout )) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[0]~14_combout  & (\processor|pc|pc_reg|Q [11])) # 
// (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[11]~61_combout )))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [11]),
	.datad(\processor|tsb|Bus[11]~61_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[11]~62 .lut_mask = 16'hD9C8;
defparam \processor|tsb|Bus[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N14
cycloneive_lcell_comb \processor|tsb|Bus[11]~63 (
// Equation(s):
// \processor|tsb|Bus[11]~63_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[11]~62_combout  & (\processor|eab|eabOut[11]~22_combout )) # (!\processor|tsb|Bus[11]~62_combout  & ((\processor|memory|MDR_reg|Q [11]))))) # 
// (!\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[11]~62_combout ))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|eab|eabOut[11]~22_combout ),
	.datac(\processor|memory|MDR_reg|Q [11]),
	.datad(\processor|tsb|Bus[11]~62_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[11]~63 .lut_mask = 16'hDDA0;
defparam \processor|tsb|Bus[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N15
dffeas \processor|memory|MAR_reg|Q[11] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[11]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[11] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y58_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N22
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 .lut_mask = 16'hF858;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y60_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [10]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N28
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 .lut_mask = 16'hBA98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N10
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 .lut_mask = 16'hBBC0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N26
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[10]~10 (
// Equation(s):
// \processor|memory|MDR_reg|Q[10]~10_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[10]~10 .lut_mask = 16'hBB88;
defparam \processor|memory|MDR_reg|Q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N27
dffeas \processor|memory|MDR_reg|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[10]~10_combout ),
	.asdata(\processor|tsb|Bus[10]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[10] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N22
cycloneive_lcell_comb \processor|tsb|Bus[10]~55 (
// Equation(s):
// \processor|tsb|Bus[10]~55_combout  = (!\processor|FSM|aluControl [0] & ((\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[10]~51_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[10]~53_combout )))))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(\processor|reg_file|mux0|out[10]~51_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|reg_file|mux0|out[10]~53_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[10]~55 .lut_mask = 16'h0D08;
defparam \processor|tsb|Bus[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N6
cycloneive_lcell_comb \processor|tsb|Bus[10]~54 (
// Equation(s):
// \processor|tsb|Bus[10]~54_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[10]~54_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~20_combout )))))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|reg_file|mux0|out[10]~54_combout ),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[10]~54 .lut_mask = 16'h2A20;
defparam \processor|tsb|Bus[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N12
cycloneive_lcell_comb \processor|tsb|Bus[10]~56 (
// Equation(s):
// \processor|tsb|Bus[10]~56_combout  = (\processor|tsb|Bus[10]~54_combout ) # ((\processor|tsb|Bus[10]~55_combout  & ((\processor|alu|adder_in_b[10]~65_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|tsb|Bus[10]~55_combout ),
	.datab(\processor|alu|adder_in_b[10]~65_combout ),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|tsb|Bus[10]~54_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[10]~56 .lut_mask = 16'hFF8A;
defparam \processor|tsb|Bus[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N10
cycloneive_lcell_comb \processor|tsb|Bus[10]~57 (
// Equation(s):
// \processor|tsb|Bus[10]~57_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[0]~15_combout  & (\processor|memory|MDR_reg|Q [10])) # 
// (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[10]~56_combout )))))

	.dataa(\processor|tsb|Bus[0]~14_combout ),
	.datab(\processor|memory|MDR_reg|Q [10]),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[10]~56_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[10]~57 .lut_mask = 16'hE5E0;
defparam \processor|tsb|Bus[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N4
cycloneive_lcell_comb \processor|tsb|Bus[10]~58 (
// Equation(s):
// \processor|tsb|Bus[10]~58_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[10]~57_combout  & (\processor|eab|eabOut[10]~20_combout )) # (!\processor|tsb|Bus[10]~57_combout  & ((\processor|pc|pc_reg|Q [10]))))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[10]~57_combout ))))

	.dataa(\processor|eab|eabOut[10]~20_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [10]),
	.datad(\processor|tsb|Bus[10]~57_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[10]~58 .lut_mask = 16'hBBC0;
defparam \processor|tsb|Bus[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N5
dffeas \processor|memory|MAR_reg|Q[10] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[10]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[10] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N26
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 .lut_mask = 16'hD9C8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N18
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 .lut_mask = 16'hF838;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [9]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N16
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 .lut_mask = 16'hF858;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N30
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[9]~9 (
// Equation(s):
// \processor|memory|MDR_reg|Q[9]~9_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[9]~9 .lut_mask = 16'hEE44;
defparam \processor|memory|MDR_reg|Q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N31
dffeas \processor|memory|MDR_reg|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[9]~9_combout ),
	.asdata(\processor|tsb|Bus[9]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[9] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N28
cycloneive_lcell_comb \processor|tsb|Bus[9]~50 (
// Equation(s):
// \processor|tsb|Bus[9]~50_combout  = (!\processor|FSM|aluControl [0] & ((\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[9]~46_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[9]~48_combout )))))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(\processor|reg_file|mux0|out[9]~46_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|reg_file|mux0|out[9]~48_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[9]~50 .lut_mask = 16'h0D08;
defparam \processor|tsb|Bus[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N6
cycloneive_lcell_comb \processor|tsb|Bus[9]~49 (
// Equation(s):
// \processor|tsb|Bus[9]~49_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[9]~49_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~18_combout )))))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|reg_file|mux0|out[9]~49_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[9]~49 .lut_mask = 16'h7020;
defparam \processor|tsb|Bus[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N2
cycloneive_lcell_comb \processor|tsb|Bus[9]~51 (
// Equation(s):
// \processor|tsb|Bus[9]~51_combout  = (\processor|tsb|Bus[9]~49_combout ) # ((\processor|tsb|Bus[9]~50_combout  & ((\processor|alu|adder_in_b[9]~59_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|alu|adder_in_b[9]~59_combout ),
	.datac(\processor|tsb|Bus[9]~50_combout ),
	.datad(\processor|tsb|Bus[9]~49_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[9]~51 .lut_mask = 16'hFFD0;
defparam \processor|tsb|Bus[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N12
cycloneive_lcell_comb \processor|tsb|Bus[9]~52 (
// Equation(s):
// \processor|tsb|Bus[9]~52_combout  = (\processor|tsb|Bus[0]~15_combout  & (\processor|tsb|Bus[0]~14_combout )) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[0]~14_combout  & (\processor|pc|pc_reg|Q [9])) # (!\processor|tsb|Bus[0]~14_combout  
// & ((\processor|tsb|Bus[9]~51_combout )))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [9]),
	.datad(\processor|tsb|Bus[9]~51_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[9]~52 .lut_mask = 16'hD9C8;
defparam \processor|tsb|Bus[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N30
cycloneive_lcell_comb \processor|tsb|Bus[9]~53 (
// Equation(s):
// \processor|tsb|Bus[9]~53_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[9]~52_combout  & ((\processor|eab|eabOut[9]~18_combout ))) # (!\processor|tsb|Bus[9]~52_combout  & (\processor|memory|MDR_reg|Q [9])))) # 
// (!\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[9]~52_combout ))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|memory|MDR_reg|Q [9]),
	.datac(\processor|eab|eabOut[9]~18_combout ),
	.datad(\processor|tsb|Bus[9]~52_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[9]~53 .lut_mask = 16'hF588;
defparam \processor|tsb|Bus[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y42_N31
dffeas \processor|memory|MAR_reg|Q[9] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[9]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[9] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N30
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 .lut_mask = 16'hEE50;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y64_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N28
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 .lut_mask = 16'hDAD0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y61_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N18
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 .lut_mask = 16'hF4A4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y57_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [0]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N12
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 .lut_mask = 16'hEC64;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N4
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[0]~0 (
// Equation(s):
// \processor|memory|MDR_reg|Q[0]~0_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[0]~0 .lut_mask = 16'hEE44;
defparam \processor|memory|MDR_reg|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y43_N5
dffeas \processor|memory|MDR_reg|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[0]~0_combout ),
	.asdata(\processor|tsb|Bus[0]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[0] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N14
cycloneive_lcell_comb \processor|tsb|Bus[0]~87 (
// Equation(s):
// \processor|tsb|Bus[0]~87_combout  = (\processor|FSM|aluControl [0] & (\processor|FSM|aluControl [1] $ (((\processor|alu|Add0~0_combout ))))) # (!\processor|FSM|aluControl [0] & (((\processor|alu|adder_in_b[0]~5_combout )) # (!\processor|FSM|aluControl 
// [1])))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|alu|adder_in_b[0]~5_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[0]~87 .lut_mask = 16'h5DAD;
defparam \processor|tsb|Bus[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N20
cycloneive_lcell_comb \processor|tsb|Bus[0]~88 (
// Equation(s):
// \processor|tsb|Bus[0]~88_combout  = (\processor|alu|Add0~0_combout  & ((\processor|reg_file|mux0|out[0]~4_combout  & ((\processor|tsb|Bus[0]~87_combout ))) # (!\processor|reg_file|mux0|out[0]~4_combout  & (\processor|FSM|aluControl [0])))) # 
// (!\processor|alu|Add0~0_combout  & (\processor|tsb|Bus[0]~87_combout  & (\processor|FSM|aluControl [0] $ (\processor|reg_file|mux0|out[0]~4_combout ))))

	.dataa(\processor|alu|Add0~0_combout ),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|tsb|Bus[0]~87_combout ),
	.datad(\processor|reg_file|mux0|out[0]~4_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[0]~88 .lut_mask = 16'hB0C8;
defparam \processor|tsb|Bus[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N30
cycloneive_lcell_comb \processor|tsb|Bus[0]~16 (
// Equation(s):
// \processor|tsb|Bus[0]~16_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|memory|MDR_reg|Q [0]) # ((\processor|tsb|Bus[0]~14_combout )))) # (!\processor|tsb|Bus[0]~15_combout  & (((!\processor|tsb|Bus[0]~14_combout  & 
// \processor|tsb|Bus[0]~88_combout ))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|memory|MDR_reg|Q [0]),
	.datac(\processor|tsb|Bus[0]~14_combout ),
	.datad(\processor|tsb|Bus[0]~88_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[0]~16 .lut_mask = 16'hADA8;
defparam \processor|tsb|Bus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N28
cycloneive_lcell_comb \processor|tsb|Bus[0]~17 (
// Equation(s):
// \processor|tsb|Bus[0]~17_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[0]~16_combout  & ((\processor|eab|eabOut[0]~0_combout ))) # (!\processor|tsb|Bus[0]~16_combout  & (\processor|pc|pc_reg|Q [0])))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[0]~16_combout ))))

	.dataa(\processor|pc|pc_reg|Q [0]),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|eab|eabOut[0]~0_combout ),
	.datad(\processor|tsb|Bus[0]~16_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[0]~17 .lut_mask = 16'hF388;
defparam \processor|tsb|Bus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N4
cycloneive_lcell_comb \processor|ir|register|Q[0]~feeder (
// Equation(s):
// \processor|ir|register|Q[0]~feeder_combout  = \processor|tsb|Bus[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|ir|register|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \processor|ir|register|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N5
dffeas \processor|ir|register|Q[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[0] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N2
cycloneive_lcell_comb \processor|eab|eabOut[1]~2 (
// Equation(s):
// \processor|eab|eabOut[1]~2_combout  = (\processor|ir|register|Q [1] & ((\processor|pc|pc_reg|Q [1] & (\processor|eab|eabOut[0]~1  & VCC)) # (!\processor|pc|pc_reg|Q [1] & (!\processor|eab|eabOut[0]~1 )))) # (!\processor|ir|register|Q [1] & 
// ((\processor|pc|pc_reg|Q [1] & (!\processor|eab|eabOut[0]~1 )) # (!\processor|pc|pc_reg|Q [1] & ((\processor|eab|eabOut[0]~1 ) # (GND)))))
// \processor|eab|eabOut[1]~3  = CARRY((\processor|ir|register|Q [1] & (!\processor|pc|pc_reg|Q [1] & !\processor|eab|eabOut[0]~1 )) # (!\processor|ir|register|Q [1] & ((!\processor|eab|eabOut[0]~1 ) # (!\processor|pc|pc_reg|Q [1]))))

	.dataa(\processor|ir|register|Q [1]),
	.datab(\processor|pc|pc_reg|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[0]~1 ),
	.combout(\processor|eab|eabOut[1]~2_combout ),
	.cout(\processor|eab|eabOut[1]~3 ));
// synopsys translate_off
defparam \processor|eab|eabOut[1]~2 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N4
cycloneive_lcell_comb \processor|eab|eabOut[2]~4 (
// Equation(s):
// \processor|eab|eabOut[2]~4_combout  = ((\processor|ir|register|Q [2] $ (\processor|pc|pc_reg|Q [2] $ (!\processor|eab|eabOut[1]~3 )))) # (GND)
// \processor|eab|eabOut[2]~5  = CARRY((\processor|ir|register|Q [2] & ((\processor|pc|pc_reg|Q [2]) # (!\processor|eab|eabOut[1]~3 ))) # (!\processor|ir|register|Q [2] & (\processor|pc|pc_reg|Q [2] & !\processor|eab|eabOut[1]~3 )))

	.dataa(\processor|ir|register|Q [2]),
	.datab(\processor|pc|pc_reg|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[1]~3 ),
	.combout(\processor|eab|eabOut[2]~4_combout ),
	.cout(\processor|eab|eabOut[2]~5 ));
// synopsys translate_off
defparam \processor|eab|eabOut[2]~4 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X104_Y56_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y55_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y59_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 .lut_mask = 16'hF4A4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N20
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 .lut_mask = 16'hDDA0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N14
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 .lut_mask = 16'hFA44;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y63_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [2]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N16
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # ((!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 .lut_mask = 16'hBC8C;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N26
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[2]~2 (
// Equation(s):
// \processor|memory|MDR_reg|Q[2]~2_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[2]~2 .lut_mask = 16'hDD88;
defparam \processor|memory|MDR_reg|Q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y43_N27
dffeas \processor|memory|MDR_reg|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[2]~2_combout ),
	.asdata(\processor|tsb|Bus[2]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[2] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N22
cycloneive_lcell_comb \processor|tsb|Bus[2]~22 (
// Equation(s):
// \processor|tsb|Bus[2]~22_combout  = (!\processor|FSM|aluControl [0] & ((\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[2]~11_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[2]~13_combout )))))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(\processor|reg_file|mux0|out[2]~11_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|reg_file|mux0|out[2]~13_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[2]~22 .lut_mask = 16'h0D08;
defparam \processor|tsb|Bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N16
cycloneive_lcell_comb \processor|tsb|Bus[2]~21 (
// Equation(s):
// \processor|tsb|Bus[2]~21_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[2]~14_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~4_combout )))))

	.dataa(\processor|reg_file|mux0|out[2]~14_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[2]~21 .lut_mask = 16'h7040;
defparam \processor|tsb|Bus[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N24
cycloneive_lcell_comb \processor|tsb|Bus[2]~23 (
// Equation(s):
// \processor|tsb|Bus[2]~23_combout  = (\processor|tsb|Bus[2]~21_combout ) # ((\processor|tsb|Bus[2]~22_combout  & ((\processor|alu|adder_in_b[2]~17_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|tsb|Bus[2]~22_combout ),
	.datab(\processor|alu|adder_in_b[2]~17_combout ),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|tsb|Bus[2]~21_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[2]~23 .lut_mask = 16'hFF8A;
defparam \processor|tsb|Bus[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N2
cycloneive_lcell_comb \processor|tsb|Bus[2]~24 (
// Equation(s):
// \processor|tsb|Bus[2]~24_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[0]~15_combout  & (\processor|memory|MDR_reg|Q [2])) # 
// (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[2]~23_combout )))))

	.dataa(\processor|memory|MDR_reg|Q [2]),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[2]~23_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[2]~24 .lut_mask = 16'hE3E0;
defparam \processor|tsb|Bus[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N20
cycloneive_lcell_comb \processor|tsb|Bus[2]~25 (
// Equation(s):
// \processor|tsb|Bus[2]~25_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[2]~24_combout  & (\processor|eab|eabOut[2]~4_combout )) # (!\processor|tsb|Bus[2]~24_combout  & ((\processor|pc|pc_reg|Q [2]))))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[2]~24_combout ))))

	.dataa(\processor|eab|eabOut[2]~4_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [2]),
	.datad(\processor|tsb|Bus[2]~24_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[2]~25 .lut_mask = 16'hBBC0;
defparam \processor|tsb|Bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N8
cycloneive_lcell_comb \processor|ir|register|Q[2]~feeder (
// Equation(s):
// \processor|ir|register|Q[2]~feeder_combout  = \processor|tsb|Bus[2]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[2]~25_combout ),
	.cin(gnd),
	.combout(\processor|ir|register|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|ir|register|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N9
dffeas \processor|ir|register|Q[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[2] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N6
cycloneive_lcell_comb \processor|eab|eabOut[3]~6 (
// Equation(s):
// \processor|eab|eabOut[3]~6_combout  = (\processor|pc|pc_reg|Q [3] & ((\processor|ir|register|Q [3] & (\processor|eab|eabOut[2]~5  & VCC)) # (!\processor|ir|register|Q [3] & (!\processor|eab|eabOut[2]~5 )))) # (!\processor|pc|pc_reg|Q [3] & 
// ((\processor|ir|register|Q [3] & (!\processor|eab|eabOut[2]~5 )) # (!\processor|ir|register|Q [3] & ((\processor|eab|eabOut[2]~5 ) # (GND)))))
// \processor|eab|eabOut[3]~7  = CARRY((\processor|pc|pc_reg|Q [3] & (!\processor|ir|register|Q [3] & !\processor|eab|eabOut[2]~5 )) # (!\processor|pc|pc_reg|Q [3] & ((!\processor|eab|eabOut[2]~5 ) # (!\processor|ir|register|Q [3]))))

	.dataa(\processor|pc|pc_reg|Q [3]),
	.datab(\processor|ir|register|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[2]~5 ),
	.combout(\processor|eab|eabOut[3]~6_combout ),
	.cout(\processor|eab|eabOut[3]~7 ));
// synopsys translate_off
defparam \processor|eab|eabOut[3]~6 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N10
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 .lut_mask = 16'hF4A4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N0
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 .lut_mask = 16'hDDA0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N22
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 .lut_mask = 16'hADA8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [3]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N24
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 .lut_mask = 16'hF858;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N8
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[3]~3 (
// Equation(s):
// \processor|memory|MDR_reg|Q[3]~3_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[3]~3 .lut_mask = 16'hDD88;
defparam \processor|memory|MDR_reg|Q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y43_N9
dffeas \processor|memory|MDR_reg|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[3]~3_combout ),
	.asdata(\processor|tsb|Bus[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[3] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N10
cycloneive_lcell_comb \processor|tsb|Bus[3]~27 (
// Equation(s):
// \processor|tsb|Bus[3]~27_combout  = (!\processor|FSM|aluControl [0] & ((\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[3]~16_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[3]~18_combout ))))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|reg_file|mux0|out[3]~18_combout ),
	.datad(\processor|reg_file|mux0|out[3]~16_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[3]~27 .lut_mask = 16'h3210;
defparam \processor|tsb|Bus[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N0
cycloneive_lcell_comb \processor|tsb|Bus[3]~26 (
// Equation(s):
// \processor|tsb|Bus[3]~26_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[3]~19_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~6_combout )))))

	.dataa(\processor|reg_file|mux0|out[3]~19_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[3]~26 .lut_mask = 16'h7040;
defparam \processor|tsb|Bus[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N16
cycloneive_lcell_comb \processor|tsb|Bus[3]~28 (
// Equation(s):
// \processor|tsb|Bus[3]~28_combout  = (\processor|tsb|Bus[3]~26_combout ) # ((\processor|tsb|Bus[3]~27_combout  & ((\processor|alu|adder_in_b[3]~23_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|tsb|Bus[3]~27_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|alu|adder_in_b[3]~23_combout ),
	.datad(\processor|tsb|Bus[3]~26_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[3]~28 .lut_mask = 16'hFFA2;
defparam \processor|tsb|Bus[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N22
cycloneive_lcell_comb \processor|tsb|Bus[3]~29 (
// Equation(s):
// \processor|tsb|Bus[3]~29_combout  = (\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[0]~14_combout )))) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[0]~14_combout  & (\processor|pc|pc_reg|Q [3])) # 
// (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[3]~28_combout )))))

	.dataa(\processor|pc|pc_reg|Q [3]),
	.datab(\processor|tsb|Bus[0]~15_combout ),
	.datac(\processor|tsb|Bus[0]~14_combout ),
	.datad(\processor|tsb|Bus[3]~28_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[3]~29 .lut_mask = 16'hE3E0;
defparam \processor|tsb|Bus[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N0
cycloneive_lcell_comb \processor|tsb|Bus[3]~30 (
// Equation(s):
// \processor|tsb|Bus[3]~30_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[3]~29_combout  & (\processor|eab|eabOut[3]~6_combout )) # (!\processor|tsb|Bus[3]~29_combout  & ((\processor|memory|MDR_reg|Q [3]))))) # 
// (!\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[3]~29_combout ))))

	.dataa(\processor|eab|eabOut[3]~6_combout ),
	.datab(\processor|memory|MDR_reg|Q [3]),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[3]~29_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[3]~30 .lut_mask = 16'hAFC0;
defparam \processor|tsb|Bus[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N6
cycloneive_lcell_comb \processor|ir|register|Q[3]~feeder (
// Equation(s):
// \processor|ir|register|Q[3]~feeder_combout  = \processor|tsb|Bus[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[3]~30_combout ),
	.cin(gnd),
	.combout(\processor|ir|register|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|ir|register|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N7
dffeas \processor|ir|register|Q[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[3] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N8
cycloneive_lcell_comb \processor|eab|eabOut[4]~8 (
// Equation(s):
// \processor|eab|eabOut[4]~8_combout  = ((\processor|pc|pc_reg|Q [4] $ (\processor|ir|register|Q [4] $ (!\processor|eab|eabOut[3]~7 )))) # (GND)
// \processor|eab|eabOut[4]~9  = CARRY((\processor|pc|pc_reg|Q [4] & ((\processor|ir|register|Q [4]) # (!\processor|eab|eabOut[3]~7 ))) # (!\processor|pc|pc_reg|Q [4] & (\processor|ir|register|Q [4] & !\processor|eab|eabOut[3]~7 )))

	.dataa(\processor|pc|pc_reg|Q [4]),
	.datab(\processor|ir|register|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[3]~7 ),
	.combout(\processor|eab|eabOut[4]~8_combout ),
	.cout(\processor|eab|eabOut[4]~9 ));
// synopsys translate_off
defparam \processor|eab|eabOut[4]~8 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 .lut_mask = 16'hB9A8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N22
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 .lut_mask = 16'hF388;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N14
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [4]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N16
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 .lut_mask = 16'hE6C4;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N8
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[4]~4 (
// Equation(s):
// \processor|memory|MDR_reg|Q[4]~4_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[4]~4 .lut_mask = 16'hEE44;
defparam \processor|memory|MDR_reg|Q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N9
dffeas \processor|memory|MDR_reg|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[4]~4_combout ),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[4] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N8
cycloneive_lcell_comb \processor|tsb|Bus[4]~32 (
// Equation(s):
// \processor|tsb|Bus[4]~32_combout  = ((\processor|alu|adder_in_b[4]~28_combout ) # ((\processor|ir|register|Q [5] & \processor|ir|register|Q [4]))) # (!\processor|FSM|aluControl [1])

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|ir|register|Q [4]),
	.datad(\processor|alu|adder_in_b[4]~28_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[4]~32 .lut_mask = 16'hFFD5;
defparam \processor|tsb|Bus[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N28
cycloneive_lcell_comb \processor|tsb|Bus[4]~31 (
// Equation(s):
// \processor|tsb|Bus[4]~31_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[4]~24_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~8_combout )))))

	.dataa(\processor|reg_file|mux0|out[4]~24_combout ),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[4]~31 .lut_mask = 16'h4C40;
defparam \processor|tsb|Bus[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N18
cycloneive_lcell_comb \processor|tsb|Bus[4]~33 (
// Equation(s):
// \processor|tsb|Bus[4]~33_combout  = (\processor|tsb|Bus[4]~31_combout ) # ((!\processor|FSM|aluControl [0] & (\processor|tsb|Bus[4]~32_combout  & \processor|reg_file|mux0|out[4]~24_combout )))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|tsb|Bus[4]~32_combout ),
	.datac(\processor|reg_file|mux0|out[4]~24_combout ),
	.datad(\processor|tsb|Bus[4]~31_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[4]~33 .lut_mask = 16'hFF40;
defparam \processor|tsb|Bus[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N0
cycloneive_lcell_comb \processor|tsb|Bus[4]~34 (
// Equation(s):
// \processor|tsb|Bus[4]~34_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[0]~15_combout  & (\processor|memory|MDR_reg|Q [4])) # 
// (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[4]~33_combout )))))

	.dataa(\processor|memory|MDR_reg|Q [4]),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[4]~33_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[4]~34 .lut_mask = 16'hE3E0;
defparam \processor|tsb|Bus[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N14
cycloneive_lcell_comb \processor|tsb|Bus[4]~35 (
// Equation(s):
// \processor|tsb|Bus[4]~35_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[4]~34_combout  & ((\processor|eab|eabOut[4]~8_combout ))) # (!\processor|tsb|Bus[4]~34_combout  & (\processor|pc|pc_reg|Q [4])))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[4]~34_combout ))))

	.dataa(\processor|tsb|Bus[0]~14_combout ),
	.datab(\processor|pc|pc_reg|Q [4]),
	.datac(\processor|eab|eabOut[4]~8_combout ),
	.datad(\processor|tsb|Bus[4]~34_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[4]~35 .lut_mask = 16'hF588;
defparam \processor|tsb|Bus[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N9
dffeas \processor|ir|register|Q[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[4]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[4] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N27
dffeas \processor|reg_file|r2|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[14]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y42_N27
dffeas \processor|reg_file|r6|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[14]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N30
cycloneive_lcell_comb \processor|reg_file|r4|Q[14]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[14]~feeder_combout  = \processor|tsb|Bus[14]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[14]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r4|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y42_N31
dffeas \processor|reg_file|r4|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N30
cycloneive_lcell_comb \processor|reg_file|r0|Q[14]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[14]~feeder_combout  = \processor|tsb|Bus[14]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[14]~73_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N31
dffeas \processor|reg_file|r0|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[14]~86 (
// Equation(s):
// \processor|alu|adder_in_b[14]~86_combout  = (\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [14]) # ((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & (((!\processor|FSM|SR2 [1] & \processor|reg_file|r0|Q [14]))))

	.dataa(\processor|reg_file|r4|Q [14]),
	.datab(\processor|FSM|SR2 [2]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|reg_file|r0|Q [14]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[14]~86 .lut_mask = 16'hCBC8;
defparam \processor|alu|adder_in_b[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N26
cycloneive_lcell_comb \processor|alu|adder_in_b[14]~87 (
// Equation(s):
// \processor|alu|adder_in_b[14]~87_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[14]~86_combout  & ((\processor|reg_file|r6|Q [14]))) # (!\processor|alu|adder_in_b[14]~86_combout  & (\processor|reg_file|r2|Q [14])))) # 
// (!\processor|FSM|SR2 [1] & (((\processor|alu|adder_in_b[14]~86_combout ))))

	.dataa(\processor|FSM|SR2 [1]),
	.datab(\processor|reg_file|r2|Q [14]),
	.datac(\processor|reg_file|r6|Q [14]),
	.datad(\processor|alu|adder_in_b[14]~86_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[14]~87 .lut_mask = 16'hF588;
defparam \processor|alu|adder_in_b[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N12
cycloneive_lcell_comb \processor|reg_file|r7|Q[14]~feeder (
// Equation(s):
// \processor|reg_file|r7|Q[14]~feeder_combout  = \processor|tsb|Bus[14]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[14]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r7|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r7|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r7|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N13
dffeas \processor|reg_file|r7|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r7|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N13
dffeas \processor|reg_file|r5|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[14]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N31
dffeas \processor|reg_file|r3|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[14]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N28
cycloneive_lcell_comb \processor|reg_file|r1|Q[14]~feeder (
// Equation(s):
// \processor|reg_file|r1|Q[14]~feeder_combout  = \processor|tsb|Bus[14]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[14]~73_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r1|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r1|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r1|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N29
dffeas \processor|reg_file|r1|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r1|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N18
cycloneive_lcell_comb \processor|alu|adder_in_b[14]~84 (
// Equation(s):
// \processor|alu|adder_in_b[14]~84_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [14]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [14] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [14]),
	.datab(\processor|reg_file|r1|Q [14]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[14]~84 .lut_mask = 16'hF0AC;
defparam \processor|alu|adder_in_b[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N12
cycloneive_lcell_comb \processor|alu|adder_in_b[14]~85 (
// Equation(s):
// \processor|alu|adder_in_b[14]~85_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[14]~84_combout  & (\processor|reg_file|r7|Q [14])) # (!\processor|alu|adder_in_b[14]~84_combout  & ((\processor|reg_file|r5|Q [14]))))) # 
// (!\processor|FSM|SR2 [2] & (((\processor|alu|adder_in_b[14]~84_combout ))))

	.dataa(\processor|reg_file|r7|Q [14]),
	.datab(\processor|FSM|SR2 [2]),
	.datac(\processor|reg_file|r5|Q [14]),
	.datad(\processor|alu|adder_in_b[14]~84_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[14]~85 .lut_mask = 16'hBBC0;
defparam \processor|alu|adder_in_b[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[14]~88 (
// Equation(s):
// \processor|alu|adder_in_b[14]~88_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[14]~85_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[14]~87_combout ))))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|FSM|SR2 [0]),
	.datac(\processor|alu|adder_in_b[14]~87_combout ),
	.datad(\processor|alu|adder_in_b[14]~85_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[14]~88 .lut_mask = 16'h5410;
defparam \processor|alu|adder_in_b[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[14]~89 (
// Equation(s):
// \processor|alu|adder_in_b[14]~89_combout  = (\processor|alu|adder_in_b[14]~88_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [4]),
	.datab(gnd),
	.datac(\processor|ir|register|Q [5]),
	.datad(\processor|alu|adder_in_b[14]~88_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[14]~89 .lut_mask = 16'hFFA0;
defparam \processor|alu|adder_in_b[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N22
cycloneive_lcell_comb \processor|pc|PC_inc[12]~37 (
// Equation(s):
// \processor|pc|PC_inc[12]~37_combout  = (\processor|pc|PC_inc [12] & (!\processor|pc|PC_inc[11]~36 )) # (!\processor|pc|PC_inc [12] & ((\processor|pc|PC_inc[11]~36 ) # (GND)))
// \processor|pc|PC_inc[12]~38  = CARRY((!\processor|pc|PC_inc[11]~36 ) # (!\processor|pc|PC_inc [12]))

	.dataa(\processor|pc|PC_inc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[11]~36 ),
	.combout(\processor|pc|PC_inc[12]~37_combout ),
	.cout(\processor|pc|PC_inc[12]~38 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[12]~37 .lut_mask = 16'h5A5F;
defparam \processor|pc|PC_inc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N23
dffeas \processor|pc|PC_inc[12] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[12] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneive_lcell_comb \processor|pc|PC_inc[13]~39 (
// Equation(s):
// \processor|pc|PC_inc[13]~39_combout  = (\processor|pc|PC_inc [13] & (\processor|pc|PC_inc[12]~38  $ (GND))) # (!\processor|pc|PC_inc [13] & (!\processor|pc|PC_inc[12]~38  & VCC))
// \processor|pc|PC_inc[13]~40  = CARRY((\processor|pc|PC_inc [13] & !\processor|pc|PC_inc[12]~38 ))

	.dataa(gnd),
	.datab(\processor|pc|PC_inc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[12]~38 ),
	.combout(\processor|pc|PC_inc[13]~39_combout ),
	.cout(\processor|pc|PC_inc[13]~40 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[13]~39 .lut_mask = 16'hC30C;
defparam \processor|pc|PC_inc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N25
dffeas \processor|pc|PC_inc[13] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[13] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N26
cycloneive_lcell_comb \processor|pc|PC_inc[14]~41 (
// Equation(s):
// \processor|pc|PC_inc[14]~41_combout  = (\processor|pc|PC_inc [14] & (!\processor|pc|PC_inc[13]~40 )) # (!\processor|pc|PC_inc [14] & ((\processor|pc|PC_inc[13]~40 ) # (GND)))
// \processor|pc|PC_inc[14]~42  = CARRY((!\processor|pc|PC_inc[13]~40 ) # (!\processor|pc|PC_inc [14]))

	.dataa(\processor|pc|PC_inc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|pc|PC_inc[13]~40 ),
	.combout(\processor|pc|PC_inc[14]~41_combout ),
	.cout(\processor|pc|PC_inc[14]~42 ));
// synopsys translate_off
defparam \processor|pc|PC_inc[14]~41 .lut_mask = 16'h5A5F;
defparam \processor|pc|PC_inc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N27
dffeas \processor|pc|PC_inc[14] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[14] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N29
dffeas \processor|pc|pc_reg|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[14] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N18
cycloneive_lcell_comb \processor|tsb|Bus[14]~71 (
// Equation(s):
// \processor|tsb|Bus[14]~71_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|pc|pc_reg|Q [14])))) # (!\processor|tsb|Bus[0]~14_combout  & ((\processor|alu|adder_in_b[14]~89_combout ) # ((!\processor|FSM|aluControl [1]))))

	.dataa(\processor|alu|adder_in_b[14]~89_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|tsb|Bus[0]~14_combout ),
	.datad(\processor|pc|pc_reg|Q [14]),
	.cin(gnd),
	.combout(\processor|tsb|Bus[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[14]~71 .lut_mask = 16'hFB0B;
defparam \processor|tsb|Bus[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N8
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 .lut_mask = 16'hB9A8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N30
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 .lut_mask = 16'hBCB0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [14]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N20
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 .lut_mask = 16'hB9A8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N10
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 .lut_mask = 16'hDDA0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N24
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[14]~14 (
// Equation(s):
// \processor|memory|MDR_reg|Q[14]~14_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[14]~14 .lut_mask = 16'hBB88;
defparam \processor|memory|MDR_reg|Q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y40_N25
dffeas \processor|memory|MDR_reg|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[14]~14_combout ),
	.asdata(\processor|tsb|Bus[14]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[14] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N27
dffeas \processor|pc|pc_reg|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[13] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N25
dffeas \processor|pc|pc_reg|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[12] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N24
cycloneive_lcell_comb \processor|eab|eabOut[12]~24 (
// Equation(s):
// \processor|eab|eabOut[12]~24_combout  = ((\processor|ir|register|Q [8] $ (\processor|pc|pc_reg|Q [12] $ (!\processor|eab|eabOut[11]~23 )))) # (GND)
// \processor|eab|eabOut[12]~25  = CARRY((\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [12]) # (!\processor|eab|eabOut[11]~23 ))) # (!\processor|ir|register|Q [8] & (\processor|pc|pc_reg|Q [12] & !\processor|eab|eabOut[11]~23 )))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[11]~23 ),
	.combout(\processor|eab|eabOut[12]~24_combout ),
	.cout(\processor|eab|eabOut[12]~25 ));
// synopsys translate_off
defparam \processor|eab|eabOut[12]~24 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N26
cycloneive_lcell_comb \processor|eab|eabOut[13]~26 (
// Equation(s):
// \processor|eab|eabOut[13]~26_combout  = (\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [13] & (\processor|eab|eabOut[12]~25  & VCC)) # (!\processor|pc|pc_reg|Q [13] & (!\processor|eab|eabOut[12]~25 )))) # (!\processor|ir|register|Q [8] & 
// ((\processor|pc|pc_reg|Q [13] & (!\processor|eab|eabOut[12]~25 )) # (!\processor|pc|pc_reg|Q [13] & ((\processor|eab|eabOut[12]~25 ) # (GND)))))
// \processor|eab|eabOut[13]~27  = CARRY((\processor|ir|register|Q [8] & (!\processor|pc|pc_reg|Q [13] & !\processor|eab|eabOut[12]~25 )) # (!\processor|ir|register|Q [8] & ((!\processor|eab|eabOut[12]~25 ) # (!\processor|pc|pc_reg|Q [13]))))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[12]~25 ),
	.combout(\processor|eab|eabOut[13]~26_combout ),
	.cout(\processor|eab|eabOut[13]~27 ));
// synopsys translate_off
defparam \processor|eab|eabOut[13]~26 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N28
cycloneive_lcell_comb \processor|eab|eabOut[14]~28 (
// Equation(s):
// \processor|eab|eabOut[14]~28_combout  = ((\processor|ir|register|Q [8] $ (\processor|pc|pc_reg|Q [14] $ (!\processor|eab|eabOut[13]~27 )))) # (GND)
// \processor|eab|eabOut[14]~29  = CARRY((\processor|ir|register|Q [8] & ((\processor|pc|pc_reg|Q [14]) # (!\processor|eab|eabOut[13]~27 ))) # (!\processor|ir|register|Q [8] & (\processor|pc|pc_reg|Q [14] & !\processor|eab|eabOut[13]~27 )))

	.dataa(\processor|ir|register|Q [8]),
	.datab(\processor|pc|pc_reg|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[13]~27 ),
	.combout(\processor|eab|eabOut[14]~28_combout ),
	.cout(\processor|eab|eabOut[14]~29 ));
// synopsys translate_off
defparam \processor|eab|eabOut[14]~28 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N0
cycloneive_lcell_comb \processor|tsb|Bus[14]~70 (
// Equation(s):
// \processor|tsb|Bus[14]~70_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|eab|eabOut[14]~28_combout ) # (!\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & (\processor|memory|MDR_reg|Q [14] & 
// (\processor|tsb|Bus[0]~15_combout )))

	.dataa(\processor|memory|MDR_reg|Q [14]),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|eab|eabOut[14]~28_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[14]~70 .lut_mask = 16'hEC2C;
defparam \processor|tsb|Bus[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N30
cycloneive_lcell_comb \processor|reg_file|mux0|out[14]~70 (
// Equation(s):
// \processor|reg_file|mux0|out[14]~70_combout  = (\processor|FSM|SR1 [1] & (((\processor|reg_file|r3|Q [14]) # (\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q [14] & ((!\processor|FSM|SR1 [2]))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r1|Q [14]),
	.datac(\processor|reg_file|r3|Q [14]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[14]~70 .lut_mask = 16'hAAE4;
defparam \processor|reg_file|mux0|out[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N12
cycloneive_lcell_comb \processor|reg_file|mux0|out[14]~71 (
// Equation(s):
// \processor|reg_file|mux0|out[14]~71_combout  = (\processor|reg_file|mux0|out[14]~70_combout  & ((\processor|reg_file|r7|Q [14]) # ((!\processor|FSM|SR1 [2])))) # (!\processor|reg_file|mux0|out[14]~70_combout  & (((\processor|reg_file|r5|Q [14] & 
// \processor|FSM|SR1 [2]))))

	.dataa(\processor|reg_file|mux0|out[14]~70_combout ),
	.datab(\processor|reg_file|r7|Q [14]),
	.datac(\processor|reg_file|r5|Q [14]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[14]~71 .lut_mask = 16'hD8AA;
defparam \processor|reg_file|mux0|out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N28
cycloneive_lcell_comb \processor|reg_file|mux0|out[14]~72 (
// Equation(s):
// \processor|reg_file|mux0|out[14]~72_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [14]) # ((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & (((!\processor|FSM|SR1 [1] & \processor|reg_file|r0|Q [14]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r4|Q [14]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|reg_file|r0|Q [14]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[14]~72 .lut_mask = 16'hADA8;
defparam \processor|reg_file|mux0|out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N10
cycloneive_lcell_comb \processor|reg_file|mux0|out[14]~73 (
// Equation(s):
// \processor|reg_file|mux0|out[14]~73_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[14]~72_combout  & (\processor|reg_file|r6|Q [14])) # (!\processor|reg_file|mux0|out[14]~72_combout  & ((\processor|reg_file|r2|Q [14]))))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[14]~72_combout ))))

	.dataa(\processor|reg_file|r6|Q [14]),
	.datab(\processor|reg_file|r2|Q [14]),
	.datac(\processor|FSM|SR1 [1]),
	.datad(\processor|reg_file|mux0|out[14]~72_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[14]~73 .lut_mask = 16'hAFC0;
defparam \processor|reg_file|mux0|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N0
cycloneive_lcell_comb \processor|reg_file|mux0|out[14]~74 (
// Equation(s):
// \processor|reg_file|mux0|out[14]~74_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[14]~71_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[14]~73_combout )))

	.dataa(\processor|reg_file|mux0|out[14]~71_combout ),
	.datab(gnd),
	.datac(\processor|FSM|SR1 [0]),
	.datad(\processor|reg_file|mux0|out[14]~73_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[14]~74 .lut_mask = 16'hAFA0;
defparam \processor|reg_file|mux0|out[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N28
cycloneive_lcell_comb \processor|tsb|Bus[14]~72 (
// Equation(s):
// \processor|tsb|Bus[14]~72_combout  = (\processor|reg_file|mux0|out[14]~74_combout  & (((!\processor|FSM|aluControl [0] & \processor|tsb|Bus[14]~71_combout )))) # (!\processor|reg_file|mux0|out[14]~74_combout  & (\processor|FSM|aluControl [1] & 
// (\processor|FSM|aluControl [0])))

	.dataa(\processor|reg_file|mux0|out[14]~74_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|tsb|Bus[14]~71_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[14]~72 .lut_mask = 16'h4A40;
defparam \processor|tsb|Bus[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N21
dffeas \processor|reg_file|r2|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N12
cycloneive_lcell_comb \processor|reg_file|r0|Q[13]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[13]~feeder_combout  = \processor|tsb|Bus[13]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[13]~69_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N13
dffeas \processor|reg_file|r0|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y41_N9
dffeas \processor|reg_file|r4|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N8
cycloneive_lcell_comb \processor|reg_file|mux0|out[13]~67 (
// Equation(s):
// \processor|reg_file|mux0|out[13]~67_combout  = (\processor|FSM|SR1 [1] & (((\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & ((\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [13]))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q 
// [13]))))

	.dataa(\processor|reg_file|r0|Q [13]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r4|Q [13]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[13]~67 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N11
dffeas \processor|reg_file|r6|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N10
cycloneive_lcell_comb \processor|reg_file|mux0|out[13]~68 (
// Equation(s):
// \processor|reg_file|mux0|out[13]~68_combout  = (\processor|reg_file|mux0|out[13]~67_combout  & (((\processor|reg_file|r6|Q [13]) # (!\processor|FSM|SR1 [1])))) # (!\processor|reg_file|mux0|out[13]~67_combout  & (\processor|reg_file|r2|Q [13] & 
// ((\processor|FSM|SR1 [1]))))

	.dataa(\processor|reg_file|r2|Q [13]),
	.datab(\processor|reg_file|mux0|out[13]~67_combout ),
	.datac(\processor|reg_file|r6|Q [13]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[13]~68 .lut_mask = 16'hE2CC;
defparam \processor|reg_file|mux0|out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N19
dffeas \processor|reg_file|r5|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N3
dffeas \processor|reg_file|r7|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N13
dffeas \processor|reg_file|r1|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N17
dffeas \processor|reg_file|r3|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N16
cycloneive_lcell_comb \processor|reg_file|mux0|out[13]~65 (
// Equation(s):
// \processor|reg_file|mux0|out[13]~65_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [13]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q 
// [13]))))

	.dataa(\processor|reg_file|r1|Q [13]),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r3|Q [13]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[13]~65 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N2
cycloneive_lcell_comb \processor|reg_file|mux0|out[13]~66 (
// Equation(s):
// \processor|reg_file|mux0|out[13]~66_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[13]~65_combout  & ((\processor|reg_file|r7|Q [13]))) # (!\processor|reg_file|mux0|out[13]~65_combout  & (\processor|reg_file|r5|Q [13])))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[13]~65_combout ))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r5|Q [13]),
	.datac(\processor|reg_file|r7|Q [13]),
	.datad(\processor|reg_file|mux0|out[13]~65_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[13]~66 .lut_mask = 16'hF588;
defparam \processor|reg_file|mux0|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N22
cycloneive_lcell_comb \processor|reg_file|mux0|out[13]~69 (
// Equation(s):
// \processor|reg_file|mux0|out[13]~69_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[13]~66_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[13]~68_combout ))

	.dataa(\processor|reg_file|mux0|out[13]~68_combout ),
	.datab(\processor|FSM|SR1 [0]),
	.datac(gnd),
	.datad(\processor|reg_file|mux0|out[13]~66_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[13]~69 .lut_mask = 16'hEE22;
defparam \processor|reg_file|mux0|out[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N6
cycloneive_lcell_comb \processor|alu|adder_in_b[13]~80 (
// Equation(s):
// \processor|alu|adder_in_b[13]~80_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [13]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [13]))))

	.dataa(\processor|reg_file|r0|Q [13]),
	.datab(\processor|reg_file|r4|Q [13]),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[13]~80 .lut_mask = 16'hFC0A;
defparam \processor|alu|adder_in_b[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N20
cycloneive_lcell_comb \processor|alu|adder_in_b[13]~81 (
// Equation(s):
// \processor|alu|adder_in_b[13]~81_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[13]~80_combout  & (\processor|reg_file|r6|Q [13])) # (!\processor|alu|adder_in_b[13]~80_combout  & ((\processor|reg_file|r2|Q [13]))))) # 
// (!\processor|FSM|SR2 [1] & (((\processor|alu|adder_in_b[13]~80_combout ))))

	.dataa(\processor|reg_file|r6|Q [13]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r2|Q [13]),
	.datad(\processor|alu|adder_in_b[13]~80_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[13]~81 .lut_mask = 16'hBBC0;
defparam \processor|alu|adder_in_b[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N12
cycloneive_lcell_comb \processor|alu|adder_in_b[13]~78 (
// Equation(s):
// \processor|alu|adder_in_b[13]~78_combout  = (\processor|FSM|SR2 [1] & ((\processor|reg_file|r3|Q [13]) # ((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & (((\processor|reg_file|r1|Q [13] & !\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r3|Q [13]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r1|Q [13]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[13]~78 .lut_mask = 16'hCCB8;
defparam \processor|alu|adder_in_b[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N18
cycloneive_lcell_comb \processor|alu|adder_in_b[13]~79 (
// Equation(s):
// \processor|alu|adder_in_b[13]~79_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[13]~78_combout  & (\processor|reg_file|r7|Q [13])) # (!\processor|alu|adder_in_b[13]~78_combout  & ((\processor|reg_file|r5|Q [13]))))) # 
// (!\processor|FSM|SR2 [2] & (((\processor|alu|adder_in_b[13]~78_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r7|Q [13]),
	.datac(\processor|reg_file|r5|Q [13]),
	.datad(\processor|alu|adder_in_b[13]~78_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[13]~79 .lut_mask = 16'hDDA0;
defparam \processor|alu|adder_in_b[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N16
cycloneive_lcell_comb \processor|alu|adder_in_b[13]~82 (
// Equation(s):
// \processor|alu|adder_in_b[13]~82_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[13]~79_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[13]~81_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|alu|adder_in_b[13]~81_combout ),
	.datac(\processor|ir|register|Q [5]),
	.datad(\processor|alu|adder_in_b[13]~79_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[13]~82 .lut_mask = 16'h0E04;
defparam \processor|alu|adder_in_b[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N26
cycloneive_lcell_comb \processor|alu|adder_in_b[13]~83 (
// Equation(s):
// \processor|alu|adder_in_b[13]~83_combout  = (\processor|alu|adder_in_b[13]~82_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [4]),
	.datab(\processor|ir|register|Q [5]),
	.datac(gnd),
	.datad(\processor|alu|adder_in_b[13]~82_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[13]~83 .lut_mask = 16'hFF88;
defparam \processor|alu|adder_in_b[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N9
dffeas \processor|reg_file|r2|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y41_N25
dffeas \processor|reg_file|r6|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N14
cycloneive_lcell_comb \processor|reg_file|r0|Q[12]~feeder (
// Equation(s):
// \processor|reg_file|r0|Q[12]~feeder_combout  = \processor|tsb|Bus[12]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[12]~66_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r0|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r0|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r0|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N15
dffeas \processor|reg_file|r0|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r0|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y41_N27
dffeas \processor|reg_file|r4|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N2
cycloneive_lcell_comb \processor|alu|adder_in_b[12]~74 (
// Equation(s):
// \processor|alu|adder_in_b[12]~74_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & ((\processor|reg_file|r4|Q [12]))) # (!\processor|FSM|SR2 [2] & (\processor|reg_file|r0|Q [12]))))

	.dataa(\processor|reg_file|r0|Q [12]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r4|Q [12]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[12]~74 .lut_mask = 16'hFC22;
defparam \processor|alu|adder_in_b[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[12]~75 (
// Equation(s):
// \processor|alu|adder_in_b[12]~75_combout  = (\processor|FSM|SR2 [1] & ((\processor|alu|adder_in_b[12]~74_combout  & ((\processor|reg_file|r6|Q [12]))) # (!\processor|alu|adder_in_b[12]~74_combout  & (\processor|reg_file|r2|Q [12])))) # 
// (!\processor|FSM|SR2 [1] & (((\processor|alu|adder_in_b[12]~74_combout ))))

	.dataa(\processor|reg_file|r2|Q [12]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r6|Q [12]),
	.datad(\processor|alu|adder_in_b[12]~74_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[12]~75 .lut_mask = 16'hF388;
defparam \processor|alu|adder_in_b[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N15
dffeas \processor|reg_file|r5|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N25
dffeas \processor|reg_file|r7|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N15
dffeas \processor|reg_file|r3|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N5
dffeas \processor|reg_file|r1|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N26
cycloneive_lcell_comb \processor|alu|adder_in_b[12]~72 (
// Equation(s):
// \processor|alu|adder_in_b[12]~72_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [12])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q [12])))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r3|Q [12]),
	.datac(\processor|reg_file|r1|Q [12]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[12]~72 .lut_mask = 16'hEE50;
defparam \processor|alu|adder_in_b[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N24
cycloneive_lcell_comb \processor|alu|adder_in_b[12]~73 (
// Equation(s):
// \processor|alu|adder_in_b[12]~73_combout  = (\processor|FSM|SR2 [2] & ((\processor|alu|adder_in_b[12]~72_combout  & ((\processor|reg_file|r7|Q [12]))) # (!\processor|alu|adder_in_b[12]~72_combout  & (\processor|reg_file|r5|Q [12])))) # 
// (!\processor|FSM|SR2 [2] & (((\processor|alu|adder_in_b[12]~72_combout ))))

	.dataa(\processor|FSM|SR2 [2]),
	.datab(\processor|reg_file|r5|Q [12]),
	.datac(\processor|reg_file|r7|Q [12]),
	.datad(\processor|alu|adder_in_b[12]~72_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[12]~73 .lut_mask = 16'hF588;
defparam \processor|alu|adder_in_b[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N28
cycloneive_lcell_comb \processor|alu|adder_in_b[12]~76 (
// Equation(s):
// \processor|alu|adder_in_b[12]~76_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|alu|adder_in_b[12]~73_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|alu|adder_in_b[12]~75_combout ))))

	.dataa(\processor|FSM|SR2 [0]),
	.datab(\processor|ir|register|Q [5]),
	.datac(\processor|alu|adder_in_b[12]~75_combout ),
	.datad(\processor|alu|adder_in_b[12]~73_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[12]~76 .lut_mask = 16'h3210;
defparam \processor|alu|adder_in_b[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N22
cycloneive_lcell_comb \processor|alu|adder_in_b[12]~77 (
// Equation(s):
// \processor|alu|adder_in_b[12]~77_combout  = (\processor|alu|adder_in_b[12]~76_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))

	.dataa(\processor|ir|register|Q [4]),
	.datab(\processor|ir|register|Q [5]),
	.datac(gnd),
	.datad(\processor|alu|adder_in_b[12]~76_combout ),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[12]~77 .lut_mask = 16'hFF88;
defparam \processor|alu|adder_in_b[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N26
cycloneive_lcell_comb \processor|reg_file|mux0|out[12]~62 (
// Equation(s):
// \processor|reg_file|mux0|out[12]~62_combout  = (\processor|FSM|SR1 [1] & (((\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & ((\processor|FSM|SR1 [2] & ((\processor|reg_file|r4|Q [12]))) # (!\processor|FSM|SR1 [2] & (\processor|reg_file|r0|Q 
// [12]))))

	.dataa(\processor|reg_file|r0|Q [12]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r4|Q [12]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[12]~62 .lut_mask = 16'hFC22;
defparam \processor|reg_file|mux0|out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N8
cycloneive_lcell_comb \processor|reg_file|mux0|out[12]~63 (
// Equation(s):
// \processor|reg_file|mux0|out[12]~63_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[12]~62_combout  & (\processor|reg_file|r6|Q [12])) # (!\processor|reg_file|mux0|out[12]~62_combout  & ((\processor|reg_file|r2|Q [12]))))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[12]~62_combout ))))

	.dataa(\processor|reg_file|r6|Q [12]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r2|Q [12]),
	.datad(\processor|reg_file|mux0|out[12]~62_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[12]~63 .lut_mask = 16'hBBC0;
defparam \processor|reg_file|mux0|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[12]~60 (
// Equation(s):
// \processor|reg_file|mux0|out[12]~60_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [12]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q 
// [12]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r1|Q [12]),
	.datac(\processor|reg_file|r3|Q [12]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[12]~60 .lut_mask = 16'hFA44;
defparam \processor|reg_file|mux0|out[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[12]~61 (
// Equation(s):
// \processor|reg_file|mux0|out[12]~61_combout  = (\processor|reg_file|mux0|out[12]~60_combout  & (((\processor|reg_file|r7|Q [12])) # (!\processor|FSM|SR1 [2]))) # (!\processor|reg_file|mux0|out[12]~60_combout  & (\processor|FSM|SR1 [2] & 
// (\processor|reg_file|r5|Q [12])))

	.dataa(\processor|reg_file|mux0|out[12]~60_combout ),
	.datab(\processor|FSM|SR1 [2]),
	.datac(\processor|reg_file|r5|Q [12]),
	.datad(\processor|reg_file|r7|Q [12]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[12]~61 .lut_mask = 16'hEA62;
defparam \processor|reg_file|mux0|out[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[12]~64 (
// Equation(s):
// \processor|reg_file|mux0|out[12]~64_combout  = (\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[12]~61_combout ))) # (!\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[12]~63_combout ))

	.dataa(gnd),
	.datab(\processor|FSM|SR1 [0]),
	.datac(\processor|reg_file|mux0|out[12]~63_combout ),
	.datad(\processor|reg_file|mux0|out[12]~61_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[12]~64 .lut_mask = 16'hFC30;
defparam \processor|reg_file|mux0|out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N24
cycloneive_lcell_comb \processor|alu|Add0~24 (
// Equation(s):
// \processor|alu|Add0~24_combout  = ((\processor|alu|adder_in_b[12]~77_combout  $ (\processor|reg_file|mux0|out[12]~64_combout  $ (!\processor|alu|Add0~23 )))) # (GND)
// \processor|alu|Add0~25  = CARRY((\processor|alu|adder_in_b[12]~77_combout  & ((\processor|reg_file|mux0|out[12]~64_combout ) # (!\processor|alu|Add0~23 ))) # (!\processor|alu|adder_in_b[12]~77_combout  & (\processor|reg_file|mux0|out[12]~64_combout  & 
// !\processor|alu|Add0~23 )))

	.dataa(\processor|alu|adder_in_b[12]~77_combout ),
	.datab(\processor|reg_file|mux0|out[12]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~23 ),
	.combout(\processor|alu|Add0~24_combout ),
	.cout(\processor|alu|Add0~25 ));
// synopsys translate_off
defparam \processor|alu|Add0~24 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N26
cycloneive_lcell_comb \processor|alu|Add0~26 (
// Equation(s):
// \processor|alu|Add0~26_combout  = (\processor|reg_file|mux0|out[13]~69_combout  & ((\processor|alu|adder_in_b[13]~83_combout  & (\processor|alu|Add0~25  & VCC)) # (!\processor|alu|adder_in_b[13]~83_combout  & (!\processor|alu|Add0~25 )))) # 
// (!\processor|reg_file|mux0|out[13]~69_combout  & ((\processor|alu|adder_in_b[13]~83_combout  & (!\processor|alu|Add0~25 )) # (!\processor|alu|adder_in_b[13]~83_combout  & ((\processor|alu|Add0~25 ) # (GND)))))
// \processor|alu|Add0~27  = CARRY((\processor|reg_file|mux0|out[13]~69_combout  & (!\processor|alu|adder_in_b[13]~83_combout  & !\processor|alu|Add0~25 )) # (!\processor|reg_file|mux0|out[13]~69_combout  & ((!\processor|alu|Add0~25 ) # 
// (!\processor|alu|adder_in_b[13]~83_combout ))))

	.dataa(\processor|reg_file|mux0|out[13]~69_combout ),
	.datab(\processor|alu|adder_in_b[13]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~25 ),
	.combout(\processor|alu|Add0~26_combout ),
	.cout(\processor|alu|Add0~27 ));
// synopsys translate_off
defparam \processor|alu|Add0~26 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N28
cycloneive_lcell_comb \processor|alu|Add0~28 (
// Equation(s):
// \processor|alu|Add0~28_combout  = ((\processor|reg_file|mux0|out[14]~74_combout  $ (\processor|alu|adder_in_b[14]~89_combout  $ (!\processor|alu|Add0~27 )))) # (GND)
// \processor|alu|Add0~29  = CARRY((\processor|reg_file|mux0|out[14]~74_combout  & ((\processor|alu|adder_in_b[14]~89_combout ) # (!\processor|alu|Add0~27 ))) # (!\processor|reg_file|mux0|out[14]~74_combout  & (\processor|alu|adder_in_b[14]~89_combout  & 
// !\processor|alu|Add0~27 )))

	.dataa(\processor|reg_file|mux0|out[14]~74_combout ),
	.datab(\processor|alu|adder_in_b[14]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~27 ),
	.combout(\processor|alu|Add0~28_combout ),
	.cout(\processor|alu|Add0~29 ));
// synopsys translate_off
defparam \processor|alu|Add0~28 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N24
cycloneive_lcell_comb \processor|tsb|Bus[14]~83 (
// Equation(s):
// \processor|tsb|Bus[14]~83_combout  = (\processor|tsb|Bus[14]~72_combout ) # ((\processor|FSM|aluControl [0] & (!\processor|FSM|aluControl [1] & \processor|alu|Add0~28_combout )))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|tsb|Bus[14]~72_combout ),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[14]~83 .lut_mask = 16'hCECC;
defparam \processor|tsb|Bus[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N2
cycloneive_lcell_comb \processor|tsb|Bus[14]~73 (
// Equation(s):
// \processor|tsb|Bus[14]~73_combout  = (\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[14]~70_combout )))) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[14]~70_combout  & (\processor|tsb|Bus[14]~71_combout )) # 
// (!\processor|tsb|Bus[14]~70_combout  & ((\processor|tsb|Bus[14]~83_combout )))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|tsb|Bus[14]~71_combout ),
	.datac(\processor|tsb|Bus[14]~70_combout ),
	.datad(\processor|tsb|Bus[14]~83_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[14]~73 .lut_mask = 16'hE5E0;
defparam \processor|tsb|Bus[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N3
dffeas \processor|memory|MAR_reg|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[14]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[14] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y41_N15
dffeas \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|memory|MAR_reg|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N24
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 .lut_mask = 16'hD9C8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N30
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 .lut_mask = 16'hF858;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y17_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [5]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N18
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 .lut_mask = 16'hBA98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N20
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 .lut_mask = 16'hF388;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N6
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[5]~5 (
// Equation(s):
// \processor|memory|MDR_reg|Q[5]~5_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[5]~5 .lut_mask = 16'hBB88;
defparam \processor|memory|MDR_reg|Q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N7
dffeas \processor|memory|MDR_reg|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[5]~5_combout ),
	.asdata(\processor|tsb|Bus[5]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[5] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N10
cycloneive_lcell_comb \processor|eab|eabOut[5]~10 (
// Equation(s):
// \processor|eab|eabOut[5]~10_combout  = (\processor|pc|pc_reg|Q [5] & ((\processor|ir|register|Q [5] & (\processor|eab|eabOut[4]~9  & VCC)) # (!\processor|ir|register|Q [5] & (!\processor|eab|eabOut[4]~9 )))) # (!\processor|pc|pc_reg|Q [5] & 
// ((\processor|ir|register|Q [5] & (!\processor|eab|eabOut[4]~9 )) # (!\processor|ir|register|Q [5] & ((\processor|eab|eabOut[4]~9 ) # (GND)))))
// \processor|eab|eabOut[5]~11  = CARRY((\processor|pc|pc_reg|Q [5] & (!\processor|ir|register|Q [5] & !\processor|eab|eabOut[4]~9 )) # (!\processor|pc|pc_reg|Q [5] & ((!\processor|eab|eabOut[4]~9 ) # (!\processor|ir|register|Q [5]))))

	.dataa(\processor|pc|pc_reg|Q [5]),
	.datab(\processor|ir|register|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[4]~9 ),
	.combout(\processor|eab|eabOut[5]~10_combout ),
	.cout(\processor|eab|eabOut[5]~11 ));
// synopsys translate_off
defparam \processor|eab|eabOut[5]~10 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N26
cycloneive_lcell_comb \processor|tsb|Bus[5]~37 (
// Equation(s):
// \processor|tsb|Bus[5]~37_combout  = ((\processor|alu|adder_in_b[5]~34_combout ) # ((\processor|ir|register|Q [4] & \processor|ir|register|Q [5]))) # (!\processor|FSM|aluControl [1])

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|alu|adder_in_b[5]~34_combout ),
	.datac(\processor|ir|register|Q [4]),
	.datad(\processor|ir|register|Q [5]),
	.cin(gnd),
	.combout(\processor|tsb|Bus[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[5]~37 .lut_mask = 16'hFDDD;
defparam \processor|tsb|Bus[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N0
cycloneive_lcell_comb \processor|tsb|Bus[5]~36 (
// Equation(s):
// \processor|tsb|Bus[5]~36_combout  = (\processor|FSM|aluControl [0] & ((\processor|FSM|aluControl [1] & (!\processor|reg_file|mux0|out[5]~29_combout )) # (!\processor|FSM|aluControl [1] & ((\processor|alu|Add0~10_combout )))))

	.dataa(\processor|reg_file|mux0|out[5]~29_combout ),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|alu|Add0~10_combout ),
	.datad(\processor|FSM|aluControl [1]),
	.cin(gnd),
	.combout(\processor|tsb|Bus[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[5]~36 .lut_mask = 16'h44C0;
defparam \processor|tsb|Bus[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N24
cycloneive_lcell_comb \processor|tsb|Bus[5]~38 (
// Equation(s):
// \processor|tsb|Bus[5]~38_combout  = (\processor|tsb|Bus[5]~36_combout ) # ((\processor|reg_file|mux0|out[5]~29_combout  & (!\processor|FSM|aluControl [0] & \processor|tsb|Bus[5]~37_combout )))

	.dataa(\processor|reg_file|mux0|out[5]~29_combout ),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|tsb|Bus[5]~37_combout ),
	.datad(\processor|tsb|Bus[5]~36_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[5]~38 .lut_mask = 16'hFF20;
defparam \processor|tsb|Bus[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N10
cycloneive_lcell_comb \processor|tsb|Bus[5]~39 (
// Equation(s):
// \processor|tsb|Bus[5]~39_combout  = (\processor|tsb|Bus[0]~15_combout  & (\processor|tsb|Bus[0]~14_combout )) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[0]~14_combout  & (\processor|pc|pc_reg|Q [5])) # (!\processor|tsb|Bus[0]~14_combout  
// & ((\processor|tsb|Bus[5]~38_combout )))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [5]),
	.datad(\processor|tsb|Bus[5]~38_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[5]~39 .lut_mask = 16'hD9C8;
defparam \processor|tsb|Bus[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N20
cycloneive_lcell_comb \processor|tsb|Bus[5]~40 (
// Equation(s):
// \processor|tsb|Bus[5]~40_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[5]~39_combout  & ((\processor|eab|eabOut[5]~10_combout ))) # (!\processor|tsb|Bus[5]~39_combout  & (\processor|memory|MDR_reg|Q [5])))) # 
// (!\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[5]~39_combout ))))

	.dataa(\processor|memory|MDR_reg|Q [5]),
	.datab(\processor|eab|eabOut[5]~10_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[5]~39_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[5]~40 .lut_mask = 16'hCFA0;
defparam \processor|tsb|Bus[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N10
cycloneive_lcell_comb \processor|ir|register|Q[5]~feeder (
// Equation(s):
// \processor|ir|register|Q[5]~feeder_combout  = \processor|tsb|Bus[5]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[5]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|ir|register|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \processor|ir|register|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N11
dffeas \processor|ir|register|Q[5] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[5] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N12
cycloneive_lcell_comb \processor|eab|eabOut[6]~12 (
// Equation(s):
// \processor|eab|eabOut[6]~12_combout  = ((\processor|pc|pc_reg|Q [6] $ (\processor|ir|register|Q [6] $ (!\processor|eab|eabOut[5]~11 )))) # (GND)
// \processor|eab|eabOut[6]~13  = CARRY((\processor|pc|pc_reg|Q [6] & ((\processor|ir|register|Q [6]) # (!\processor|eab|eabOut[5]~11 ))) # (!\processor|pc|pc_reg|Q [6] & (\processor|ir|register|Q [6] & !\processor|eab|eabOut[5]~11 )))

	.dataa(\processor|pc|pc_reg|Q [6]),
	.datab(\processor|ir|register|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[5]~11 ),
	.combout(\processor|eab|eabOut[6]~12_combout ),
	.cout(\processor|eab|eabOut[6]~13 ));
// synopsys translate_off
defparam \processor|eab|eabOut[6]~12 .lut_mask = 16'h698E;
defparam \processor|eab|eabOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X104_Y65_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N0
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 .lut_mask = 16'hBA98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 .lut_mask = 16'hF388;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [6]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N28
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 .lut_mask = 16'hF2C2;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N10
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 .lut_mask = 16'hF388;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N24
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[6]~6 (
// Equation(s):
// \processor|memory|MDR_reg|Q[6]~6_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[6]~6 .lut_mask = 16'hEE44;
defparam \processor|memory|MDR_reg|Q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N25
dffeas \processor|memory|MDR_reg|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[6]~6_combout ),
	.asdata(\processor|tsb|Bus[6]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[6] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N6
cycloneive_lcell_comb \processor|tsb|Bus[6]~85 (
// Equation(s):
// \processor|tsb|Bus[6]~85_combout  = (\processor|FSM|aluControl [0] & (\processor|FSM|aluControl [1] $ ((\processor|alu|Add0~12_combout )))) # (!\processor|FSM|aluControl [0] & (((\processor|alu|adder_in_b[6]~41_combout )) # (!\processor|FSM|aluControl 
// [1])))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|alu|Add0~12_combout ),
	.datad(\processor|alu|adder_in_b[6]~41_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[6]~85 .lut_mask = 16'h7D39;
defparam \processor|tsb|Bus[6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N28
cycloneive_lcell_comb \processor|tsb|Bus[6]~86 (
// Equation(s):
// \processor|tsb|Bus[6]~86_combout  = (\processor|reg_file|mux0|out[6]~34_combout  & (\processor|tsb|Bus[6]~85_combout  & ((\processor|alu|Add0~12_combout ) # (!\processor|FSM|aluControl [0])))) # (!\processor|reg_file|mux0|out[6]~34_combout  & 
// (\processor|FSM|aluControl [0] & ((\processor|alu|Add0~12_combout ) # (\processor|tsb|Bus[6]~85_combout ))))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|reg_file|mux0|out[6]~34_combout ),
	.datac(\processor|alu|Add0~12_combout ),
	.datad(\processor|tsb|Bus[6]~85_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[6]~86 .lut_mask = 16'hE620;
defparam \processor|tsb|Bus[6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N18
cycloneive_lcell_comb \processor|tsb|Bus[6]~41 (
// Equation(s):
// \processor|tsb|Bus[6]~41_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[0]~15_combout  & (\processor|memory|MDR_reg|Q [6])) # 
// (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[6]~86_combout )))))

	.dataa(\processor|memory|MDR_reg|Q [6]),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[6]~86_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[6]~41 .lut_mask = 16'hE3E0;
defparam \processor|tsb|Bus[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N12
cycloneive_lcell_comb \processor|tsb|Bus[6]~42 (
// Equation(s):
// \processor|tsb|Bus[6]~42_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[6]~41_combout  & (\processor|eab|eabOut[6]~12_combout )) # (!\processor|tsb|Bus[6]~41_combout  & ((\processor|pc|pc_reg|Q [6]))))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[6]~41_combout ))))

	.dataa(\processor|eab|eabOut[6]~12_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [6]),
	.datad(\processor|tsb|Bus[6]~41_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[6]~42 .lut_mask = 16'hBBC0;
defparam \processor|tsb|Bus[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N20
cycloneive_lcell_comb \processor|ir|register|Q[6]~feeder (
// Equation(s):
// \processor|ir|register|Q[6]~feeder_combout  = \processor|tsb|Bus[6]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[6]~42_combout ),
	.cin(gnd),
	.combout(\processor|ir|register|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|ir|register|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N21
dffeas \processor|ir|register|Q[6] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[6] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N14
cycloneive_lcell_comb \processor|eab|eabOut[7]~14 (
// Equation(s):
// \processor|eab|eabOut[7]~14_combout  = (\processor|pc|pc_reg|Q [7] & ((\processor|ir|register|Q [7] & (\processor|eab|eabOut[6]~13  & VCC)) # (!\processor|ir|register|Q [7] & (!\processor|eab|eabOut[6]~13 )))) # (!\processor|pc|pc_reg|Q [7] & 
// ((\processor|ir|register|Q [7] & (!\processor|eab|eabOut[6]~13 )) # (!\processor|ir|register|Q [7] & ((\processor|eab|eabOut[6]~13 ) # (GND)))))
// \processor|eab|eabOut[7]~15  = CARRY((\processor|pc|pc_reg|Q [7] & (!\processor|ir|register|Q [7] & !\processor|eab|eabOut[6]~13 )) # (!\processor|pc|pc_reg|Q [7] & ((!\processor|eab|eabOut[6]~13 ) # (!\processor|ir|register|Q [7]))))

	.dataa(\processor|pc|pc_reg|Q [7]),
	.datab(\processor|ir|register|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|eab|eabOut[6]~13 ),
	.combout(\processor|eab|eabOut[7]~14_combout ),
	.cout(\processor|eab|eabOut[7]~15 ));
// synopsys translate_off
defparam \processor|eab|eabOut[7]~14 .lut_mask = 16'h9617;
defparam \processor|eab|eabOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 .lut_mask = 16'hB9A8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N30
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 .lut_mask = 16'hBCB0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [7]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N20
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 .lut_mask = 16'hD9C8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 .lut_mask = 16'hF588;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N18
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[7]~7 (
// Equation(s):
// \processor|memory|MDR_reg|Q[7]~7_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[7]~7 .lut_mask = 16'hBB88;
defparam \processor|memory|MDR_reg|Q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N19
dffeas \processor|memory|MDR_reg|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[7]~7_combout ),
	.asdata(\processor|tsb|Bus[7]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[7] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N22
cycloneive_lcell_comb \processor|tsb|Bus[7]~43 (
// Equation(s):
// \processor|tsb|Bus[7]~43_combout  = (\processor|FSM|aluControl [0] & (\processor|FSM|aluControl [1] & ((!\processor|reg_file|mux0|out[7]~39_combout )))) # (!\processor|FSM|aluControl [0] & (\processor|reg_file|mux0|out[7]~39_combout  & 
// ((\processor|alu|adder_in_b[7]~47_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|alu|adder_in_b[7]~47_combout ),
	.datad(\processor|reg_file|mux0|out[7]~39_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[7]~43 .lut_mask = 16'h5188;
defparam \processor|tsb|Bus[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N6
cycloneive_lcell_comb \processor|tsb|Bus[7]~79 (
// Equation(s):
// \processor|tsb|Bus[7]~79_combout  = (\processor|tsb|Bus[7]~43_combout ) # ((!\processor|FSM|aluControl [1] & (\processor|FSM|aluControl [0] & \processor|alu|Add0~14_combout )))

	.dataa(\processor|tsb|Bus[7]~43_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[7]~79 .lut_mask = 16'hBAAA;
defparam \processor|tsb|Bus[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N4
cycloneive_lcell_comb \processor|tsb|Bus[7]~44 (
// Equation(s):
// \processor|tsb|Bus[7]~44_combout  = (\processor|tsb|Bus[0]~15_combout  & (\processor|tsb|Bus[0]~14_combout )) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[0]~14_combout  & (\processor|pc|pc_reg|Q [7])) # (!\processor|tsb|Bus[0]~14_combout  
// & ((\processor|tsb|Bus[7]~79_combout )))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|pc|pc_reg|Q [7]),
	.datad(\processor|tsb|Bus[7]~79_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[7]~44 .lut_mask = 16'hD9C8;
defparam \processor|tsb|Bus[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N14
cycloneive_lcell_comb \processor|tsb|Bus[7]~45 (
// Equation(s):
// \processor|tsb|Bus[7]~45_combout  = (\processor|tsb|Bus[7]~44_combout  & ((\processor|eab|eabOut[7]~14_combout ) # ((!\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[7]~44_combout  & (((\processor|memory|MDR_reg|Q [7] & 
// \processor|tsb|Bus[0]~15_combout ))))

	.dataa(\processor|eab|eabOut[7]~14_combout ),
	.datab(\processor|memory|MDR_reg|Q [7]),
	.datac(\processor|tsb|Bus[7]~44_combout ),
	.datad(\processor|tsb|Bus[0]~15_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[7]~45 .lut_mask = 16'hACF0;
defparam \processor|tsb|Bus[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N4
cycloneive_lcell_comb \processor|ir|register|Q[7]~feeder (
// Equation(s):
// \processor|ir|register|Q[7]~feeder_combout  = \processor|tsb|Bus[7]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[7]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|ir|register|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|ir|register|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \processor|ir|register|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N5
dffeas \processor|ir|register|Q[7] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|ir|register|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[7] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N2
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N8
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 .lut_mask = 16'hDDA0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y52_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N22
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 .lut_mask = 16'hBA98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [8]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N12
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 .lut_mask = 16'hBCB0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N28
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[8]~8 (
// Equation(s):
// \processor|memory|MDR_reg|Q[8]~8_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[8]~8 .lut_mask = 16'hDD88;
defparam \processor|memory|MDR_reg|Q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N29
dffeas \processor|memory|MDR_reg|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[8]~8_combout ),
	.asdata(\processor|tsb|Bus[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[8] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N14
cycloneive_lcell_comb \processor|tsb|Bus[8]~46 (
// Equation(s):
// \processor|tsb|Bus[8]~46_combout  = (\processor|FSM|aluControl [0] & (!\processor|reg_file|mux0|out[8]~44_combout  & (\processor|FSM|aluControl [1]))) # (!\processor|FSM|aluControl [0] & (\processor|reg_file|mux0|out[8]~44_combout  & 
// ((\processor|alu|adder_in_b[8]~53_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|reg_file|mux0|out[8]~44_combout ),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|alu|adder_in_b[8]~53_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[8]~46 .lut_mask = 16'h6424;
defparam \processor|tsb|Bus[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N20
cycloneive_lcell_comb \processor|tsb|Bus[8]~80 (
// Equation(s):
// \processor|tsb|Bus[8]~80_combout  = (\processor|tsb|Bus[8]~46_combout ) # ((!\processor|FSM|aluControl [1] & (\processor|FSM|aluControl [0] & \processor|alu|Add0~16_combout )))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|tsb|Bus[8]~46_combout ),
	.datad(\processor|alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[8]~80 .lut_mask = 16'hF4F0;
defparam \processor|tsb|Bus[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N12
cycloneive_lcell_comb \processor|tsb|Bus[8]~47 (
// Equation(s):
// \processor|tsb|Bus[8]~47_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|memory|MDR_reg|Q [8]) # ((\processor|tsb|Bus[0]~14_combout )))) # (!\processor|tsb|Bus[0]~15_combout  & (((!\processor|tsb|Bus[0]~14_combout  & 
// \processor|tsb|Bus[8]~80_combout ))))

	.dataa(\processor|tsb|Bus[0]~15_combout ),
	.datab(\processor|memory|MDR_reg|Q [8]),
	.datac(\processor|tsb|Bus[0]~14_combout ),
	.datad(\processor|tsb|Bus[8]~80_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[8]~47 .lut_mask = 16'hADA8;
defparam \processor|tsb|Bus[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N30
cycloneive_lcell_comb \processor|tsb|Bus[8]~48 (
// Equation(s):
// \processor|tsb|Bus[8]~48_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[8]~47_combout  & ((\processor|eab|eabOut[8]~16_combout ))) # (!\processor|tsb|Bus[8]~47_combout  & (\processor|pc|pc_reg|Q [8])))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[8]~47_combout ))))

	.dataa(\processor|pc|pc_reg|Q [8]),
	.datab(\processor|eab|eabOut[8]~16_combout ),
	.datac(\processor|tsb|Bus[0]~14_combout ),
	.datad(\processor|tsb|Bus[8]~47_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[8]~48 .lut_mask = 16'hCFA0;
defparam \processor|tsb|Bus[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N1
dffeas \processor|ir|register|Q[8] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[8] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N8
cycloneive_lcell_comb \processor|tsb|Bus[12]~65 (
// Equation(s):
// \processor|tsb|Bus[12]~65_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[0]~15_combout  & (\processor|eab|eabOut[12]~24_combout )) # (!\processor|tsb|Bus[0]~15_combout  & ((\processor|pc|pc_reg|Q [12]))))) # 
// (!\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[0]~15_combout ))))

	.dataa(\processor|eab|eabOut[12]~24_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|pc|pc_reg|Q [12]),
	.cin(gnd),
	.combout(\processor|tsb|Bus[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[12]~65 .lut_mask = 16'hBCB0;
defparam \processor|tsb|Bus[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 .lut_mask = 16'hADA8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N0
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 .lut_mask = 16'hF388;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 .lut_mask = 16'hB9A8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [12]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N6
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 .lut_mask = 16'hF858;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N10
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[12]~12 (
// Equation(s):
// \processor|memory|MDR_reg|Q[12]~12_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[12]~12 .lut_mask = 16'hDD88;
defparam \processor|memory|MDR_reg|Q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N11
dffeas \processor|memory|MDR_reg|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[12]~12_combout ),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[12] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N16
cycloneive_lcell_comb \processor|tsb|Bus[12]~64 (
// Equation(s):
// \processor|tsb|Bus[12]~64_combout  = (\processor|FSM|aluControl [0] & (((\processor|FSM|aluControl [1] & !\processor|reg_file|mux0|out[12]~64_combout )))) # (!\processor|FSM|aluControl [0] & (\processor|reg_file|mux0|out[12]~64_combout  & 
// ((\processor|alu|adder_in_b[12]~77_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|alu|adder_in_b[12]~77_combout ),
	.datac(\processor|FSM|aluControl [1]),
	.datad(\processor|reg_file|mux0|out[12]~64_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[12]~64 .lut_mask = 16'h45A0;
defparam \processor|tsb|Bus[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N18
cycloneive_lcell_comb \processor|tsb|Bus[12]~81 (
// Equation(s):
// \processor|tsb|Bus[12]~81_combout  = (\processor|tsb|Bus[12]~64_combout ) # ((!\processor|FSM|aluControl [1] & (\processor|FSM|aluControl [0] & \processor|alu|Add0~24_combout )))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|tsb|Bus[12]~64_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[12]~81 .lut_mask = 16'hDCCC;
defparam \processor|tsb|Bus[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N6
cycloneive_lcell_comb \processor|tsb|Bus[12]~66 (
// Equation(s):
// \processor|tsb|Bus[12]~66_combout  = (\processor|tsb|Bus[12]~65_combout  & ((\processor|tsb|Bus[0]~14_combout ) # ((\processor|memory|MDR_reg|Q [12])))) # (!\processor|tsb|Bus[12]~65_combout  & (!\processor|tsb|Bus[0]~14_combout  & 
// ((\processor|tsb|Bus[12]~81_combout ))))

	.dataa(\processor|tsb|Bus[12]~65_combout ),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|memory|MDR_reg|Q [12]),
	.datad(\processor|tsb|Bus[12]~81_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[12]~66 .lut_mask = 16'hB9A8;
defparam \processor|tsb|Bus[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N11
dffeas \processor|ir|register|Q[12] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[12]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[12] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N2
cycloneive_lcell_comb \processor|FSM|next_state~20 (
// Equation(s):
// \processor|FSM|next_state~20_combout  = (\processor|FSM|Selector2~0_combout  & (((\processor|FSM|current_state [4] & !\processor|FSM|current_state [3])) # (!\processor|FSM|current_state [5])))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|Selector2~0_combout ),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~20 .lut_mask = 16'h30B0;
defparam \processor|FSM|next_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N10
cycloneive_lcell_comb \processor|FSM|next_state~21 (
// Equation(s):
// \processor|FSM|next_state~21_combout  = (\processor|FSM|Equal0~0_combout ) # ((\processor|FSM|next_state~20_combout ) # ((\processor|FSM|next_state[1]~6_combout  & \processor|ir|register|Q [12])))

	.dataa(\processor|FSM|next_state[1]~6_combout ),
	.datab(\processor|FSM|Equal0~0_combout ),
	.datac(\processor|ir|register|Q [12]),
	.datad(\processor|FSM|next_state~20_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~21 .lut_mask = 16'hFFEC;
defparam \processor|FSM|next_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N4
cycloneive_lcell_comb \processor|FSM|next_state~23 (
// Equation(s):
// \processor|FSM|next_state~23_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|current_state [2] & (\processor|FSM|current_state [0] & !\processor|FSM|current_state [1])))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~23 .lut_mask = 16'h0080;
defparam \processor|FSM|next_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N28
cycloneive_lcell_comb \processor|FSM|next_state~22 (
// Equation(s):
// \processor|FSM|next_state~22_combout  = (\processor|FSM|current_state [3] & ((\processor|FSM|Equal1~1_combout ) # ((\processor|FSM|current_state [0] & !\processor|FSM|current_state [2]))))

	.dataa(\processor|FSM|Equal1~1_combout ),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [2]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~22 .lut_mask = 16'hAE00;
defparam \processor|FSM|next_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N18
cycloneive_lcell_comb \processor|FSM|next_state~24 (
// Equation(s):
// \processor|FSM|next_state~24_combout  = (\processor|FSM|next_state~21_combout ) # ((\processor|FSM|current_state [5] & ((\processor|FSM|next_state~23_combout ) # (\processor|FSM|next_state~22_combout ))))

	.dataa(\processor|FSM|next_state~21_combout ),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|next_state~23_combout ),
	.datad(\processor|FSM|next_state~22_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~24 .lut_mask = 16'hEEEA;
defparam \processor|FSM|next_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N28
cycloneive_lcell_comb \processor|FSM|next_state[1]~13 (
// Equation(s):
// \processor|FSM|next_state[1]~13_combout  = (\processor|FSM|current_state [0] & ((\processor|FSM|current_state [4] & (!\processor|FSM|current_state [2])) # (!\processor|FSM|current_state [4] & ((\processor|FSM|current_state [1])))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~13 .lut_mask = 16'h7020;
defparam \processor|FSM|next_state[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N12
cycloneive_lcell_comb \processor|FSM|next_state[1]~14 (
// Equation(s):
// \processor|FSM|next_state[1]~14_combout  = (\processor|FSM|current_state [3] & (\processor|FSM|current_state [4] $ (((!\processor|FSM|current_state [2] & !\processor|FSM|current_state [1]))))) # (!\processor|FSM|current_state [3] & 
// (((!\processor|FSM|current_state [4] & !\processor|FSM|current_state [1])) # (!\processor|FSM|current_state [2])))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [4]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~14 .lut_mask = 16'hC957;
defparam \processor|FSM|next_state[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N26
cycloneive_lcell_comb \processor|FSM|next_state[1]~15 (
// Equation(s):
// \processor|FSM|next_state[1]~15_combout  = (\processor|FSM|current_state [5] & ((\processor|FSM|next_state[1]~13_combout ) # ((!\processor|FSM|current_state [0] & \processor|FSM|next_state[1]~14_combout ))))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|next_state[1]~13_combout ),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|next_state[1]~14_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~15 .lut_mask = 16'h8A88;
defparam \processor|FSM|next_state[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N8
cycloneive_lcell_comb \processor|FSM|next_state[1]~12 (
// Equation(s):
// \processor|FSM|next_state[1]~12_combout  = (!\processor|FSM|current_state [5] & (((!\processor|FSM|next_state[1]~11_combout ) # (!\processor|FSM|current_state [2])) # (!\processor|FSM|current_state [3])))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [2]),
	.datad(\processor|FSM|next_state[1]~11_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~12 .lut_mask = 16'h1555;
defparam \processor|FSM|next_state[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N12
cycloneive_lcell_comb \processor|FSM|next_state[1]~36 (
// Equation(s):
// \processor|FSM|next_state[1]~36_combout  = (\processor|FSM|next_state[1]~15_combout  & (!\processor|FSM|current_state [3] & ((\processor|FSM|Equal1~0_combout )))) # (!\processor|FSM|next_state[1]~15_combout  & (((!\processor|FSM|current_state [3] & 
// \processor|FSM|Equal1~0_combout )) # (!\processor|FSM|next_state[1]~12_combout )))

	.dataa(\processor|FSM|next_state[1]~15_combout ),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|next_state[1]~12_combout ),
	.datad(\processor|FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[1]~36 .lut_mask = 16'h3705;
defparam \processor|FSM|next_state[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N19
dffeas \processor|FSM|next_state[0] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|next_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|next_state[1]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|next_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|next_state[0] .is_wysiwyg = "true";
defparam \processor|FSM|next_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N24
cycloneive_lcell_comb \processor|FSM|current_state[0]~2 (
// Equation(s):
// \processor|FSM|current_state[0]~2_combout  = !\processor|FSM|next_state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|next_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|current_state[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|current_state[0]~2 .lut_mask = 16'h00FF;
defparam \processor|FSM|current_state[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N25
dffeas \processor|FSM|current_state[0] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|FSM|current_state[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|current_state[0] .is_wysiwyg = "true";
defparam \processor|FSM|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y40_N11
dffeas \processor|ir|register|Q[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[14]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[14] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N10
cycloneive_lcell_comb \processor|FSM|next_state~25 (
// Equation(s):
// \processor|FSM|next_state~25_combout  = (!\processor|FSM|current_state [5] & (\processor|FSM|current_state [1] & (\processor|ir|register|Q [14] & \processor|FSM|current_state [0])))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|current_state [1]),
	.datac(\processor|ir|register|Q [14]),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~25 .lut_mask = 16'h4000;
defparam \processor|FSM|next_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N20
cycloneive_lcell_comb \processor|FSM|next_state~26 (
// Equation(s):
// \processor|FSM|next_state~26_combout  = (\processor|FSM|next_state~25_combout ) # ((\processor|FSM|Equal1~1_combout  & (!\processor|FSM|current_state [0] & \processor|FSM|memWE~0_combout )))

	.dataa(\processor|FSM|Equal1~1_combout ),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|memWE~0_combout ),
	.datad(\processor|FSM|next_state~25_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~26 .lut_mask = 16'hFF20;
defparam \processor|FSM|next_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N21
dffeas \processor|FSM|next_state[2] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|next_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|next_state[1]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|next_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|next_state[2] .is_wysiwyg = "true";
defparam \processor|FSM|next_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N10
cycloneive_lcell_comb \processor|FSM|current_state[2]~3 (
// Equation(s):
// \processor|FSM|current_state[2]~3_combout  = !\processor|FSM|next_state [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|next_state [2]),
	.cin(gnd),
	.combout(\processor|FSM|current_state[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|current_state[2]~3 .lut_mask = 16'h00FF;
defparam \processor|FSM|current_state[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N11
dffeas \processor|FSM|current_state[2] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|FSM|current_state[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|current_state[2] .is_wysiwyg = "true";
defparam \processor|FSM|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N14
cycloneive_lcell_comb \processor|FSM|next_state~8 (
// Equation(s):
// \processor|FSM|next_state~8_combout  = (\processor|FSM|current_state [4] & \processor|FSM|current_state [3])

	.dataa(gnd),
	.datab(\processor|FSM|current_state [4]),
	.datac(gnd),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~8 .lut_mask = 16'hCC00;
defparam \processor|FSM|next_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N2
cycloneive_lcell_comb \processor|FSM|next_state~27 (
// Equation(s):
// \processor|FSM|next_state~27_combout  = (!\processor|FSM|current_state [1] & \processor|FSM|current_state [2])

	.dataa(\processor|FSM|current_state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|current_state [2]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~27 .lut_mask = 16'h5500;
defparam \processor|FSM|next_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N6
cycloneive_lcell_comb \processor|FSM|next_state~33 (
// Equation(s):
// \processor|FSM|next_state~33_combout  = (\processor|FSM|current_state [5] & (((!\processor|FSM|next_state~27_combout ) # (!\processor|FSM|next_state~8_combout )) # (!\processor|FSM|current_state [0])))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|next_state~8_combout ),
	.datad(\processor|FSM|next_state~27_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~33 .lut_mask = 16'h2AAA;
defparam \processor|FSM|next_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N24
cycloneive_lcell_comb \processor|FSM|next_state~34 (
// Equation(s):
// \processor|FSM|next_state~34_combout  = (\processor|FSM|next_state~33_combout ) # ((!\processor|FSM|current_state [3] & (\processor|FSM|current_state [2] & \processor|FSM|Equal1~0_combout )))

	.dataa(\processor|FSM|current_state [3]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|next_state~33_combout ),
	.datad(\processor|FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~34 .lut_mask = 16'hF4F0;
defparam \processor|FSM|next_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N22
cycloneive_lcell_comb \processor|FSM|next_state[5]~30 (
// Equation(s):
// \processor|FSM|next_state[5]~30_combout  = (\processor|FSM|current_state [4] & (!\processor|FSM|current_state [2] & ((\processor|FSM|current_state [1]) # (\processor|FSM|current_state [0])))) # (!\processor|FSM|current_state [4] & 
// (((\processor|FSM|current_state [1] & \processor|FSM|current_state [0]))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [0]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[5]~30 .lut_mask = 16'h7220;
defparam \processor|FSM|next_state[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N4
cycloneive_lcell_comb \processor|FSM|next_state[5]~31 (
// Equation(s):
// \processor|FSM|next_state[5]~31_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|current_state [2] $ (((!\processor|FSM|current_state [3]))))) # (!\processor|FSM|current_state [4] & ((\processor|FSM|current_state [2] & 
// (!\processor|FSM|current_state [1] & !\processor|FSM|current_state [3])) # (!\processor|FSM|current_state [2] & ((!\processor|FSM|current_state [3]) # (!\processor|FSM|current_state [1])))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[5]~31 .lut_mask = 16'h8937;
defparam \processor|FSM|next_state[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N30
cycloneive_lcell_comb \processor|FSM|next_state[5]~32 (
// Equation(s):
// \processor|FSM|next_state[5]~32_combout  = (\processor|FSM|current_state [5] & ((\processor|FSM|next_state[5]~30_combout ) # ((!\processor|FSM|current_state [0] & \processor|FSM|next_state[5]~31_combout ))))

	.dataa(\processor|FSM|next_state[5]~30_combout ),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|next_state[5]~31_combout ),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|next_state[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[5]~32 .lut_mask = 16'hBA00;
defparam \processor|FSM|next_state[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N2
cycloneive_lcell_comb \processor|FSM|next_state[5]~37 (
// Equation(s):
// \processor|FSM|next_state[5]~37_combout  = (\processor|FSM|next_state[5]~32_combout  & (!\processor|FSM|current_state [3] & ((\processor|FSM|Equal1~0_combout )))) # (!\processor|FSM|next_state[5]~32_combout  & (((!\processor|FSM|current_state [3] & 
// \processor|FSM|Equal1~0_combout )) # (!\processor|FSM|next_state[1]~12_combout )))

	.dataa(\processor|FSM|next_state[5]~32_combout ),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|next_state[1]~12_combout ),
	.datad(\processor|FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state[5]~37 .lut_mask = 16'h3705;
defparam \processor|FSM|next_state[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N25
dffeas \processor|FSM|next_state[4] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|next_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|next_state[5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|next_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|next_state[4] .is_wysiwyg = "true";
defparam \processor|FSM|next_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N16
cycloneive_lcell_comb \processor|FSM|current_state[4]~feeder (
// Equation(s):
// \processor|FSM|current_state[4]~feeder_combout  = \processor|FSM|next_state [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|next_state [4]),
	.cin(gnd),
	.combout(\processor|FSM|current_state[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|current_state[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|FSM|current_state[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y40_N17
dffeas \processor|FSM|current_state[4] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|FSM|current_state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|current_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|current_state[4] .is_wysiwyg = "true";
defparam \processor|FSM|current_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N16
cycloneive_lcell_comb \processor|FSM|Selector14~2 (
// Equation(s):
// \processor|FSM|Selector14~2_combout  = (\processor|FSM|current_state [4] & (\processor|FSM|current_state [1] $ (((\processor|FSM|current_state [0] & \processor|FSM|current_state [5]))))) # (!\processor|FSM|current_state [4] & (\processor|FSM|current_state 
// [5] & ((\processor|FSM|current_state [1]) # (!\processor|FSM|current_state [0]))))

	.dataa(\processor|FSM|current_state [4]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector14~2 .lut_mask = 16'h7A90;
defparam \processor|FSM|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N10
cycloneive_lcell_comb \processor|FSM|Selector14~3 (
// Equation(s):
// \processor|FSM|Selector14~3_combout  = (\processor|FSM|current_state [1] & (\processor|FSM|ldMAR~q  & \processor|FSM|Selector14~2_combout )) # (!\processor|FSM|current_state [1] & ((\processor|FSM|ldMAR~q ) # (\processor|FSM|Selector14~2_combout )))

	.dataa(gnd),
	.datab(\processor|FSM|current_state [1]),
	.datac(\processor|FSM|ldMAR~q ),
	.datad(\processor|FSM|Selector14~2_combout ),
	.cin(gnd),
	.combout(\processor|FSM|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector14~3 .lut_mask = 16'hF330;
defparam \processor|FSM|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N11
dffeas \processor|FSM|ldMAR (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\processor|FSM|current_state [2]),
	.sload(gnd),
	.ena(\processor|FSM|Selector14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|ldMAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|ldMAR .is_wysiwyg = "true";
defparam \processor|FSM|ldMAR .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N21
dffeas \processor|memory|MAR_reg|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[15]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[15] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y41_N13
dffeas \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|memory|MAR_reg|Q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 .lut_mask = 16'hD9C8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N20
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 .lut_mask = 16'hBBC0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N26
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 .lut_mask = 16'hB9A8;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [15]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N18
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 .lut_mask = 16'hDAD0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N16
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[15]~15 (
// Equation(s):
// \processor|memory|MDR_reg|Q[15]~15_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[15]~15 .lut_mask = 16'hDD88;
defparam \processor|memory|MDR_reg|Q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N17
dffeas \processor|memory|MDR_reg|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[15]~15_combout ),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[15] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y41_N29
dffeas \processor|reg_file|r2|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N8
cycloneive_lcell_comb \processor|reg_file|r4|Q[15]~feeder (
// Equation(s):
// \processor|reg_file|r4|Q[15]~feeder_combout  = \processor|tsb|Bus[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r4|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r4|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r4|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y42_N9
dffeas \processor|reg_file|r4|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r4|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r4|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y42_N17
dffeas \processor|reg_file|r0|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r0|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N16
cycloneive_lcell_comb \processor|reg_file|mux1|out[15]~2 (
// Equation(s):
// \processor|reg_file|mux1|out[15]~2_combout  = (\processor|FSM|SR2 [1] & (((\processor|FSM|SR2 [2])))) # (!\processor|FSM|SR2 [1] & ((\processor|FSM|SR2 [2] & (\processor|reg_file|r4|Q [15])) # (!\processor|FSM|SR2 [2] & ((\processor|reg_file|r0|Q 
// [15])))))

	.dataa(\processor|reg_file|r4|Q [15]),
	.datab(\processor|FSM|SR2 [1]),
	.datac(\processor|reg_file|r0|Q [15]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux1|out[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux1|out[15]~2 .lut_mask = 16'hEE30;
defparam \processor|reg_file|mux1|out[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N22
cycloneive_lcell_comb \processor|reg_file|r6|Q[15]~feeder (
// Equation(s):
// \processor|reg_file|r6|Q[15]~feeder_combout  = \processor|tsb|Bus[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|tsb|Bus[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_file|r6|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r6|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \processor|reg_file|r6|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y42_N23
dffeas \processor|reg_file|r6|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r6|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r6|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N24
cycloneive_lcell_comb \processor|reg_file|mux1|out[15]~3 (
// Equation(s):
// \processor|reg_file|mux1|out[15]~3_combout  = (\processor|reg_file|mux1|out[15]~2_combout  & (((\processor|reg_file|r6|Q [15]) # (!\processor|FSM|SR2 [1])))) # (!\processor|reg_file|mux1|out[15]~2_combout  & (\processor|reg_file|r2|Q [15] & 
// (\processor|FSM|SR2 [1])))

	.dataa(\processor|reg_file|r2|Q [15]),
	.datab(\processor|reg_file|mux1|out[15]~2_combout ),
	.datac(\processor|FSM|SR2 [1]),
	.datad(\processor|reg_file|r6|Q [15]),
	.cin(gnd),
	.combout(\processor|reg_file|mux1|out[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux1|out[15]~3 .lut_mask = 16'hEC2C;
defparam \processor|reg_file|mux1|out[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N15
dffeas \processor|reg_file|r5|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r5|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N31
dffeas \processor|reg_file|r3|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r3|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N23
dffeas \processor|reg_file|r1|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r1|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N28
cycloneive_lcell_comb \processor|reg_file|mux1|out[15]~0 (
// Equation(s):
// \processor|reg_file|mux1|out[15]~0_combout  = (\processor|FSM|SR2 [2] & (((\processor|FSM|SR2 [1])))) # (!\processor|FSM|SR2 [2] & ((\processor|FSM|SR2 [1] & (\processor|reg_file|r3|Q [15])) # (!\processor|FSM|SR2 [1] & ((\processor|reg_file|r1|Q 
// [15])))))

	.dataa(\processor|reg_file|r3|Q [15]),
	.datab(\processor|reg_file|r1|Q [15]),
	.datac(\processor|FSM|SR2 [2]),
	.datad(\processor|FSM|SR2 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux1|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux1|out[15]~0 .lut_mask = 16'hFA0C;
defparam \processor|reg_file|mux1|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N11
dffeas \processor|reg_file|r7|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r7|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_file|r7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N10
cycloneive_lcell_comb \processor|reg_file|mux1|out[15]~1 (
// Equation(s):
// \processor|reg_file|mux1|out[15]~1_combout  = (\processor|reg_file|mux1|out[15]~0_combout  & (((\processor|reg_file|r7|Q [15]) # (!\processor|FSM|SR2 [2])))) # (!\processor|reg_file|mux1|out[15]~0_combout  & (\processor|reg_file|r5|Q [15] & 
// ((\processor|FSM|SR2 [2]))))

	.dataa(\processor|reg_file|r5|Q [15]),
	.datab(\processor|reg_file|mux1|out[15]~0_combout ),
	.datac(\processor|reg_file|r7|Q [15]),
	.datad(\processor|FSM|SR2 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux1|out[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux1|out[15]~1 .lut_mask = 16'hE2CC;
defparam \processor|reg_file|mux1|out[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N14
cycloneive_lcell_comb \processor|alu|adder_in_b[15]~90 (
// Equation(s):
// \processor|alu|adder_in_b[15]~90_combout  = (!\processor|ir|register|Q [5] & ((\processor|FSM|SR2 [0] & ((\processor|reg_file|mux1|out[15]~1_combout ))) # (!\processor|FSM|SR2 [0] & (\processor|reg_file|mux1|out[15]~3_combout ))))

	.dataa(\processor|ir|register|Q [5]),
	.datab(\processor|reg_file|mux1|out[15]~3_combout ),
	.datac(\processor|reg_file|mux1|out[15]~1_combout ),
	.datad(\processor|FSM|SR2 [0]),
	.cin(gnd),
	.combout(\processor|alu|adder_in_b[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|adder_in_b[15]~90 .lut_mask = 16'h5044;
defparam \processor|alu|adder_in_b[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N20
cycloneive_lcell_comb \processor|tsb|Bus[15]~75 (
// Equation(s):
// \processor|tsb|Bus[15]~75_combout  = (\processor|tsb|Bus[0]~15_combout  & (\processor|memory|MDR_reg|Q [15])) # (!\processor|tsb|Bus[0]~15_combout  & (((\processor|alu|adder_in_b[15]~90_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|memory|MDR_reg|Q [15]),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|alu|adder_in_b[15]~90_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[15]~75 .lut_mask = 16'hAFA3;
defparam \processor|tsb|Bus[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N28
cycloneive_lcell_comb \processor|pc|PC_inc[15]~43 (
// Equation(s):
// \processor|pc|PC_inc[15]~43_combout  = \processor|pc|PC_inc[14]~42  $ (!\processor|pc|PC_inc [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|pc|PC_inc [15]),
	.cin(\processor|pc|PC_inc[14]~42 ),
	.combout(\processor|pc|PC_inc[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processor|pc|PC_inc[15]~43 .lut_mask = 16'hF00F;
defparam \processor|pc|PC_inc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N29
dffeas \processor|pc|PC_inc[15] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|pc|PC_inc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|PC_inc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|PC_inc[15] .is_wysiwyg = "true";
defparam \processor|pc|PC_inc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N31
dffeas \processor|pc|pc_reg|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|pc|PC_inc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|pc|pc_reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|pc|pc_reg|Q[15] .is_wysiwyg = "true";
defparam \processor|pc|pc_reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N30
cycloneive_lcell_comb \processor|eab|eabOut[15]~30 (
// Equation(s):
// \processor|eab|eabOut[15]~30_combout  = \processor|pc|pc_reg|Q [15] $ (\processor|eab|eabOut[14]~29  $ (\processor|ir|register|Q [8]))

	.dataa(\processor|pc|pc_reg|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|ir|register|Q [8]),
	.cin(\processor|eab|eabOut[14]~29 ),
	.combout(\processor|eab|eabOut[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|eab|eabOut[15]~30 .lut_mask = 16'hA55A;
defparam \processor|eab|eabOut[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N22
cycloneive_lcell_comb \processor|tsb|Bus[15]~74 (
// Equation(s):
// \processor|tsb|Bus[15]~74_combout  = (\processor|tsb|Bus[0]~15_combout  & (((\processor|eab|eabOut[15]~30_combout ) # (!\processor|tsb|Bus[0]~14_combout )))) # (!\processor|tsb|Bus[0]~15_combout  & (\processor|pc|pc_reg|Q [15] & 
// ((\processor|tsb|Bus[0]~14_combout ))))

	.dataa(\processor|pc|pc_reg|Q [15]),
	.datab(\processor|eab|eabOut[15]~30_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[0]~14_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[15]~74 .lut_mask = 16'hCAF0;
defparam \processor|tsb|Bus[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N30
cycloneive_lcell_comb \processor|reg_file|mux0|out[15]~75 (
// Equation(s):
// \processor|reg_file|mux0|out[15]~75_combout  = (\processor|FSM|SR1 [2] & (((\processor|FSM|SR1 [1])))) # (!\processor|FSM|SR1 [2] & ((\processor|FSM|SR1 [1] & ((\processor|reg_file|r3|Q [15]))) # (!\processor|FSM|SR1 [1] & (\processor|reg_file|r1|Q 
// [15]))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r1|Q [15]),
	.datac(\processor|reg_file|r3|Q [15]),
	.datad(\processor|FSM|SR1 [1]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[15]~75 .lut_mask = 16'hFA44;
defparam \processor|reg_file|mux0|out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N14
cycloneive_lcell_comb \processor|reg_file|mux0|out[15]~76 (
// Equation(s):
// \processor|reg_file|mux0|out[15]~76_combout  = (\processor|FSM|SR1 [2] & ((\processor|reg_file|mux0|out[15]~75_combout  & (\processor|reg_file|r7|Q [15])) # (!\processor|reg_file|mux0|out[15]~75_combout  & ((\processor|reg_file|r5|Q [15]))))) # 
// (!\processor|FSM|SR1 [2] & (((\processor|reg_file|mux0|out[15]~75_combout ))))

	.dataa(\processor|FSM|SR1 [2]),
	.datab(\processor|reg_file|r7|Q [15]),
	.datac(\processor|reg_file|r5|Q [15]),
	.datad(\processor|reg_file|mux0|out[15]~75_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[15]~76 .lut_mask = 16'hDDA0;
defparam \processor|reg_file|mux0|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N24
cycloneive_lcell_comb \processor|reg_file|mux0|out[15]~77 (
// Equation(s):
// \processor|reg_file|mux0|out[15]~77_combout  = (\processor|FSM|SR1 [1] & (((\processor|FSM|SR1 [2])))) # (!\processor|FSM|SR1 [1] & ((\processor|FSM|SR1 [2] & (\processor|reg_file|r4|Q [15])) # (!\processor|FSM|SR1 [2] & ((\processor|reg_file|r0|Q 
// [15])))))

	.dataa(\processor|FSM|SR1 [1]),
	.datab(\processor|reg_file|r4|Q [15]),
	.datac(\processor|reg_file|r0|Q [15]),
	.datad(\processor|FSM|SR1 [2]),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[15]~77 .lut_mask = 16'hEE50;
defparam \processor|reg_file|mux0|out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N28
cycloneive_lcell_comb \processor|reg_file|mux0|out[15]~78 (
// Equation(s):
// \processor|reg_file|mux0|out[15]~78_combout  = (\processor|FSM|SR1 [1] & ((\processor|reg_file|mux0|out[15]~77_combout  & (\processor|reg_file|r6|Q [15])) # (!\processor|reg_file|mux0|out[15]~77_combout  & ((\processor|reg_file|r2|Q [15]))))) # 
// (!\processor|FSM|SR1 [1] & (((\processor|reg_file|mux0|out[15]~77_combout ))))

	.dataa(\processor|reg_file|r6|Q [15]),
	.datab(\processor|FSM|SR1 [1]),
	.datac(\processor|reg_file|r2|Q [15]),
	.datad(\processor|reg_file|mux0|out[15]~77_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[15]~78 .lut_mask = 16'hBBC0;
defparam \processor|reg_file|mux0|out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N26
cycloneive_lcell_comb \processor|reg_file|mux0|out[15]~79 (
// Equation(s):
// \processor|reg_file|mux0|out[15]~79_combout  = (\processor|FSM|SR1 [0] & (\processor|reg_file|mux0|out[15]~76_combout )) # (!\processor|FSM|SR1 [0] & ((\processor|reg_file|mux0|out[15]~78_combout )))

	.dataa(\processor|FSM|SR1 [0]),
	.datab(gnd),
	.datac(\processor|reg_file|mux0|out[15]~76_combout ),
	.datad(\processor|reg_file|mux0|out[15]~78_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|mux0|out[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|mux0|out[15]~79 .lut_mask = 16'hF5A0;
defparam \processor|reg_file|mux0|out[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N26
cycloneive_lcell_comb \processor|tsb|Bus[15]~76 (
// Equation(s):
// \processor|tsb|Bus[15]~76_combout  = (\processor|reg_file|mux0|out[15]~79_combout  & (((!\processor|FSM|aluControl [0] & \processor|tsb|Bus[15]~75_combout )))) # (!\processor|reg_file|mux0|out[15]~79_combout  & (\processor|FSM|aluControl [1] & 
// (\processor|FSM|aluControl [0])))

	.dataa(\processor|reg_file|mux0|out[15]~79_combout ),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|tsb|Bus[15]~75_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[15]~76 .lut_mask = 16'h4A40;
defparam \processor|tsb|Bus[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N30
cycloneive_lcell_comb \processor|alu|Add0~30 (
// Equation(s):
// \processor|alu|Add0~30_combout  = \processor|alu|adder_in_b[15]~90_combout  $ (\processor|alu|Add0~29  $ (\processor|reg_file|mux0|out[15]~79_combout ))

	.dataa(gnd),
	.datab(\processor|alu|adder_in_b[15]~90_combout ),
	.datac(gnd),
	.datad(\processor|reg_file|mux0|out[15]~79_combout ),
	.cin(\processor|alu|Add0~29 ),
	.combout(\processor|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~30 .lut_mask = 16'hC33C;
defparam \processor|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N10
cycloneive_lcell_comb \processor|tsb|Bus[15]~84 (
// Equation(s):
// \processor|tsb|Bus[15]~84_combout  = (\processor|tsb|Bus[15]~76_combout ) # ((\processor|FSM|aluControl [0] & (!\processor|FSM|aluControl [1] & \processor|alu|Add0~30_combout )))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|tsb|Bus[15]~76_combout ),
	.datad(\processor|alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[15]~84 .lut_mask = 16'hF2F0;
defparam \processor|tsb|Bus[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N20
cycloneive_lcell_comb \processor|tsb|Bus[15]~77 (
// Equation(s):
// \processor|tsb|Bus[15]~77_combout  = (\processor|tsb|Bus[0]~14_combout  & (((\processor|tsb|Bus[15]~74_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & ((\processor|tsb|Bus[15]~74_combout  & (\processor|tsb|Bus[15]~75_combout )) # 
// (!\processor|tsb|Bus[15]~74_combout  & ((\processor|tsb|Bus[15]~84_combout )))))

	.dataa(\processor|tsb|Bus[0]~14_combout ),
	.datab(\processor|tsb|Bus[15]~75_combout ),
	.datac(\processor|tsb|Bus[15]~74_combout ),
	.datad(\processor|tsb|Bus[15]~84_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[15]~77 .lut_mask = 16'hE5E0;
defparam \processor|tsb|Bus[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N17
dffeas \processor|ir|register|Q[15] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[15] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N26
cycloneive_lcell_comb \processor|FSM|next_state~7 (
// Equation(s):
// \processor|FSM|next_state~7_combout  = (\processor|FSM|current_state [3]) # (!\processor|FSM|Equal1~0_combout )

	.dataa(gnd),
	.datab(\processor|FSM|Equal1~0_combout ),
	.datac(gnd),
	.datad(\processor|FSM|current_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~7 .lut_mask = 16'hFF33;
defparam \processor|FSM|next_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N26
cycloneive_lcell_comb \processor|FSM|next_state~16 (
// Equation(s):
// \processor|FSM|next_state~16_combout  = (\processor|FSM|current_state [0] & ((\processor|FSM|current_state [2] & ((\processor|FSM|Equal1~1_combout ) # (!\processor|FSM|current_state [3]))) # (!\processor|FSM|current_state [2] & 
// (\processor|FSM|current_state [3]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|current_state [3]),
	.datad(\processor|FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~16 .lut_mask = 16'hC848;
defparam \processor|FSM|next_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N4
cycloneive_lcell_comb \processor|FSM|next_state~17 (
// Equation(s):
// \processor|FSM|next_state~17_combout  = (\processor|FSM|next_state~16_combout ) # ((!\processor|FSM|current_state [3] & (\processor|FSM|Selector2~0_combout  & \processor|FSM|current_state [4])))

	.dataa(\processor|FSM|next_state~16_combout ),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|Selector2~0_combout ),
	.datad(\processor|FSM|current_state [4]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~17 .lut_mask = 16'hBAAA;
defparam \processor|FSM|next_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N4
cycloneive_lcell_comb \processor|FSM|next_state~18 (
// Equation(s):
// \processor|FSM|next_state~18_combout  = (!\processor|FSM|next_state[1]~6_combout  & (\processor|FSM|current_state [5] & (\processor|FSM|next_state~7_combout  & \processor|FSM|next_state~17_combout )))

	.dataa(\processor|FSM|next_state[1]~6_combout ),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|next_state~7_combout ),
	.datad(\processor|FSM|next_state~17_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~18 .lut_mask = 16'h4000;
defparam \processor|FSM|next_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N24
cycloneive_lcell_comb \processor|FSM|next_state~19 (
// Equation(s):
// \processor|FSM|next_state~19_combout  = (\processor|FSM|Equal0~0_combout ) # ((\processor|FSM|next_state~18_combout ) # ((\processor|ir|register|Q [15] & \processor|FSM|next_state[1]~6_combout )))

	.dataa(\processor|ir|register|Q [15]),
	.datab(\processor|FSM|Equal0~0_combout ),
	.datac(\processor|FSM|next_state[1]~6_combout ),
	.datad(\processor|FSM|next_state~18_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~19 .lut_mask = 16'hFFEC;
defparam \processor|FSM|next_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N25
dffeas \processor|FSM|next_state[3] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|next_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|next_state[1]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|next_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|next_state[3] .is_wysiwyg = "true";
defparam \processor|FSM|next_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N22
cycloneive_lcell_comb \processor|FSM|current_state[3]~1 (
// Equation(s):
// \processor|FSM|current_state[3]~1_combout  = !\processor|FSM|next_state [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|next_state [3]),
	.cin(gnd),
	.combout(\processor|FSM|current_state[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|current_state[3]~1 .lut_mask = 16'h00FF;
defparam \processor|FSM|current_state[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N23
dffeas \processor|FSM|current_state[3] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|FSM|current_state[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|current_state[3] .is_wysiwyg = "true";
defparam \processor|FSM|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N4
cycloneive_lcell_comb \processor|FSM|next_state~28 (
// Equation(s):
// \processor|FSM|next_state~28_combout  = (\processor|FSM|current_state [5] & (\processor|FSM|current_state [0] & (\processor|FSM|next_state~8_combout  & \processor|FSM|next_state~27_combout ))) # (!\processor|FSM|current_state [5] & 
// (!\processor|FSM|current_state [0]))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|current_state [0]),
	.datac(\processor|FSM|next_state~8_combout ),
	.datad(\processor|FSM|next_state~27_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~28 .lut_mask = 16'h9111;
defparam \processor|FSM|next_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N6
cycloneive_lcell_comb \processor|FSM|next_state~29 (
// Equation(s):
// \processor|FSM|next_state~29_combout  = (\processor|FSM|current_state [3] & (((\processor|FSM|next_state~28_combout )))) # (!\processor|FSM|current_state [3] & ((\processor|FSM|Equal1~0_combout  & (!\processor|FSM|current_state [2])) # 
// (!\processor|FSM|Equal1~0_combout  & ((\processor|FSM|next_state~28_combout )))))

	.dataa(\processor|FSM|current_state [3]),
	.datab(\processor|FSM|current_state [2]),
	.datac(\processor|FSM|next_state~28_combout ),
	.datad(\processor|FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~29 .lut_mask = 16'hB1F0;
defparam \processor|FSM|next_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N7
dffeas \processor|FSM|next_state[5] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|next_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|next_state[5]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|next_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|next_state[5] .is_wysiwyg = "true";
defparam \processor|FSM|next_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N20
cycloneive_lcell_comb \processor|FSM|current_state[5]~4 (
// Equation(s):
// \processor|FSM|current_state[5]~4_combout  = !\processor|FSM|next_state [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|next_state [5]),
	.cin(gnd),
	.combout(\processor|FSM|current_state[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|current_state[5]~4 .lut_mask = 16'h00FF;
defparam \processor|FSM|current_state[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N21
dffeas \processor|FSM|current_state[5] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|FSM|current_state[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|current_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|current_state[5] .is_wysiwyg = "true";
defparam \processor|FSM|current_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N26
cycloneive_lcell_comb \processor|FSM|next_state~35 (
// Equation(s):
// \processor|FSM|next_state~35_combout  = (\processor|FSM|current_state [5] & ((\processor|FSM|current_state [2] & ((\processor|FSM|current_state [1]))) # (!\processor|FSM|current_state [2] & (!\processor|FSM|current_state [3])))) # 
// (!\processor|FSM|current_state [5] & (((\processor|FSM|current_state [1]))))

	.dataa(\processor|FSM|current_state [5]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [1]),
	.datad(\processor|FSM|current_state [2]),
	.cin(gnd),
	.combout(\processor|FSM|next_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~35 .lut_mask = 16'hF072;
defparam \processor|FSM|next_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N14
cycloneive_lcell_comb \processor|FSM|next_state~9 (
// Equation(s):
// \processor|FSM|next_state~9_combout  = (\processor|FSM|current_state [5] & ((\processor|FSM|current_state [0] & (\processor|FSM|next_state~35_combout )) # (!\processor|FSM|current_state [0] & ((!\processor|FSM|next_state~8_combout ))))) # 
// (!\processor|FSM|current_state [5] & (\processor|FSM|next_state~35_combout ))

	.dataa(\processor|FSM|next_state~35_combout ),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|next_state~8_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~9 .lut_mask = 16'hA2AE;
defparam \processor|FSM|next_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N1
dffeas \processor|ir|register|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|ir|register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|ir|register|Q[13] .is_wysiwyg = "true";
defparam \processor|ir|register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N14
cycloneive_lcell_comb \processor|FSM|next_state~10 (
// Equation(s):
// \processor|FSM|next_state~10_combout  = (\processor|FSM|next_state[1]~6_combout  & (((\processor|ir|register|Q [13])))) # (!\processor|FSM|next_state[1]~6_combout  & ((\processor|FSM|next_state~9_combout ) # ((!\processor|FSM|next_state~7_combout ))))

	.dataa(\processor|FSM|next_state~9_combout ),
	.datab(\processor|ir|register|Q [13]),
	.datac(\processor|FSM|next_state[1]~6_combout ),
	.datad(\processor|FSM|next_state~7_combout ),
	.cin(gnd),
	.combout(\processor|FSM|next_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|next_state~10 .lut_mask = 16'hCACF;
defparam \processor|FSM|next_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N15
dffeas \processor|FSM|next_state[1] (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|next_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|next_state[1]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|next_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|next_state[1] .is_wysiwyg = "true";
defparam \processor|FSM|next_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N12
cycloneive_lcell_comb \processor|FSM|current_state[1]~0 (
// Equation(s):
// \processor|FSM|current_state[1]~0_combout  = !\processor|FSM|next_state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|next_state [1]),
	.cin(gnd),
	.combout(\processor|FSM|current_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|current_state[1]~0 .lut_mask = 16'h00FF;
defparam \processor|FSM|current_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N13
dffeas \processor|FSM|current_state[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|FSM|current_state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|current_state[1] .is_wysiwyg = "true";
defparam \processor|FSM|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N24
cycloneive_lcell_comb \processor|FSM|Selector0~0 (
// Equation(s):
// \processor|FSM|Selector0~0_combout  = (!\processor|FSM|current_state [1] & (\processor|FSM|current_state [5] & (!\processor|FSM|current_state [4] & \processor|FSM|current_state [2])))

	.dataa(\processor|FSM|current_state [1]),
	.datab(\processor|FSM|current_state [5]),
	.datac(\processor|FSM|current_state [4]),
	.datad(\processor|FSM|current_state [2]),
	.cin(gnd),
	.combout(\processor|FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|Selector0~0 .lut_mask = 16'h0400;
defparam \processor|FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N28
cycloneive_lcell_comb \processor|FSM|enaMARM~feeder (
// Equation(s):
// \processor|FSM|enaMARM~feeder_combout  = \processor|FSM|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|FSM|Selector0~0_combout ),
	.cin(gnd),
	.combout(\processor|FSM|enaMARM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|FSM|enaMARM~feeder .lut_mask = 16'hFF00;
defparam \processor|FSM|enaMARM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N29
dffeas \processor|FSM|enaMARM (
	.clk(!\KEY[0]~input_o ),
	.d(\processor|FSM|enaMARM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|current_state [3]),
	.ena(\processor|FSM|enaMARM~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|FSM|enaMARM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|FSM|enaMARM .is_wysiwyg = "true";
defparam \processor|FSM|enaMARM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N22
cycloneive_lcell_comb \processor|tsb|Bus[0]~14 (
// Equation(s):
// \processor|tsb|Bus[0]~14_combout  = (\processor|FSM|enaMARM~q ) # (\processor|FSM|enaPC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|enaMARM~q ),
	.datad(\processor|FSM|enaPC~q ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[0]~14 .lut_mask = 16'hFFF0;
defparam \processor|tsb|Bus[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y62_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 .lut_mask = 16'hBA98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N14
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 .lut_mask = 16'hBBC0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N4
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [13]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N10
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 .lut_mask = 16'hF858;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y42_N24
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[13]~13 (
// Equation(s):
// \processor|memory|MDR_reg|Q[13]~13_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[13]~13 .lut_mask = 16'hEE44;
defparam \processor|memory|MDR_reg|Q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y42_N25
dffeas \processor|memory|MDR_reg|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[13]~13_combout ),
	.asdata(\processor|tsb|Bus[13]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[13] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N30
cycloneive_lcell_comb \processor|tsb|Bus[13]~68 (
// Equation(s):
// \processor|tsb|Bus[13]~68_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|eab|eabOut[13]~26_combout ) # ((!\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & (((\processor|memory|MDR_reg|Q [13] & 
// \processor|tsb|Bus[0]~15_combout ))))

	.dataa(\processor|tsb|Bus[0]~14_combout ),
	.datab(\processor|eab|eabOut[13]~26_combout ),
	.datac(\processor|memory|MDR_reg|Q [13]),
	.datad(\processor|tsb|Bus[0]~15_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[13]~68 .lut_mask = 16'hD8AA;
defparam \processor|tsb|Bus[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N8
cycloneive_lcell_comb \processor|tsb|Bus[13]~67 (
// Equation(s):
// \processor|tsb|Bus[13]~67_combout  = (\processor|FSM|aluControl [0] & (((!\processor|reg_file|mux0|out[13]~69_combout  & \processor|FSM|aluControl [1])))) # (!\processor|FSM|aluControl [0] & (\processor|reg_file|mux0|out[13]~69_combout  & 
// ((\processor|alu|adder_in_b[13]~83_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|alu|adder_in_b[13]~83_combout ),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|reg_file|mux0|out[13]~69_combout ),
	.datad(\processor|FSM|aluControl [1]),
	.cin(gnd),
	.combout(\processor|tsb|Bus[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[13]~67 .lut_mask = 16'h2C30;
defparam \processor|tsb|Bus[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N18
cycloneive_lcell_comb \processor|tsb|Bus[13]~82 (
// Equation(s):
// \processor|tsb|Bus[13]~82_combout  = (\processor|tsb|Bus[13]~67_combout ) # ((!\processor|FSM|aluControl [1] & (\processor|FSM|aluControl [0] & \processor|alu|Add0~26_combout )))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|FSM|aluControl [0]),
	.datac(\processor|tsb|Bus[13]~67_combout ),
	.datad(\processor|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[13]~82 .lut_mask = 16'hF4F0;
defparam \processor|tsb|Bus[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N0
cycloneive_lcell_comb \processor|tsb|Bus[13]~69 (
// Equation(s):
// \processor|tsb|Bus[13]~69_combout  = (\processor|tsb|Bus[13]~68_combout  & ((\processor|tsb|Bus[0]~15_combout ) # ((\processor|pc|pc_reg|Q [13])))) # (!\processor|tsb|Bus[13]~68_combout  & (!\processor|tsb|Bus[0]~15_combout  & 
// ((\processor|tsb|Bus[13]~82_combout ))))

	.dataa(\processor|tsb|Bus[13]~68_combout ),
	.datab(\processor|tsb|Bus[0]~15_combout ),
	.datac(\processor|pc|pc_reg|Q [13]),
	.datad(\processor|tsb|Bus[13]~82_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[13]~69 .lut_mask = 16'hB9A8;
defparam \processor|tsb|Bus[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N1
dffeas \processor|memory|MAR_reg|Q[13] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|tsb|Bus[13]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MAR_reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MAR_reg|Q[13] .is_wysiwyg = "true";
defparam \processor|memory|MAR_reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y41_N29
dffeas \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\processor|memory|MAR_reg|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\processor|FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N8
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N22
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 .lut_mask = 16'hEC64;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processor|memory|MDR_reg|Q [1]}),
	.portaaddr({\processor|memory|MAR_reg|Q [12],\processor|memory|MAR_reg|Q [11],\processor|memory|MAR_reg|Q [10],\processor|memory|MAR_reg|Q [9],\processor|memory|MAR_reg|Q [8],\processor|memory|MAR_reg|Q [7],\processor|memory|MAR_reg|Q [6],\processor|memory|MAR_reg|Q [5],\processor|memory|MAR_reg|Q [4],
\processor|memory|MAR_reg|Q [3],\processor|memory|MAR_reg|Q [2],\processor|memory|MAR_reg|Q [1],\processor|memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../LC3_instruction_mem_init.mif";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "LC3:processor|Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N8
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 .lut_mask = 16'hDC98;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N0
cycloneive_lcell_comb \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 (
// Equation(s):
// \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ))))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cin(gnd),
	.combout(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 .lut_mask = 16'hF388;
defparam \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N16
cycloneive_lcell_comb \processor|memory|MDR_reg|Q[1]~1 (
// Equation(s):
// \processor|memory|MDR_reg|Q[1]~1_combout  = (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ))) # 
// (!\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ))

	.dataa(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.datab(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cin(gnd),
	.combout(\processor|memory|MDR_reg|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[1]~1 .lut_mask = 16'hEE22;
defparam \processor|memory|MDR_reg|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N17
dffeas \processor|memory|MDR_reg|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|memory|MDR_reg|Q[1]~1_combout ),
	.asdata(\processor|tsb|Bus[1]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor|FSM|selMDR [0]),
	.ena(\processor|FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|memory|MDR_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|memory|MDR_reg|Q[1] .is_wysiwyg = "true";
defparam \processor|memory|MDR_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N6
cycloneive_lcell_comb \processor|tsb|Bus[1]~18 (
// Equation(s):
// \processor|tsb|Bus[1]~18_combout  = (\processor|FSM|aluControl [0] & (\processor|FSM|aluControl [1] & ((!\processor|reg_file|mux0|out[1]~9_combout )))) # (!\processor|FSM|aluControl [0] & (\processor|reg_file|mux0|out[1]~9_combout  & 
// ((\processor|alu|adder_in_b[1]~11_combout ) # (!\processor|FSM|aluControl [1]))))

	.dataa(\processor|FSM|aluControl [1]),
	.datab(\processor|alu|adder_in_b[1]~11_combout ),
	.datac(\processor|FSM|aluControl [0]),
	.datad(\processor|reg_file|mux0|out[1]~9_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[1]~18 .lut_mask = 16'h0DA0;
defparam \processor|tsb|Bus[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N2
cycloneive_lcell_comb \processor|tsb|Bus[1]~78 (
// Equation(s):
// \processor|tsb|Bus[1]~78_combout  = (\processor|tsb|Bus[1]~18_combout ) # ((\processor|FSM|aluControl [0] & (!\processor|FSM|aluControl [1] & \processor|alu|Add0~2_combout )))

	.dataa(\processor|FSM|aluControl [0]),
	.datab(\processor|FSM|aluControl [1]),
	.datac(\processor|alu|Add0~2_combout ),
	.datad(\processor|tsb|Bus[1]~18_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[1]~78 .lut_mask = 16'hFF20;
defparam \processor|tsb|Bus[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N20
cycloneive_lcell_comb \processor|tsb|Bus[1]~19 (
// Equation(s):
// \processor|tsb|Bus[1]~19_combout  = (\processor|tsb|Bus[0]~14_combout  & ((\processor|pc|pc_reg|Q [1]) # ((\processor|tsb|Bus[0]~15_combout )))) # (!\processor|tsb|Bus[0]~14_combout  & (((!\processor|tsb|Bus[0]~15_combout  & 
// \processor|tsb|Bus[1]~78_combout ))))

	.dataa(\processor|pc|pc_reg|Q [1]),
	.datab(\processor|tsb|Bus[0]~14_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[1]~78_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[1]~19 .lut_mask = 16'hCBC8;
defparam \processor|tsb|Bus[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N22
cycloneive_lcell_comb \processor|tsb|Bus[1]~20 (
// Equation(s):
// \processor|tsb|Bus[1]~20_combout  = (\processor|tsb|Bus[0]~15_combout  & ((\processor|tsb|Bus[1]~19_combout  & ((\processor|eab|eabOut[1]~2_combout ))) # (!\processor|tsb|Bus[1]~19_combout  & (\processor|memory|MDR_reg|Q [1])))) # 
// (!\processor|tsb|Bus[0]~15_combout  & (((\processor|tsb|Bus[1]~19_combout ))))

	.dataa(\processor|memory|MDR_reg|Q [1]),
	.datab(\processor|eab|eabOut[1]~2_combout ),
	.datac(\processor|tsb|Bus[0]~15_combout ),
	.datad(\processor|tsb|Bus[1]~19_combout ),
	.cin(gnd),
	.combout(\processor|tsb|Bus[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|tsb|Bus[1]~20 .lut_mask = 16'hCFA0;
defparam \processor|tsb|Bus[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N30
cycloneive_lcell_comb \processor|reg_file|r2|Q[1]~feeder (
// Equation(s):
// \processor|reg_file|r2|Q[1]~feeder_combout  = \processor|tsb|Bus[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|tsb|Bus[1]~20_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|r2|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|r2|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_file|r2|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N31
dffeas \processor|reg_file|r2|Q[1] (
	.clk(\KEY[0]~input_o ),
	.d(\processor|reg_file|r2|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|r2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|r2|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_file|r2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N10
cycloneive_lcell_comb \processor|reg_file|Mux14~2 (
// Equation(s):
// \processor|reg_file|Mux14~2_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\processor|reg_file|r1|Q [1]))) # (!\SW[0]~input_o  & (\processor|reg_file|r0|Q [1]))))

	.dataa(\SW[1]~input_o ),
	.datab(\processor|reg_file|r0|Q [1]),
	.datac(\SW[0]~input_o ),
	.datad(\processor|reg_file|r1|Q [1]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux14~2 .lut_mask = 16'hF4A4;
defparam \processor|reg_file|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N4
cycloneive_lcell_comb \processor|reg_file|Mux14~3 (
// Equation(s):
// \processor|reg_file|Mux14~3_combout  = (\SW[1]~input_o  & ((\processor|reg_file|Mux14~2_combout  & ((\processor|reg_file|r3|Q [1]))) # (!\processor|reg_file|Mux14~2_combout  & (\processor|reg_file|r2|Q [1])))) # (!\SW[1]~input_o  & 
// (((\processor|reg_file|Mux14~2_combout ))))

	.dataa(\processor|reg_file|r2|Q [1]),
	.datab(\SW[1]~input_o ),
	.datac(\processor|reg_file|r3|Q [1]),
	.datad(\processor|reg_file|Mux14~2_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux14~3 .lut_mask = 16'hF388;
defparam \processor|reg_file|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N16
cycloneive_lcell_comb \processor|reg_file|Mux14~0 (
// Equation(s):
// \processor|reg_file|Mux14~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\processor|reg_file|r6|Q [1]))) # (!\SW[1]~input_o  & (\processor|reg_file|r4|Q [1]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\processor|reg_file|r4|Q [1]),
	.datad(\processor|reg_file|r6|Q [1]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux14~0 .lut_mask = 16'hDC98;
defparam \processor|reg_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N2
cycloneive_lcell_comb \processor|reg_file|Mux14~1 (
// Equation(s):
// \processor|reg_file|Mux14~1_combout  = (\SW[0]~input_o  & ((\processor|reg_file|Mux14~0_combout  & ((\processor|reg_file|r7|Q [1]))) # (!\processor|reg_file|Mux14~0_combout  & (\processor|reg_file|r5|Q [1])))) # (!\SW[0]~input_o  & 
// (((\processor|reg_file|Mux14~0_combout ))))

	.dataa(\processor|reg_file|r5|Q [1]),
	.datab(\SW[0]~input_o ),
	.datac(\processor|reg_file|r7|Q [1]),
	.datad(\processor|reg_file|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux14~1 .lut_mask = 16'hF388;
defparam \processor|reg_file|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N0
cycloneive_lcell_comb \processor|reg_file|Mux14~4 (
// Equation(s):
// \processor|reg_file|Mux14~4_combout  = (\SW[2]~input_o  & ((\processor|reg_file|Mux14~1_combout ))) # (!\SW[2]~input_o  & (\processor|reg_file|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\processor|reg_file|Mux14~3_combout ),
	.datad(\processor|reg_file|Mux14~1_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux14~4 .lut_mask = 16'hFC30;
defparam \processor|reg_file|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N1
dffeas \processor|reg_file|Out_r[1] (
	.clk(!\KEY[1]~input_o ),
	.d(\processor|reg_file|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|Out_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|Out_r[1] .is_wysiwyg = "true";
defparam \processor|reg_file|Out_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N16
cycloneive_lcell_comb \processor|reg_file|Mux13~2 (
// Equation(s):
// \processor|reg_file|Mux13~2_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\processor|reg_file|r1|Q [2]))) # (!\SW[0]~input_o  & (\processor|reg_file|r0|Q [2]))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\processor|reg_file|r0|Q [2]),
	.datad(\processor|reg_file|r1|Q [2]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux13~2 .lut_mask = 16'hDC98;
defparam \processor|reg_file|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N30
cycloneive_lcell_comb \processor|reg_file|Mux13~3 (
// Equation(s):
// \processor|reg_file|Mux13~3_combout  = (\SW[1]~input_o  & ((\processor|reg_file|Mux13~2_combout  & ((\processor|reg_file|r3|Q [2]))) # (!\processor|reg_file|Mux13~2_combout  & (\processor|reg_file|r2|Q [2])))) # (!\SW[1]~input_o  & 
// (((\processor|reg_file|Mux13~2_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\processor|reg_file|r2|Q [2]),
	.datac(\processor|reg_file|r3|Q [2]),
	.datad(\processor|reg_file|Mux13~2_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux13~3 .lut_mask = 16'hF588;
defparam \processor|reg_file|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N0
cycloneive_lcell_comb \processor|reg_file|Mux13~0 (
// Equation(s):
// \processor|reg_file|Mux13~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\processor|reg_file|r6|Q [2]))) # (!\SW[1]~input_o  & (\processor|reg_file|r4|Q [2]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\processor|reg_file|r4|Q [2]),
	.datad(\processor|reg_file|r6|Q [2]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux13~0 .lut_mask = 16'hDC98;
defparam \processor|reg_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N20
cycloneive_lcell_comb \processor|reg_file|Mux13~1 (
// Equation(s):
// \processor|reg_file|Mux13~1_combout  = (\SW[0]~input_o  & ((\processor|reg_file|Mux13~0_combout  & (\processor|reg_file|r7|Q [2])) # (!\processor|reg_file|Mux13~0_combout  & ((\processor|reg_file|r5|Q [2]))))) # (!\SW[0]~input_o  & 
// (((\processor|reg_file|Mux13~0_combout ))))

	.dataa(\processor|reg_file|r7|Q [2]),
	.datab(\SW[0]~input_o ),
	.datac(\processor|reg_file|r5|Q [2]),
	.datad(\processor|reg_file|Mux13~0_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux13~1 .lut_mask = 16'hBBC0;
defparam \processor|reg_file|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N24
cycloneive_lcell_comb \processor|reg_file|Mux13~4 (
// Equation(s):
// \processor|reg_file|Mux13~4_combout  = (\SW[2]~input_o  & ((\processor|reg_file|Mux13~1_combout ))) # (!\SW[2]~input_o  & (\processor|reg_file|Mux13~3_combout ))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\processor|reg_file|Mux13~3_combout ),
	.datad(\processor|reg_file|Mux13~1_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux13~4 .lut_mask = 16'hFC30;
defparam \processor|reg_file|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N25
dffeas \processor|reg_file|Out_r[2] (
	.clk(!\KEY[1]~input_o ),
	.d(\processor|reg_file|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|Out_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|Out_r[2] .is_wysiwyg = "true";
defparam \processor|reg_file|Out_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N8
cycloneive_lcell_comb \processor|reg_file|Mux15~2 (
// Equation(s):
// \processor|reg_file|Mux15~2_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\processor|reg_file|r1|Q [0])) # (!\SW[0]~input_o  & ((\processor|reg_file|r0|Q [0])))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\processor|reg_file|r1|Q [0]),
	.datad(\processor|reg_file|r0|Q [0]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux15~2 .lut_mask = 16'hD9C8;
defparam \processor|reg_file|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N26
cycloneive_lcell_comb \processor|reg_file|Mux15~3 (
// Equation(s):
// \processor|reg_file|Mux15~3_combout  = (\SW[1]~input_o  & ((\processor|reg_file|Mux15~2_combout  & ((\processor|reg_file|r3|Q [0]))) # (!\processor|reg_file|Mux15~2_combout  & (\processor|reg_file|r2|Q [0])))) # (!\SW[1]~input_o  & 
// (((\processor|reg_file|Mux15~2_combout ))))

	.dataa(\processor|reg_file|r2|Q [0]),
	.datab(\SW[1]~input_o ),
	.datac(\processor|reg_file|Mux15~2_combout ),
	.datad(\processor|reg_file|r3|Q [0]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux15~3 .lut_mask = 16'hF838;
defparam \processor|reg_file|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N12
cycloneive_lcell_comb \processor|reg_file|Mux15~0 (
// Equation(s):
// \processor|reg_file|Mux15~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\processor|reg_file|r6|Q [0]))) # (!\SW[1]~input_o  & (\processor|reg_file|r4|Q [0]))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\processor|reg_file|r4|Q [0]),
	.datad(\processor|reg_file|r6|Q [0]),
	.cin(gnd),
	.combout(\processor|reg_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux15~0 .lut_mask = 16'hDC98;
defparam \processor|reg_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N10
cycloneive_lcell_comb \processor|reg_file|Mux15~1 (
// Equation(s):
// \processor|reg_file|Mux15~1_combout  = (\SW[0]~input_o  & ((\processor|reg_file|Mux15~0_combout  & (\processor|reg_file|r7|Q [0])) # (!\processor|reg_file|Mux15~0_combout  & ((\processor|reg_file|r5|Q [0]))))) # (!\SW[0]~input_o  & 
// (((\processor|reg_file|Mux15~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\processor|reg_file|r7|Q [0]),
	.datac(\processor|reg_file|r5|Q [0]),
	.datad(\processor|reg_file|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux15~1 .lut_mask = 16'hDDA0;
defparam \processor|reg_file|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N22
cycloneive_lcell_comb \processor|reg_file|Mux15~4 (
// Equation(s):
// \processor|reg_file|Mux15~4_combout  = (\SW[2]~input_o  & ((\processor|reg_file|Mux15~1_combout ))) # (!\SW[2]~input_o  & (\processor|reg_file|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\processor|reg_file|Mux15~3_combout ),
	.datad(\processor|reg_file|Mux15~1_combout ),
	.cin(gnd),
	.combout(\processor|reg_file|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_file|Mux15~4 .lut_mask = 16'hFC30;
defparam \processor|reg_file|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N23
dffeas \processor|reg_file|Out_r[0] (
	.clk(!\KEY[1]~input_o ),
	.d(\processor|reg_file|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_file|Out_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_file|Out_r[0] .is_wysiwyg = "true";
defparam \processor|reg_file|Out_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N20
cycloneive_lcell_comb \disp1|HEX0~0 (
// Equation(s):
// \disp1|HEX0~0_combout  = (\processor|reg_file|Out_r [1]) # (\processor|reg_file|Out_r [2] $ (!\processor|reg_file|Out_r [0]))

	.dataa(\processor|reg_file|Out_r [1]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [2]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|HEX0~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|HEX0~0 .lut_mask = 16'hFAAF;
defparam \disp1|HEX0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N22
cycloneive_lcell_comb \disp1|HEX0[1]~1 (
// Equation(s):
// \disp1|HEX0[1]~1_combout  = (\processor|reg_file|Out_r [1] $ (!\processor|reg_file|Out_r [0])) # (!\processor|reg_file|Out_r [2])

	.dataa(\processor|reg_file|Out_r [1]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [2]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|HEX0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|HEX0[1]~1 .lut_mask = 16'hAF5F;
defparam \disp1|HEX0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N0
cycloneive_lcell_comb \disp1|SYNTHESIZED_WIRE_25~0 (
// Equation(s):
// \disp1|SYNTHESIZED_WIRE_25~0_combout  = (\processor|reg_file|Out_r [1] & (!\processor|reg_file|Out_r [2] & !\processor|reg_file|Out_r [0]))

	.dataa(\processor|reg_file|Out_r [1]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [2]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|SYNTHESIZED_WIRE_25~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SYNTHESIZED_WIRE_25~0 .lut_mask = 16'h000A;
defparam \disp1|SYNTHESIZED_WIRE_25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N28
cycloneive_lcell_comb \disp1|HEX0[3] (
// Equation(s):
// \disp1|HEX0 [3] = (\processor|reg_file|Out_r [2] & (\processor|reg_file|Out_r [1] $ (!\processor|reg_file|Out_r [0]))) # (!\processor|reg_file|Out_r [2] & (!\processor|reg_file|Out_r [1] & \processor|reg_file|Out_r [0]))

	.dataa(\processor|reg_file|Out_r [2]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [1]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|HEX0 [3]),
	.cout());
// synopsys translate_off
defparam \disp1|HEX0[3] .lut_mask = 16'hA50A;
defparam \disp1|HEX0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N2
cycloneive_lcell_comb \disp1|HEX0[4] (
// Equation(s):
// \disp1|HEX0 [4] = (\processor|reg_file|Out_r [0]) # ((\processor|reg_file|Out_r [2] & !\processor|reg_file|Out_r [1]))

	.dataa(\processor|reg_file|Out_r [2]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [1]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|HEX0 [4]),
	.cout());
// synopsys translate_off
defparam \disp1|HEX0[4] .lut_mask = 16'hFF0A;
defparam \disp1|HEX0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N2
cycloneive_lcell_comb \disp1|HEX0~2 (
// Equation(s):
// \disp1|HEX0~2_combout  = (\processor|reg_file|Out_r [1] & ((\processor|reg_file|Out_r [0]) # (!\processor|reg_file|Out_r [2]))) # (!\processor|reg_file|Out_r [1] & (!\processor|reg_file|Out_r [2] & \processor|reg_file|Out_r [0]))

	.dataa(\processor|reg_file|Out_r [1]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [2]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|HEX0~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|HEX0~2 .lut_mask = 16'hAF0A;
defparam \disp1|HEX0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N12
cycloneive_lcell_comb \disp1|SYNTHESIZED_WIRE_48 (
// Equation(s):
// \disp1|SYNTHESIZED_WIRE_48~combout  = (\processor|reg_file|Out_r [1] & (\processor|reg_file|Out_r [2] & \processor|reg_file|Out_r [0])) # (!\processor|reg_file|Out_r [1] & (!\processor|reg_file|Out_r [2]))

	.dataa(\processor|reg_file|Out_r [1]),
	.datab(gnd),
	.datac(\processor|reg_file|Out_r [2]),
	.datad(\processor|reg_file|Out_r [0]),
	.cin(gnd),
	.combout(\disp1|SYNTHESIZED_WIRE_48~combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SYNTHESIZED_WIRE_48 .lut_mask = 16'hA505;
defparam \disp1|SYNTHESIZED_WIRE_48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N30
cycloneive_lcell_comb \state_disp1|HEX0[0]~0 (
// Equation(s):
// \state_disp1|HEX0[0]~0_combout  = (\processor|FSM|current_state [2] & (!\processor|FSM|current_state [0] & (\processor|FSM|current_state [3] $ (!\processor|FSM|current_state [1])))) # (!\processor|FSM|current_state [2] & (\processor|FSM|current_state [1] 
// & ((\processor|FSM|current_state [0]) # (!\processor|FSM|current_state [3]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[0]~0 .lut_mask = 16'h5902;
defparam \state_disp1|HEX0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N12
cycloneive_lcell_comb \state_disp1|HEX0[1]~1 (
// Equation(s):
// \state_disp1|HEX0[1]~1_combout  = (\processor|FSM|current_state [3] & (!\processor|FSM|current_state [2] & (\processor|FSM|current_state [0] $ (\processor|FSM|current_state [1])))) # (!\processor|FSM|current_state [3] & ((\processor|FSM|current_state [0] 
// & (!\processor|FSM|current_state [2])) # (!\processor|FSM|current_state [0] & ((!\processor|FSM|current_state [1])))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[1]~1 .lut_mask = 16'h1453;
defparam \state_disp1|HEX0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N22
cycloneive_lcell_comb \state_disp1|HEX0[2]~2 (
// Equation(s):
// \state_disp1|HEX0[2]~2_combout  = (\processor|FSM|current_state [2] & (\processor|FSM|current_state [3] & (\processor|FSM|current_state [0] & !\processor|FSM|current_state [1]))) # (!\processor|FSM|current_state [2] & (!\processor|FSM|current_state [3] & 
// ((\processor|FSM|current_state [0]) # (!\processor|FSM|current_state [1]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[2]~2 .lut_mask = 16'h1091;
defparam \state_disp1|HEX0[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N16
cycloneive_lcell_comb \state_disp1|HEX0[3]~3 (
// Equation(s):
// \state_disp1|HEX0[3]~3_combout  = (\processor|FSM|current_state [0] & ((\processor|FSM|current_state [2] & (!\processor|FSM|current_state [3] & !\processor|FSM|current_state [1])) # (!\processor|FSM|current_state [2] & (\processor|FSM|current_state [3] & 
// \processor|FSM|current_state [1])))) # (!\processor|FSM|current_state [0] & (\processor|FSM|current_state [2] $ (((!\processor|FSM|current_state [1])))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[3]~3 .lut_mask = 16'h4A25;
defparam \state_disp1|HEX0[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N6
cycloneive_lcell_comb \state_disp1|HEX0[4]~4 (
// Equation(s):
// \state_disp1|HEX0[4]~4_combout  = (\processor|FSM|current_state [1] & ((\processor|FSM|current_state [2] & ((!\processor|FSM|current_state [0]))) # (!\processor|FSM|current_state [2] & (\processor|FSM|current_state [3])))) # (!\processor|FSM|current_state 
// [1] & (((\processor|FSM|current_state [3] & !\processor|FSM|current_state [0]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[4]~4 .lut_mask = 16'h4E0C;
defparam \state_disp1|HEX0[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N8
cycloneive_lcell_comb \state_disp1|HEX0[5]~5 (
// Equation(s):
// \state_disp1|HEX0[5]~5_combout  = (\processor|FSM|current_state [2] & (\processor|FSM|current_state [3] & ((!\processor|FSM|current_state [1]) # (!\processor|FSM|current_state [0])))) # (!\processor|FSM|current_state [2] & ((\processor|FSM|current_state 
// [3] & (!\processor|FSM|current_state [0] & !\processor|FSM|current_state [1])) # (!\processor|FSM|current_state [3] & ((\processor|FSM|current_state [1])))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[5]~5 .lut_mask = 16'h198C;
defparam \state_disp1|HEX0[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N18
cycloneive_lcell_comb \state_disp1|HEX0[6]~6 (
// Equation(s):
// \state_disp1|HEX0[6]~6_combout  = (\processor|FSM|current_state [3] & ((\processor|FSM|current_state [2] & ((\processor|FSM|current_state [1]))) # (!\processor|FSM|current_state [2] & (!\processor|FSM|current_state [0] & !\processor|FSM|current_state 
// [1]))))

	.dataa(\processor|FSM|current_state [2]),
	.datab(\processor|FSM|current_state [3]),
	.datac(\processor|FSM|current_state [0]),
	.datad(\processor|FSM|current_state [1]),
	.cin(gnd),
	.combout(\state_disp1|HEX0[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_disp1|HEX0[6]~6 .lut_mask = 16'h8804;
defparam \state_disp1|HEX0[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y1_N24
cycloneive_lcell_comb \state_disp2|SYNTHESIZED_WIRE_25 (
// Equation(s):
// \state_disp2|SYNTHESIZED_WIRE_25~combout  = (!\processor|FSM|current_state [4] & !\processor|FSM|current_state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|current_state [4]),
	.datad(\processor|FSM|current_state [5]),
	.cin(gnd),
	.combout(\state_disp2|SYNTHESIZED_WIRE_25~combout ),
	.cout());
// synopsys translate_off
defparam \state_disp2|SYNTHESIZED_WIRE_25 .lut_mask = 16'h000F;
defparam \state_disp2|SYNTHESIZED_WIRE_25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y1_N28
cycloneive_lcell_comb \state_disp2|SYNTHESIZED_WIRE_3 (
// Equation(s):
// \state_disp2|SYNTHESIZED_WIRE_3~combout  = (\processor|FSM|current_state [4]) # (!\processor|FSM|current_state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|FSM|current_state [5]),
	.datad(\processor|FSM|current_state [4]),
	.cin(gnd),
	.combout(\state_disp2|SYNTHESIZED_WIRE_3~combout ),
	.cout());
// synopsys translate_off
defparam \state_disp2|SYNTHESIZED_WIRE_3 .lut_mask = 16'hFF0F;
defparam \state_disp2|SYNTHESIZED_WIRE_3 .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
