

================================================================
== Synthesis Summary Report of 'DigitRec'
================================================================
+ General Information: 
    * Date:           Sun Jun 16 06:02:43 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        digitrec_ahls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+------------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |            |            |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ DigitRec                             |     -|  0.03|  3023001|  1.512e+07|         -|  3023002|     -|        no|     -|   -|  1329 (~0%)|  3666 (~0%)|    -|
    | o TEST_LOOP                           |     -|  3.65|  3023000|  1.512e+07|      6046|        -|   500|        no|     -|   -|           -|           -|    -|
    |  + DigitRec_Pipeline_SET_KNN_SET      |     -|  1.85|        5|     25.000|         -|        5|     -|        no|     -|   -|   196 (~0%)|   101 (~0%)|    -|
    |   o SET_KNN_SET                       |     -|  3.65|        3|     15.000|         1|        1|     3|       yes|     -|   -|           -|           -|    -|
    |  + DigitRec_Pipeline_3                |     -|  1.65|       12|     60.000|         -|       12|     -|        no|     -|   -|     6 (~0%)|    51 (~0%)|    -|
    |   o Loop 1                            |     -|  3.65|       10|     50.000|         1|        1|    10|       yes|     -|   -|           -|           -|    -|
    |  + DigitRec_Pipeline_TRAINING_LOOP    |     -|  0.03|     6005|  3.002e+04|         -|     6005|     -|        no|     -|   -|   725 (~0%)|  3017 (~0%)|    -|
    |   o TRAINING_LOOP                     |    II|  3.65|     6003|  3.002e+04|         6|        2|  3000|       yes|     -|   -|           -|           -|    -|
    |  + DigitRec_Pipeline_VITIS_LOOP_69_1  |     -|  1.05|        8|     40.000|         -|        8|     -|        no|     -|   -|     9 (~0%)|   126 (~0%)|    -|
    |   o VITIS_LOOP_69_1                   |    II|  3.65|        6|     30.000|         2|        2|     3|       yes|     -|   -|           -|           -|    -|
    |  + DigitRec_Pipeline_VITIS_LOOP_72_2  |     -|  0.92|       12|     60.000|         -|       12|     -|        no|     -|   -|    51 (~0%)|   159 (~0%)|    -|
    |   o VITIS_LOOP_72_2                   |     -|  3.65|       10|     50.000|         2|        1|    10|       yes|     -|   -|           -|           -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------+-----------+----------+
| Port                      | Direction | Bitwidth |
+---------------------------+-----------+----------+
| results_address0          | out       | 9        |
| results_d0                | out       | 8        |
| test_set_address0         | out       | 11       |
| test_set_address1         | out       | 11       |
| test_set_q0               | in        | 64       |
| test_set_q1               | in        | 64       |
| training_labels_address0  | out       | 12       |
| training_labels_q0        | in        | 8        |
| training_samples_address0 | out       | 14       |
| training_samples_address1 | out       | 14       |
| training_samples_q0       | in        | 64       |
| training_samples_q1       | in        | 64       |
+---------------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+--------------------------------+
| Argument         | Direction | Datatype                       |
+------------------+-----------+--------------------------------+
| training_samples | in        | long long unsigned int const * |
| test_set         | in        | long long unsigned int const * |
| training_labels  | in        | unsigned char const *          |
| results          | out       | unsigned char*                 |
+------------------+-----------+--------------------------------+

* SW-to-HW Mapping
+------------------+---------------------------+---------+----------+
| Argument         | HW Interface              | HW Type | HW Usage |
+------------------+---------------------------+---------+----------+
| training_samples | training_samples_address0 | port    | offset   |
| training_samples | training_samples_ce0      | port    |          |
| training_samples | training_samples_q0       | port    |          |
| training_samples | training_samples_address1 | port    | offset   |
| training_samples | training_samples_ce1      | port    |          |
| training_samples | training_samples_q1       | port    |          |
| test_set         | test_set_address0         | port    | offset   |
| test_set         | test_set_ce0              | port    |          |
| test_set         | test_set_q0               | port    |          |
| test_set         | test_set_address1         | port    | offset   |
| test_set         | test_set_ce1              | port    |          |
| test_set         | test_set_q1               | port    |          |
| training_labels  | training_labels_address0  | port    | offset   |
| training_labels  | training_labels_ce0       | port    |          |
| training_labels  | training_labels_q0        | port    |          |
| results          | results_address0          | port    | offset   |
| results          | results_ce0               | port    |          |
| results          | results_we0               | port    |          |
| results          | results_d0                | port    |          |
+------------------+---------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| + DigitRec                           | 0   |        |            |     |        |         |
|   add_ln96_fu_229_p2                 |     |        | add_ln96   | add | fabric | 0       |
|  + DigitRec_Pipeline_SET_KNN_SET     | 0   |        |            |     |        |         |
|    add_ln99_fu_204_p2                |     |        | add_ln99   | add | fabric | 0       |
|  + DigitRec_Pipeline_3               | 0   |        |            |     |        |         |
|    empty_568_fu_56_p2                |     |        | empty_568  | add | fabric | 0       |
|  + DigitRec_Pipeline_TRAINING_LOOP   | 0   |        |            |     |        |         |
|    add_ln107_fu_461_p2               |     |        | add_ln107  | add | fabric | 0       |
|    sub_ln20_fu_913_p2                |     |        | sub_ln20   | sub | fabric | 0       |
|    add_ln21_1_fu_2185_p2             |     |        | add_ln21_1 | add | fabric | 0       |
|    add_ln23_4_fu_4092_p2             |     |        | add_ln23_4 | add | fabric | 0       |
|    add_ln23_fu_4098_p2               |     |        | add_ln23   | add | fabric | 0       |
|    add_ln24_fu_4122_p2               |     |        | add_ln24   | add | fabric | 0       |
|    dist_fu_4142_p2                   |     |        | dist       | add | fabric | 0       |
|    sub_ln20_1_fu_1629_p2             |     |        | sub_ln20_1 | sub | fabric | 0       |
|    add_ln21_fu_2503_p2               |     |        | add_ln21   | add | fabric | 0       |
|    add_ln23_5_fu_4206_p2             |     |        | add_ln23_5 | add | fabric | 0       |
|    add_ln23_1_fu_4212_p2             |     |        | add_ln23_1 | add | fabric | 0       |
|    add_ln24_1_fu_4236_p2             |     |        | add_ln24_1 | add | fabric | 0       |
|    add_ln26_fu_4256_p2               |     |        | add_ln26   | add | fabric | 0       |
|    sub_ln20_2_fu_2998_p2             |     |        | sub_ln20_2 | sub | fabric | 0       |
|    add_ln21_2_fu_4474_p2             |     |        | add_ln21_2 | add | fabric | 0       |
|    add_ln23_6_fu_4960_p2             |     |        | add_ln23_6 | add | fabric | 0       |
|    add_ln23_2_fu_4966_p2             |     |        | add_ln23_2 | add | fabric | 0       |
|    add_ln24_2_fu_4990_p2             |     |        | add_ln24_2 | add | fabric | 0       |
|    add_ln26_1_fu_5010_p2             |     |        | add_ln26_1 | add | fabric | 0       |
|    sub_ln20_3_fu_3714_p2             |     |        | sub_ln20_3 | sub | fabric | 0       |
|    add_ln21_3_fu_4786_p2             |     |        | add_ln21_3 | add | fabric | 0       |
|    add_ln23_7_fu_5074_p2             |     |        | add_ln23_7 | add | fabric | 0       |
|    add_ln23_3_fu_5080_p2             |     |        | add_ln23_3 | add | fabric | 0       |
|    add_ln24_3_fu_5104_p2             |     |        | add_ln24_3 | add | fabric | 0       |
|    add_ln26_2_fu_5124_p2             |     |        | add_ln26_2 | add | fabric | 0       |
|    add_ln36_fu_5179_p2               |     |        | add_ln36   | add | fabric | 0       |
|    add_ln36_1_fu_5189_p2             |     |        | add_ln36_1 | add | fabric | 0       |
|    dists_0_fu_5199_p2                |     |        | dists_0    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_69_1 | 0   |        |            |     |        |         |
|    add_ln69_fu_87_p2                 |     |        | add_ln69   | add | fabric | 0       |
|    votes_d0                          |     |        | add_ln70   | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_72_2 | 0   |        |            |     |        |         |
|    i_2_fu_90_p2                      |     |        | i_2        | add | fabric | 0       |
+--------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name       | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|            |              |      |      |      |        |          |      |         | Banks            |
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + DigitRec |              |      | 0    | 0    |        |          |      |         |                  |
|   votes_U  | ram_1p array |      |      |      |        | votes    | auto | 1       | 32, 10, 1        |
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

