# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do UnidAritmet_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/XORs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/XORs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity XORs
# -- Compiling architecture arq_XORs of XORs
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/Full_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture arq_Full_Adder of Full_Adder
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder_Subtractor
# -- Compiling architecture arq_Adder_Subtractor of Adder_Subtractor
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/Flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/Flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Flags
# -- Compiling architecture arq_Flags of Flags
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UnidAritmet
# -- Compiling architecture arq_UnidAritmet of UnidAritmet
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/semi_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/semi_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semi_Adder
# -- Compiling architecture arq_semi_Adder of semi_Adder
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Leonel/isel/lsd/lab4/output_files/UnidAritmet_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:45 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab4/output_files/UnidAritmet_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UnidAritmet_test
# -- Compiling architecture tb of UnidAritmet_test
# End time: 16:28:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  UnidAritmet_test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" UnidAritmet_test 
# Start time: 16:28:46 on Nov 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.unidaritmet_test(tb)
# Loading work.unidaritmet(arq_unidaritmet)
# ** Fatal: (vsim-3817) Port "iCBi" of entity "unidaritmet" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /unidaritmet_test/U0 File: C:/Leonel/isel/lsd/lab4/UnidAritmet.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UnidAritmet_run_msim_rtl_vhdl.do PAUSED at line 17
vsim work.unidaritmet
# vsim work.unidaritmet 
# Start time: 16:28:46 on Nov 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.unidaritmet(arq_unidaritmet)
# Loading work.adder_subtractor(arq_adder_subtractor)
# Loading work.xors(arq_xors)
# Loading work.full_adder(arq_full_adder)
# Loading work.semi_adder(arq_semi_adder)
# Loading work.flags(arq_flags)
add wave -position insertpoint  \
sim:/unidaritmet/A \
sim:/unidaritmet/B \
sim:/unidaritmet/CBo \
sim:/unidaritmet/OPau \
sim:/unidaritmet/OV \
sim:/unidaritmet/R \
sim:/unidaritmet/iCBi
force -freeze sim:/unidaritmet/A 0000 0
force -freeze sim:/unidaritmet/B 0000 0
force -freeze sim:/unidaritmet/OPau 0 0
force -freeze sim:/unidaritmet/iCBi 0 0
force -freeze sim:/unidaritmet/A 0000 0
force -freeze sim:/unidaritmet/B 0111 0
force -freeze sim:/unidaritmet/OPau 1 0
force -freeze sim:/unidaritmet/iCBi 0 0
run
# End time: 22:39:57 on Nov 27,2022, Elapsed time: 6:11:11
# Errors: 1, Warnings: 0
