
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000984                       # Number of seconds simulated
sim_ticks                                   984151500                       # Number of ticks simulated
final_tick                                  984151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 374688                       # Simulator instruction rate (inst/s)
host_op_rate                                   374792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99244425                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680564                       # Number of bytes of host memory used
host_seconds                                     9.92                       # Real time elapsed on the host
sim_insts                                     3715560                       # Number of instructions simulated
sim_ops                                       3716600                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           21376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        21376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 859                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           21720233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11185270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      22955815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              55861318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      21720233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21720233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          21720233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11185270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     22955815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55861318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  54976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     679880000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   859                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.518519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.615696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.658548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           97     44.91%     44.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     24.07%     68.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     10.19%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.17%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      0.93%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.70%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.78%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      9.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          216                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     26871675                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                42977925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31282.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50032.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        55.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     55.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     791478.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1685040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4355370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               475200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        18008010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14301120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        216847920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              264824370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            269.088754                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            678618250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       841000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3664000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    896628750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     37242000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       6282250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     39493500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4448220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16369830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1326240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       175245930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        77019840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         87484380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              414110130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            420.778416                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            652532500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1123000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21338000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    359913500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    200524670                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      16955250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    384297080                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  128111                       # Number of BP lookups
system.cpu.branchPred.condPredicted            106996                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2974                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               118486                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  117374                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.061492                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    9044                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              49                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               48                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           67                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       984151500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1968305                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10831                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3818395                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      128111                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             126419                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1921921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6012                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          444                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    974969                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   201                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1936269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.972941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.019960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    30187      1.56%      1.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   943513     48.73%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11076      0.57%     50.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   951493     49.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1936269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.065087                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.939941                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    31219                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 58884                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1817609                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25713                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2844                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               114711                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   163                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                3801074                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11755                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2844                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    53008                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   12475                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2970                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1821505                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 43467                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3789658                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  7307                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 35102                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               10                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             3753422                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5688178                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5377312                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              141                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps               3683564                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    69829                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 52                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     50314                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1277764                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              228790                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            213945                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               56                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3779703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3755451                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               429                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           63109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        47567                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1936269                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.939530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.818585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               67546      3.49%      3.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              501880     25.92%     29.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              853253     44.07%     73.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              507295     26.20%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6295      0.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1936269                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  107386     15.49%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 571056     82.38%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14741      2.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2147537     57.18%     57.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               104291      2.78%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   15      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  13      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1275245     33.96%     93.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              228312      6.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3755451                       # Type of FU issued
system.cpu.iq.rate                           1.907962                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      693188                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.184582                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           10140549                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3842750                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3747361                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4448508                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           403357                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        19684                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          734                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            61                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2844                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5321                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3782033                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1277764                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               228790                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2530                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          311                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2841                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3747895                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1270382                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7552                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          2298                       # number of nop insts executed
system.cpu.iew.exec_refs                      1498582                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   124086                       # Number of branches executed
system.cpu.iew.exec_stores                     228200                       # Number of stores executed
system.cpu.iew.exec_rate                     1.904123                       # Inst execution rate
system.cpu.iew.wb_sent                        3747650                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3747457                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3377976                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4016983                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.903901                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.840924                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           60160                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2812                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1928104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.928781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.850702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1013175     52.55%     52.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       276550     14.34%     66.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       132226      6.86%     73.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        26945      1.40%     75.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       180554      9.36%     84.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          779      0.04%     84.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1112      0.06%     84.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9834      0.51%     85.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       286929     14.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1928104                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3717850                       # Number of instructions committed
system.cpu.commit.committedOps                3718890                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1486124                       # Number of memory references committed
system.cpu.commit.loads                       1258070                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                     123635                       # Number of branches committed
system.cpu.commit.vec_insts                        96                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3610789                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8777                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2128572     57.24%     57.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          104128      2.80%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              16      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             13      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1258070     33.83%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         228054      6.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3718890                       # Class of committed instruction
system.cpu.commit.bw_lim_events                286929                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5420095                       # The number of ROB reads
system.cpu.rob.rob_writes                     7566290                       # The number of ROB writes
system.cpu.timesIdled                             263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3715560                       # Number of Instructions Simulated
system.cpu.committedOps                       3716600                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.529747                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.529747                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.887695                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.887695                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5313400                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3404468                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      129                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      69                       # number of vector regfile writes
system.cpu.cc_regfile_reads                    309921                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   309984                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3238801                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     31                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 6                       # number of replacements
system.cpu.dcache.tags.tagsinuse           427.317282                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1094054                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2166.443564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   427.317282                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.417302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.417302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.487305                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2190595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2190595                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       866842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          866842                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       227181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         227181                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           15                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1094023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1094023                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1094023                       # number of overall hits
system.cpu.dcache.overall_hits::total         1094023                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           131                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          858                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          989                       # number of overall misses
system.cpu.dcache.overall_misses::total           989                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10403500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10403500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     38594968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38594968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     48998468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     48998468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     48998468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     48998468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       866973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       866973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       228039                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       228039                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1095012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1095012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1095012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1095012                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003763                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000903                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79416.030534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79416.030534                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44982.480186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44982.480186                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49543.445905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49543.445905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49543.445905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49543.445905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    98.232558                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          441                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          417                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11715469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11715469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     18820469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18820469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     18820469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18820469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81666.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81666.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28094.649880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28094.649880                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37342.200397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37342.200397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37342.200397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37342.200397                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                38                       # number of replacements
system.cpu.icache.tags.tagsinuse           249.890330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              974539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2883.251479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   249.890330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.488067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.488067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1950274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1950274                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       974539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          974539                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        974539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           974539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       974539                       # number of overall hits
system.cpu.icache.overall_hits::total          974539                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           429                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          429                       # number of overall misses
system.cpu.icache.overall_misses::total           429                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     33310988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33310988                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     33310988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33310988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     33310988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33310988                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       974968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       974968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       974968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       974968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       974968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       974968                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000440                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000440                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77647.990676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77647.990676                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77647.990676                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77647.990676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77647.990676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77647.990676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10852                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                98                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   110.734694                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           91                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           91                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           91                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27470489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27470489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27470489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27470489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27470489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27470489                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81273.636095                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81273.636095                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81273.636095                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81273.636095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81273.636095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81273.636095                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             2484                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2484                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   204                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    39.343222                       # Cycle average of tags in use
system.l2.tags.total_refs                           8                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        58                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.137931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       17.636623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    21.706599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001201                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000702                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001068                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7466                       # Number of tag accesses
system.l2.tags.data_accesses                     7466                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   325                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   330                       # number of demand (read+write) hits
system.l2.demand_hits::total                      334                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                  330                       # number of overall hits
system.l2.overall_hits::total                     334                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           83                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              83                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 334                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 175                       # number of demand (read+write) misses
system.l2.demand_misses::total                    509                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                334                       # number of overall misses
system.l2.overall_misses::cpu.data                175                       # number of overall misses
system.l2.overall_misses::total                   509                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      8951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8951000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27100000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7013500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7013500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      15964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         43064500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27100000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     15964500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        43064500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  843                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 843                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.220624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.220624                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.988166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988166                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.943182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.943182                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.988166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.346535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.603796                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.988166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.346535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.603796                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 97293.478261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97293.478261                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81137.724551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81137.724551                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        84500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        84500                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81137.724551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91225.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84606.090373                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81137.724551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91225.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84606.090373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            373                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             91                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           81                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           81                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               506                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              879                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     32940496                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     32940496                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8389500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8389500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     25096000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25096000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      6403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25096000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     14792500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39888500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25096000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     14792500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     32940496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     72828996                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.218225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.218225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.988166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.920455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920455                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.988166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.340594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.600237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.988166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.340594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.042705                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 88312.321716                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88312.321716                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 92192.307692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92192.307692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75137.724551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75137.724551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79049.382716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79049.382716                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75137.724551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86002.906977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78831.027668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75137.724551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86002.906977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 88312.321716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82854.375427                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                768                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           768                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        54976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 859                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1174569                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4547056                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          887                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           50                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    984151500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           42                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           338                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           88                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  56768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             439                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1282                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022621                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.148750                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1253     97.74%     97.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      2.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1282                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             487500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            507000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            757999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
