$date
	Mon May 22 15:03:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_regfile_112 $end
$var wire 8 ! dout [7:0] $end
$var reg 1 " addr $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % reset $end
$var reg 1 & wEn $end
$scope module u_regfile_112 $end
$var wire 1 " addr $end
$var wire 1 # clk $end
$var wire 8 ' din [7:0] $end
$var wire 8 ( dout [7:0] $end
$var wire 1 % reset $end
$var wire 1 & wEn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1101101 '
0&
0%
b1101101 $
0#
0"
b0 !
$end
#5000
1#
#10000
0#
1&
1%
#15000
b1101101 !
b1101101 (
1#
#20000
0#
b1101110 $
b1101110 '
#25000
b1101110 !
b1101110 (
1#
#30000
b0 !
b0 (
0#
0%
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
