
half_mouse2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da40  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800dc20  0800dc20  0001dc20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e114  0800e114  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e114  0800e114  0001e114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e11c  0800e11c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e11c  0800e11c  0001e11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e120  0800e120  0001e120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800e124  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c170  200001dc  0800e300  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000c34c  0800e300  0002c34c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021fbe  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a4a  00000000  00000000  000421ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  00046c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001890  00000000  00000000  000486d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025b17  00000000  00000000  00049f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023683  00000000  00000000  0006fa77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e849a  00000000  00000000  000930fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017b594  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fbc  00000000  00000000  0017b5e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800dc08 	.word	0x0800dc08

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800dc08 	.word	0x0800dc08

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <reset_distance>:
float fusion_speedL,fusion_speedR;
float straight_alpha;
//float E_speedR0,E_speedL0;
//float E_accelerationR,E_accelerationL;

void reset_distance(void) {
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

	E_distanceL = 0;
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <reset_distance+0x34>)
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
	E_distanceR = 0;
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <reset_distance+0x38>)
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
	fusion_distanceL=0;
 8000fb0:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <reset_distance+0x3c>)
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
	fusion_distanceR=0;
 8000fb8:	4b08      	ldr	r3, [pc, #32]	; (8000fdc <reset_distance+0x40>)
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
	straight_alpha=0.65;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <reset_distance+0x44>)
 8000fc2:	4a08      	ldr	r2, [pc, #32]	; (8000fe4 <reset_distance+0x48>)
 8000fc4:	601a      	str	r2, [r3, #0]

}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	20000200 	.word	0x20000200
 8000fd4:	20000204 	.word	0x20000204
 8000fd8:	20000210 	.word	0x20000210
 8000fdc:	20000214 	.word	0x20000214
 8000fe0:	20000220 	.word	0x20000220
 8000fe4:	3f266666 	.word	0x3f266666

08000fe8 <reset_speed>:

void reset_speed(void) {
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

	fusion_speedL=0;
 8000fec:	4b07      	ldr	r3, [pc, #28]	; (800100c <reset_speed+0x24>)
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
	fusion_speedR=0;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	; (8001010 <reset_speed+0x28>)
 8000ff6:	f04f 0200 	mov.w	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
	straight_alpha=0.65;
 8000ffc:	4b05      	ldr	r3, [pc, #20]	; (8001014 <reset_speed+0x2c>)
 8000ffe:	4a06      	ldr	r2, [pc, #24]	; (8001018 <reset_speed+0x30>)
 8001000:	601a      	str	r2, [r3, #0]

}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	20000218 	.word	0x20000218
 8001010:	2000021c 	.word	0x2000021c
 8001014:	20000220 	.word	0x20000220
 8001018:	3f266666 	.word	0x3f266666
 800101c:	00000000 	.word	0x00000000

08001020 <interupt_calEncoder>:

void interupt_calEncoder(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
	float angle_R,angle_L;
	angle_R=encoder_R-encoder_R0;
 8001026:	4bd6      	ldr	r3, [pc, #856]	; (8001380 <interupt_calEncoder+0x360>)
 8001028:	ed93 7a00 	vldr	s14, [r3]
 800102c:	4bd5      	ldr	r3, [pc, #852]	; (8001384 <interupt_calEncoder+0x364>)
 800102e:	edd3 7a00 	vldr	s15, [r3]
 8001032:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001036:	edc7 7a01 	vstr	s15, [r7, #4]
	if(angle_R>180){angle_R=angle_R-360;}
 800103a:	edd7 7a01 	vldr	s15, [r7, #4]
 800103e:	ed9f 7ad2 	vldr	s14, [pc, #840]	; 8001388 <interupt_calEncoder+0x368>
 8001042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104a:	dd07      	ble.n	800105c <interupt_calEncoder+0x3c>
 800104c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001050:	ed9f 7ace 	vldr	s14, [pc, #824]	; 800138c <interupt_calEncoder+0x36c>
 8001054:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001058:	edc7 7a01 	vstr	s15, [r7, #4]
	if(angle_R<-180){angle_R=angle_R+360;}
 800105c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001060:	ed9f 7acb 	vldr	s14, [pc, #812]	; 8001390 <interupt_calEncoder+0x370>
 8001064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	d507      	bpl.n	800107e <interupt_calEncoder+0x5e>
 800106e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001072:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 800138c <interupt_calEncoder+0x36c>
 8001076:	ee77 7a87 	vadd.f32	s15, s15, s14
 800107a:	edc7 7a01 	vstr	s15, [r7, #4]
	angle_L=-(encoder_L-encoder_L0);
 800107e:	4bc5      	ldr	r3, [pc, #788]	; (8001394 <interupt_calEncoder+0x374>)
 8001080:	ed93 7a00 	vldr	s14, [r3]
 8001084:	4bc4      	ldr	r3, [pc, #784]	; (8001398 <interupt_calEncoder+0x378>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108e:	eef1 7a67 	vneg.f32	s15, s15
 8001092:	edc7 7a00 	vstr	s15, [r7]
	if(angle_L>180){angle_L=angle_L-360;}
 8001096:	edd7 7a00 	vldr	s15, [r7]
 800109a:	ed9f 7abb 	vldr	s14, [pc, #748]	; 8001388 <interupt_calEncoder+0x368>
 800109e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a6:	dd07      	ble.n	80010b8 <interupt_calEncoder+0x98>
 80010a8:	edd7 7a00 	vldr	s15, [r7]
 80010ac:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 800138c <interupt_calEncoder+0x36c>
 80010b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010b4:	edc7 7a00 	vstr	s15, [r7]
	if(angle_L<-180){angle_L=angle_L+360;}
 80010b8:	edd7 7a00 	vldr	s15, [r7]
 80010bc:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8001390 <interupt_calEncoder+0x370>
 80010c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c8:	d507      	bpl.n	80010da <interupt_calEncoder+0xba>
 80010ca:	edd7 7a00 	vldr	s15, [r7]
 80010ce:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 800138c <interupt_calEncoder+0x36c>
 80010d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010d6:	edc7 7a00 	vstr	s15, [r7]

	//E_speedR0 = E_speedR;
	//E_speedL0 = E_speedL;
	//one_countL = pl_count_encoderL();
	//one_countR = pl_count_encoderR();
	E_speedL = (angle_L) * TIRE_DIAMETER * 1000 * pi / 180 / 39 * 9 * 1000;
 80010da:	6838      	ldr	r0, [r7, #0]
 80010dc:	f7ff fa5c 	bl	8000598 <__aeabi_f2d>
 80010e0:	a3a3      	add	r3, pc, #652	; (adr r3, 8001370 <interupt_calEncoder+0x350>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff faaf 	bl	8000648 <__aeabi_dmul>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4610      	mov	r0, r2
 80010f0:	4619      	mov	r1, r3
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	4ba9      	ldr	r3, [pc, #676]	; (800139c <interupt_calEncoder+0x37c>)
 80010f8:	f7ff faa6 	bl	8000648 <__aeabi_dmul>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	4ba5      	ldr	r3, [pc, #660]	; (80013a0 <interupt_calEncoder+0x380>)
 800110a:	f7ff fbc7 	bl	800089c <__aeabi_ddiv>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	4ba2      	ldr	r3, [pc, #648]	; (80013a4 <interupt_calEncoder+0x384>)
 800111c:	f7ff fa94 	bl	8000648 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	4b9c      	ldr	r3, [pc, #624]	; (80013a0 <interupt_calEncoder+0x380>)
 800112e:	f7ff fbb5 	bl	800089c <__aeabi_ddiv>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b99      	ldr	r3, [pc, #612]	; (80013a4 <interupt_calEncoder+0x384>)
 8001140:	f7ff fa82 	bl	8000648 <__aeabi_dmul>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 0200 	mov.w	r2, #0
 8001150:	4b93      	ldr	r3, [pc, #588]	; (80013a0 <interupt_calEncoder+0x380>)
 8001152:	f7ff fba3 	bl	800089c <__aeabi_ddiv>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	4610      	mov	r0, r2
 800115c:	4619      	mov	r1, r3
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	4b91      	ldr	r3, [pc, #580]	; (80013a8 <interupt_calEncoder+0x388>)
 8001164:	f7ff fa70 	bl	8000648 <__aeabi_dmul>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4610      	mov	r0, r2
 800116e:	4619      	mov	r1, r3
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	4b8a      	ldr	r3, [pc, #552]	; (80013a0 <interupt_calEncoder+0x380>)
 8001176:	f7ff fb91 	bl	800089c <__aeabi_ddiv>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b89      	ldr	r3, [pc, #548]	; (80013ac <interupt_calEncoder+0x38c>)
 8001188:	f7ff fa5e 	bl	8000648 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	a378      	add	r3, pc, #480	; (adr r3, 8001378 <interupt_calEncoder+0x358>)
 8001196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119a:	f7ff fa55 	bl	8000648 <__aeabi_dmul>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	4b81      	ldr	r3, [pc, #516]	; (80013b0 <interupt_calEncoder+0x390>)
 80011ac:	f7ff fb76 	bl	800089c <__aeabi_ddiv>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b7d      	ldr	r3, [pc, #500]	; (80013b4 <interupt_calEncoder+0x394>)
 80011be:	f7ff fb6d 	bl	800089c <__aeabi_ddiv>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4610      	mov	r0, r2
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b7a      	ldr	r3, [pc, #488]	; (80013b8 <interupt_calEncoder+0x398>)
 80011d0:	f7ff fa3a 	bl	8000648 <__aeabi_dmul>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	4b72      	ldr	r3, [pc, #456]	; (80013ac <interupt_calEncoder+0x38c>)
 80011e2:	f7ff fa31 	bl	8000648 <__aeabi_dmul>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff fd03 	bl	8000bf8 <__aeabi_d2f>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4a71      	ldr	r2, [pc, #452]	; (80013bc <interupt_calEncoder+0x39c>)
 80011f6:	6013      	str	r3, [r2, #0]
	E_speedR = (angle_R) * TIRE_DIAMETER * 1000 * pi / 180 / 39 * 9 * 1000;
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff f9cd 	bl	8000598 <__aeabi_f2d>
 80011fe:	a35c      	add	r3, pc, #368	; (adr r3, 8001370 <interupt_calEncoder+0x350>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	f7ff fa20 	bl	8000648 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	4b61      	ldr	r3, [pc, #388]	; (800139c <interupt_calEncoder+0x37c>)
 8001216:	f7ff fa17 	bl	8000648 <__aeabi_dmul>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	4b5e      	ldr	r3, [pc, #376]	; (80013a0 <interupt_calEncoder+0x380>)
 8001228:	f7ff fb38 	bl	800089c <__aeabi_ddiv>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4610      	mov	r0, r2
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	4b5a      	ldr	r3, [pc, #360]	; (80013a4 <interupt_calEncoder+0x384>)
 800123a:	f7ff fa05 	bl	8000648 <__aeabi_dmul>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4610      	mov	r0, r2
 8001244:	4619      	mov	r1, r3
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	4b55      	ldr	r3, [pc, #340]	; (80013a0 <interupt_calEncoder+0x380>)
 800124c:	f7ff fb26 	bl	800089c <__aeabi_ddiv>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	4b51      	ldr	r3, [pc, #324]	; (80013a4 <interupt_calEncoder+0x384>)
 800125e:	f7ff f9f3 	bl	8000648 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	4b4c      	ldr	r3, [pc, #304]	; (80013a0 <interupt_calEncoder+0x380>)
 8001270:	f7ff fb14 	bl	800089c <__aeabi_ddiv>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	4b49      	ldr	r3, [pc, #292]	; (80013a8 <interupt_calEncoder+0x388>)
 8001282:	f7ff f9e1 	bl	8000648 <__aeabi_dmul>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	4610      	mov	r0, r2
 800128c:	4619      	mov	r1, r3
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b43      	ldr	r3, [pc, #268]	; (80013a0 <interupt_calEncoder+0x380>)
 8001294:	f7ff fb02 	bl	800089c <__aeabi_ddiv>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4610      	mov	r0, r2
 800129e:	4619      	mov	r1, r3
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	4b41      	ldr	r3, [pc, #260]	; (80013ac <interupt_calEncoder+0x38c>)
 80012a6:	f7ff f9cf 	bl	8000648 <__aeabi_dmul>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	a331      	add	r3, pc, #196	; (adr r3, 8001378 <interupt_calEncoder+0x358>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7ff f9c6 	bl	8000648 <__aeabi_dmul>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	4b39      	ldr	r3, [pc, #228]	; (80013b0 <interupt_calEncoder+0x390>)
 80012ca:	f7ff fae7 	bl	800089c <__aeabi_ddiv>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4610      	mov	r0, r2
 80012d4:	4619      	mov	r1, r3
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	4b36      	ldr	r3, [pc, #216]	; (80013b4 <interupt_calEncoder+0x394>)
 80012dc:	f7ff fade 	bl	800089c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	4b32      	ldr	r3, [pc, #200]	; (80013b8 <interupt_calEncoder+0x398>)
 80012ee:	f7ff f9ab 	bl	8000648 <__aeabi_dmul>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	4b2b      	ldr	r3, [pc, #172]	; (80013ac <interupt_calEncoder+0x38c>)
 8001300:	f7ff f9a2 	bl	8000648 <__aeabi_dmul>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fc74 	bl	8000bf8 <__aeabi_d2f>
 8001310:	4603      	mov	r3, r0
 8001312:	4a2b      	ldr	r2, [pc, #172]	; (80013c0 <interupt_calEncoder+0x3a0>)
 8001314:	6013      	str	r3, [r2, #0]
	E_distanceL += E_speedL / 1000;
 8001316:	4b29      	ldr	r3, [pc, #164]	; (80013bc <interupt_calEncoder+0x39c>)
 8001318:	edd3 7a00 	vldr	s15, [r3]
 800131c:	eddf 6a29 	vldr	s13, [pc, #164]	; 80013c4 <interupt_calEncoder+0x3a4>
 8001320:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001324:	4b28      	ldr	r3, [pc, #160]	; (80013c8 <interupt_calEncoder+0x3a8>)
 8001326:	edd3 7a00 	vldr	s15, [r3]
 800132a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800132e:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <interupt_calEncoder+0x3a8>)
 8001330:	edc3 7a00 	vstr	s15, [r3]
	E_distanceR += E_speedR / 1000;
 8001334:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <interupt_calEncoder+0x3a0>)
 8001336:	edd3 7a00 	vldr	s15, [r3]
 800133a:	eddf 6a22 	vldr	s13, [pc, #136]	; 80013c4 <interupt_calEncoder+0x3a4>
 800133e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001342:	4b22      	ldr	r3, [pc, #136]	; (80013cc <interupt_calEncoder+0x3ac>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134c:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <interupt_calEncoder+0x3ac>)
 800134e:	edc3 7a00 	vstr	s15, [r3]

	encoder_L0=encoder_L;
 8001352:	4b10      	ldr	r3, [pc, #64]	; (8001394 <interupt_calEncoder+0x374>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a10      	ldr	r2, [pc, #64]	; (8001398 <interupt_calEncoder+0x378>)
 8001358:	6013      	str	r3, [r2, #0]
	encoder_R0=encoder_R;
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <interupt_calEncoder+0x360>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a09      	ldr	r2, [pc, #36]	; (8001384 <interupt_calEncoder+0x364>)
 8001360:	6013      	str	r3, [r2, #0]

}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	f3af 8000 	nop.w
 8001370:	4e70a65b 	.word	0x4e70a65b
 8001374:	3f882f36 	.word	0x3f882f36
 8001378:	54411744 	.word	0x54411744
 800137c:	400921fb 	.word	0x400921fb
 8001380:	20000440 	.word	0x20000440
 8001384:	200001f8 	.word	0x200001f8
 8001388:	43340000 	.word	0x43340000
 800138c:	43b40000 	.word	0x43b40000
 8001390:	c3340000 	.word	0xc3340000
 8001394:	20000444 	.word	0x20000444
 8001398:	200001fc 	.word	0x200001fc
 800139c:	40819000 	.word	0x40819000
 80013a0:	4080e000 	.word	0x4080e000
 80013a4:	4080b800 	.word	0x4080b800
 80013a8:	40804000 	.word	0x40804000
 80013ac:	408f4000 	.word	0x408f4000
 80013b0:	40668000 	.word	0x40668000
 80013b4:	40438000 	.word	0x40438000
 80013b8:	40220000 	.word	0x40220000
 80013bc:	20000208 	.word	0x20000208
 80013c0:	2000020c 	.word	0x2000020c
 80013c4:	447a0000 	.word	0x447a0000
 80013c8:	20000200 	.word	0x20000200
 80013cc:	20000204 	.word	0x20000204

080013d0 <reset_gyro>:
float accelY_offset;

float angle_speed_ave[10];


void reset_gyro(void) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
	int s = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
	angle = 0;
 80013da:	4b3c      	ldr	r3, [pc, #240]	; (80014cc <reset_gyro+0xfc>)
 80013dc:	f04f 0200 	mov.w	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
	omegaZ_offset=0;
 80013e2:	4b3b      	ldr	r3, [pc, #236]	; (80014d0 <reset_gyro+0x100>)
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]

	for (s = 1; s <= 1000; s++) {
 80013ea:	2301      	movs	r3, #1
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	e026      	b.n	800143e <reset_gyro+0x6e>
		//ICM20602_DataUpdate();
		omegaZ_offset += gyro.omega_z;
 80013f0:	4b38      	ldr	r3, [pc, #224]	; (80014d4 <reset_gyro+0x104>)
 80013f2:	ed93 7a02 	vldr	s14, [r3, #8]
 80013f6:	4b36      	ldr	r3, [pc, #216]	; (80014d0 <reset_gyro+0x100>)
 80013f8:	edd3 7a00 	vldr	s15, [r3]
 80013fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001400:	4b33      	ldr	r3, [pc, #204]	; (80014d0 <reset_gyro+0x100>)
 8001402:	edc3 7a00 	vstr	s15, [r3]
		omegaX_offset += gyro.omega_x;
 8001406:	4b33      	ldr	r3, [pc, #204]	; (80014d4 <reset_gyro+0x104>)
 8001408:	ed93 7a00 	vldr	s14, [r3]
 800140c:	4b32      	ldr	r3, [pc, #200]	; (80014d8 <reset_gyro+0x108>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001416:	4b30      	ldr	r3, [pc, #192]	; (80014d8 <reset_gyro+0x108>)
 8001418:	edc3 7a00 	vstr	s15, [r3]
		accelY_offset += gyro.accel_y;
 800141c:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <reset_gyro+0x104>)
 800141e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001422:	4b2e      	ldr	r3, [pc, #184]	; (80014dc <reset_gyro+0x10c>)
 8001424:	edd3 7a00 	vldr	s15, [r3]
 8001428:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142c:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <reset_gyro+0x10c>)
 800142e:	edc3 7a00 	vstr	s15, [r3]
		wait_ms_NoReset(1);
 8001432:	2001      	movs	r0, #1
 8001434:	f001 f8ac 	bl	8002590 <wait_ms_NoReset>
	for (s = 1; s <= 1000; s++) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3301      	adds	r3, #1
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001444:	ddd4      	ble.n	80013f0 <reset_gyro+0x20>
	}
	omegaZ_offset = omegaZ_offset / 1000;
 8001446:	4b22      	ldr	r3, [pc, #136]	; (80014d0 <reset_gyro+0x100>)
 8001448:	ed93 7a00 	vldr	s14, [r3]
 800144c:	eddf 6a24 	vldr	s13, [pc, #144]	; 80014e0 <reset_gyro+0x110>
 8001450:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001454:	4b1e      	ldr	r3, [pc, #120]	; (80014d0 <reset_gyro+0x100>)
 8001456:	edc3 7a00 	vstr	s15, [r3]
	omegaX_offset = omegaX_offset / 1000;
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <reset_gyro+0x108>)
 800145c:	ed93 7a00 	vldr	s14, [r3]
 8001460:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80014e0 <reset_gyro+0x110>
 8001464:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <reset_gyro+0x108>)
 800146a:	edc3 7a00 	vstr	s15, [r3]
	accelY_offset = accelY_offset / 1000;
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <reset_gyro+0x10c>)
 8001470:	ed93 7a00 	vldr	s14, [r3]
 8001474:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80014e0 <reset_gyro+0x110>
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	4b17      	ldr	r3, [pc, #92]	; (80014dc <reset_gyro+0x10c>)
 800147e:	edc3 7a00 	vstr	s15, [r3]
	//
	//printf("%f,%f\n",gyro.omega_z,omegaZ_offset);

	angle = 0;
 8001482:	4b12      	ldr	r3, [pc, #72]	; (80014cc <reset_gyro+0xfc>)
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
	anglex = 0;
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <reset_gyro+0x114>)
 800148c:	f04f 0200 	mov.w	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
	gf_speed = 0;
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <reset_gyro+0x118>)
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
	gf_distance = 0;
 800149a:	4b14      	ldr	r3, [pc, #80]	; (80014ec <reset_gyro+0x11c>)
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
	for (s = 0; s < 10; s++) {
 80014a2:	2300      	movs	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	e009      	b.n	80014bc <reset_gyro+0xec>
		angle_speed_ave[s] = 0;
 80014a8:	4a11      	ldr	r2, [pc, #68]	; (80014f0 <reset_gyro+0x120>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
	for (s = 0; s < 10; s++) {
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b09      	cmp	r3, #9
 80014c0:	ddf2      	ble.n	80014a8 <reset_gyro+0xd8>
	}
}
 80014c2:	bf00      	nop
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000224 	.word	0x20000224
 80014d0:	20000244 	.word	0x20000244
 80014d4:	2000044c 	.word	0x2000044c
 80014d8:	20000240 	.word	0x20000240
 80014dc:	20000248 	.word	0x20000248
 80014e0:	447a0000 	.word	0x447a0000
 80014e4:	2000022c 	.word	0x2000022c
 80014e8:	20000234 	.word	0x20000234
 80014ec:	20000238 	.word	0x20000238
 80014f0:	2000024c 	.word	0x2000024c
 80014f4:	00000000 	.word	0x00000000

080014f8 <interrupt_calGyro>:

void interrupt_calGyro(void) {
 80014f8:	b5b0      	push	{r4, r5, r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
	int j = 9;
 80014fe:	2309      	movs	r3, #9
 8001500:	607b      	str	r3, [r7, #4]
	//angle_speed0 = angle_speed;

	for (j = 9; j >= 1; j--) {
 8001502:	2309      	movs	r3, #9
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	e00d      	b.n	8001524 <interrupt_calGyro+0x2c>
		angle_speed_ave[j] = angle_speed_ave[j - 1];
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	4a9c      	ldr	r2, [pc, #624]	; (8001780 <interrupt_calGyro+0x288>)
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	499a      	ldr	r1, [pc, #616]	; (8001780 <interrupt_calGyro+0x288>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	440b      	add	r3, r1
 800151c:	601a      	str	r2, [r3, #0]
	for (j = 9; j >= 1; j--) {
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3b01      	subs	r3, #1
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b00      	cmp	r3, #0
 8001528:	dcee      	bgt.n	8001508 <interrupt_calGyro+0x10>
	}
	angle_speed_ave[0] = (gyro.omega_z - omegaZ_offset)*GYRO_COEFFICIENT;//*0.9525321206299 ;//* 90 / 96*3690/3600*(3600-17)/3600;
 800152a:	4b96      	ldr	r3, [pc, #600]	; (8001784 <interrupt_calGyro+0x28c>)
 800152c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001530:	4b95      	ldr	r3, [pc, #596]	; (8001788 <interrupt_calGyro+0x290>)
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153a:	ee17 0a90 	vmov	r0, s15
 800153e:	f7ff f82b 	bl	8000598 <__aeabi_f2d>
 8001542:	a383      	add	r3, pc, #524	; (adr r3, 8001750 <interrupt_calGyro+0x258>)
 8001544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001548:	f7ff f87e 	bl	8000648 <__aeabi_dmul>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	4b8c      	ldr	r3, [pc, #560]	; (800178c <interrupt_calGyro+0x294>)
 800155a:	f7ff f875 	bl	8000648 <__aeabi_dmul>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	a37c      	add	r3, pc, #496	; (adr r3, 8001758 <interrupt_calGyro+0x260>)
 8001568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156c:	f7ff f996 	bl	800089c <__aeabi_ddiv>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	4b84      	ldr	r3, [pc, #528]	; (8001790 <interrupt_calGyro+0x298>)
 800157e:	f7ff f863 	bl	8000648 <__aeabi_dmul>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	4b81      	ldr	r3, [pc, #516]	; (8001794 <interrupt_calGyro+0x29c>)
 8001590:	f7ff f984 	bl	800089c <__aeabi_ddiv>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4610      	mov	r0, r2
 800159a:	4619      	mov	r1, r3
 800159c:	a370      	add	r3, pc, #448	; (adr r3, 8001760 <interrupt_calGyro+0x268>)
 800159e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a2:	f7ff f851 	bl	8000648 <__aeabi_dmul>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	a36a      	add	r3, pc, #424	; (adr r3, 8001758 <interrupt_calGyro+0x260>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7ff f972 	bl	800089c <__aeabi_ddiv>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb1a 	bl	8000bf8 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4a6e      	ldr	r2, [pc, #440]	; (8001780 <interrupt_calGyro+0x288>)
 80015c8:	6013      	str	r3, [r2, #0]

	/*angle_speed = ((angle_speed_ave[0] + angle_speed_ave[1] + angle_speed_ave[2]
			+ angle_speed_ave[3] + angle_speed_ave[4] + angle_speed_ave[5]
			+ angle_speed_ave[6] + angle_speed_ave[7] + angle_speed_ave[8]
			+ angle_speed_ave[9]) / 10);*/
	angle_speed = angle_speed_ave[0];
 80015ca:	4b6d      	ldr	r3, [pc, #436]	; (8001780 <interrupt_calGyro+0x288>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a72      	ldr	r2, [pc, #456]	; (8001798 <interrupt_calGyro+0x2a0>)
 80015d0:	6013      	str	r3, [r2, #0]
	//angle_speed=(gyro.omega_z-omegaZ_offset)*90/94;//deg/sec
	angle_speedx=gyro.omega_x;
 80015d2:	4b6c      	ldr	r3, [pc, #432]	; (8001784 <interrupt_calGyro+0x28c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a71      	ldr	r2, [pc, #452]	; (800179c <interrupt_calGyro+0x2a4>)
 80015d8:	6013      	str	r3, [r2, #0]
	angle += 0.001 * angle_speed; //deg
 80015da:	4b71      	ldr	r3, [pc, #452]	; (80017a0 <interrupt_calGyro+0x2a8>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7fe ffda 	bl	8000598 <__aeabi_f2d>
 80015e4:	4604      	mov	r4, r0
 80015e6:	460d      	mov	r5, r1
 80015e8:	4b6b      	ldr	r3, [pc, #428]	; (8001798 <interrupt_calGyro+0x2a0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7fe ffd3 	bl	8000598 <__aeabi_f2d>
 80015f2:	a35d      	add	r3, pc, #372	; (adr r3, 8001768 <interrupt_calGyro+0x270>)
 80015f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f8:	f7ff f826 	bl	8000648 <__aeabi_dmul>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4620      	mov	r0, r4
 8001602:	4629      	mov	r1, r5
 8001604:	f7fe fe6a 	bl	80002dc <__adddf3>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	4610      	mov	r0, r2
 800160e:	4619      	mov	r1, r3
 8001610:	f7ff faf2 	bl	8000bf8 <__aeabi_d2f>
 8001614:	4603      	mov	r3, r0
 8001616:	4a62      	ldr	r2, [pc, #392]	; (80017a0 <interrupt_calGyro+0x2a8>)
 8001618:	6013      	str	r3, [r2, #0]
	anglex += 0.001 * (gyro.omega_x - omegaX_offset); //deg
 800161a:	4b62      	ldr	r3, [pc, #392]	; (80017a4 <interrupt_calGyro+0x2ac>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe ffba 	bl	8000598 <__aeabi_f2d>
 8001624:	4604      	mov	r4, r0
 8001626:	460d      	mov	r5, r1
 8001628:	4b56      	ldr	r3, [pc, #344]	; (8001784 <interrupt_calGyro+0x28c>)
 800162a:	ed93 7a00 	vldr	s14, [r3]
 800162e:	4b5e      	ldr	r3, [pc, #376]	; (80017a8 <interrupt_calGyro+0x2b0>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001638:	ee17 0a90 	vmov	r0, s15
 800163c:	f7fe ffac 	bl	8000598 <__aeabi_f2d>
 8001640:	a349      	add	r3, pc, #292	; (adr r3, 8001768 <interrupt_calGyro+0x270>)
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ffff 	bl	8000648 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4620      	mov	r0, r4
 8001650:	4629      	mov	r1, r5
 8001652:	f7fe fe43 	bl	80002dc <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4610      	mov	r0, r2
 800165c:	4619      	mov	r1, r3
 800165e:	f7ff facb 	bl	8000bf8 <__aeabi_d2f>
 8001662:	4603      	mov	r3, r0
 8001664:	4a4f      	ldr	r2, [pc, #316]	; (80017a4 <interrupt_calGyro+0x2ac>)
 8001666:	6013      	str	r3, [r2, #0]
	//angle_acceleration = (angle_speed - angle_speed0) * 1000; //deg/sec^2
//+0.12*0.02*angle_speed*angle_speed
	gf_accel = -(gyro.accel_y - accelY_offset)*ACCEL_COEFFICIENT*1000;
 8001668:	4b46      	ldr	r3, [pc, #280]	; (8001784 <interrupt_calGyro+0x28c>)
 800166a:	ed93 7a04 	vldr	s14, [r3, #16]
 800166e:	4b4f      	ldr	r3, [pc, #316]	; (80017ac <interrupt_calGyro+0x2b4>)
 8001670:	edd3 7a00 	vldr	s15, [r3]
 8001674:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001678:	eef1 7a67 	vneg.f32	s15, s15
 800167c:	ee17 3a90 	vmov	r3, s15
 8001680:	4618      	mov	r0, r3
 8001682:	f7fe ff89 	bl	8000598 <__aeabi_f2d>
 8001686:	a33a      	add	r3, pc, #232	; (adr r3, 8001770 <interrupt_calGyro+0x278>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe ffdc 	bl	8000648 <__aeabi_dmul>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	a337      	add	r3, pc, #220	; (adr r3, 8001778 <interrupt_calGyro+0x280>)
 800169a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169e:	f7fe ffd3 	bl	8000648 <__aeabi_dmul>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	4b40      	ldr	r3, [pc, #256]	; (80017b0 <interrupt_calGyro+0x2b8>)
 80016b0:	f7fe ffca 	bl	8000648 <__aeabi_dmul>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	4610      	mov	r0, r2
 80016ba:	4619      	mov	r1, r3
 80016bc:	f7ff fa9c 	bl	8000bf8 <__aeabi_d2f>
 80016c0:	4603      	mov	r3, r0
 80016c2:	4a3c      	ldr	r2, [pc, #240]	; (80017b4 <interrupt_calGyro+0x2bc>)
 80016c4:	6013      	str	r3, [r2, #0]
	gf_speed += gf_accel * INTERRUPT_TIME;
 80016c6:	4b3c      	ldr	r3, [pc, #240]	; (80017b8 <interrupt_calGyro+0x2c0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe ff64 	bl	8000598 <__aeabi_f2d>
 80016d0:	4604      	mov	r4, r0
 80016d2:	460d      	mov	r5, r1
 80016d4:	4b37      	ldr	r3, [pc, #220]	; (80017b4 <interrupt_calGyro+0x2bc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe ff5d 	bl	8000598 <__aeabi_f2d>
 80016de:	a322      	add	r3, pc, #136	; (adr r3, 8001768 <interrupt_calGyro+0x270>)
 80016e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e4:	f7fe ffb0 	bl	8000648 <__aeabi_dmul>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4620      	mov	r0, r4
 80016ee:	4629      	mov	r1, r5
 80016f0:	f7fe fdf4 	bl	80002dc <__adddf3>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fa7c 	bl	8000bf8 <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	4a2d      	ldr	r2, [pc, #180]	; (80017b8 <interrupt_calGyro+0x2c0>)
 8001704:	6013      	str	r3, [r2, #0]
	gf_distance += gf_speed * INTERRUPT_TIME;
 8001706:	4b2d      	ldr	r3, [pc, #180]	; (80017bc <interrupt_calGyro+0x2c4>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe ff44 	bl	8000598 <__aeabi_f2d>
 8001710:	4604      	mov	r4, r0
 8001712:	460d      	mov	r5, r1
 8001714:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <interrupt_calGyro+0x2c0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe ff3d 	bl	8000598 <__aeabi_f2d>
 800171e:	a312      	add	r3, pc, #72	; (adr r3, 8001768 <interrupt_calGyro+0x270>)
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	f7fe ff90 	bl	8000648 <__aeabi_dmul>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4620      	mov	r0, r4
 800172e:	4629      	mov	r1, r5
 8001730:	f7fe fdd4 	bl	80002dc <__adddf3>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	f7ff fa5c 	bl	8000bf8 <__aeabi_d2f>
 8001740:	4603      	mov	r3, r0
 8001742:	4a1e      	ldr	r2, [pc, #120]	; (80017bc <interrupt_calGyro+0x2c4>)
 8001744:	6013      	str	r3, [r2, #0]




}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bdb0      	pop	{r4, r5, r7, pc}
 800174e:	bf00      	nop
 8001750:	20253975 	.word	0x20253975
 8001754:	3fee6126 	.word	0x3fee6126
 8001758:	00000000 	.word	0x00000000
 800175c:	40ac2000 	.word	0x40ac2000
 8001760:	00000000 	.word	0x00000000
 8001764:	40abc600 	.word	0x40abc600
 8001768:	d2f1a9fc 	.word	0xd2f1a9fc
 800176c:	3f50624d 	.word	0x3f50624d
 8001770:	7ae147ae 	.word	0x7ae147ae
 8001774:	3ff3ae14 	.word	0x3ff3ae14
 8001778:	9999999a 	.word	0x9999999a
 800177c:	3ff19999 	.word	0x3ff19999
 8001780:	2000024c 	.word	0x2000024c
 8001784:	2000044c 	.word	0x2000044c
 8001788:	20000244 	.word	0x20000244
 800178c:	40ab8000 	.word	0x40ab8000
 8001790:	4086e000 	.word	0x4086e000
 8001794:	40868000 	.word	0x40868000
 8001798:	20000228 	.word	0x20000228
 800179c:	20000230 	.word	0x20000230
 80017a0:	20000224 	.word	0x20000224
 80017a4:	2000022c 	.word	0x2000022c
 80017a8:	20000240 	.word	0x20000240
 80017ac:	20000248 	.word	0x20000248
 80017b0:	408f4000 	.word	0x408f4000
 80017b4:	2000023c 	.word	0x2000023c
 80017b8:	20000234 	.word	0x20000234
 80017bc:	20000238 	.word	0x20000238

080017c0 <interupt_calSensor>:
/*******************************************************************/
/*	()			(interupt_calSensor)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void interupt_calSensor(void){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
	int j;

	pl_interupt_getSensor();
 80017c6:	f000 fe51 	bl	800246c <pl_interupt_getSensor>

	for (j = 19; j >= 1; j--) {
 80017ca:	2313      	movs	r3, #19
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	e037      	b.n	8001840 <interupt_calSensor+0x80>
		//g_V_battery[j] = g_V_battery[j - 1];
		g_sensor[0][j] = g_sensor[0][j - 1];
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3b01      	subs	r3, #1
 80017d4:	4a61      	ldr	r2, [pc, #388]	; (800195c <interupt_calSensor+0x19c>)
 80017d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017da:	4960      	ldr	r1, [pc, #384]	; (800195c <interupt_calSensor+0x19c>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[1][j] = g_sensor[1][j - 1];
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	4a5d      	ldr	r2, [pc, #372]	; (800195c <interupt_calSensor+0x19c>)
 80017e8:	3314      	adds	r3, #20
 80017ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017ee:	495b      	ldr	r1, [pc, #364]	; (800195c <interupt_calSensor+0x19c>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3314      	adds	r3, #20
 80017f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[2][j] = g_sensor[2][j - 1];
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	4a57      	ldr	r2, [pc, #348]	; (800195c <interupt_calSensor+0x19c>)
 80017fe:	3328      	adds	r3, #40	; 0x28
 8001800:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001804:	4955      	ldr	r1, [pc, #340]	; (800195c <interupt_calSensor+0x19c>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	3328      	adds	r3, #40	; 0x28
 800180a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[3][j] = g_sensor[3][j - 1];
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3b01      	subs	r3, #1
 8001812:	4a52      	ldr	r2, [pc, #328]	; (800195c <interupt_calSensor+0x19c>)
 8001814:	333c      	adds	r3, #60	; 0x3c
 8001816:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800181a:	4950      	ldr	r1, [pc, #320]	; (800195c <interupt_calSensor+0x19c>)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	333c      	adds	r3, #60	; 0x3c
 8001820:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[4][j] = g_sensor[4][j - 1];
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3b01      	subs	r3, #1
 8001828:	4a4c      	ldr	r2, [pc, #304]	; (800195c <interupt_calSensor+0x19c>)
 800182a:	3350      	adds	r3, #80	; 0x50
 800182c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001830:	494a      	ldr	r1, [pc, #296]	; (800195c <interupt_calSensor+0x19c>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	3350      	adds	r3, #80	; 0x50
 8001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (j = 19; j >= 1; j--) {
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3b01      	subs	r3, #1
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	dcc4      	bgt.n	80017d0 <interupt_calSensor+0x10>
	}
	//g_V_battery[0] = g_V_batt;
	g_sensor[0][0] = g_sensor_on[0] - g_sensor_off[0];
 8001846:	4b46      	ldr	r3, [pc, #280]	; (8001960 <interupt_calSensor+0x1a0>)
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	461a      	mov	r2, r3
 800184c:	4b45      	ldr	r3, [pc, #276]	; (8001964 <interupt_calSensor+0x1a4>)
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	4a42      	ldr	r2, [pc, #264]	; (800195c <interupt_calSensor+0x19c>)
 8001854:	6013      	str	r3, [r2, #0]
	g_sensor[1][0] = g_sensor_on[1] - g_sensor_off[1];
 8001856:	4b42      	ldr	r3, [pc, #264]	; (8001960 <interupt_calSensor+0x1a0>)
 8001858:	885b      	ldrh	r3, [r3, #2]
 800185a:	461a      	mov	r2, r3
 800185c:	4b41      	ldr	r3, [pc, #260]	; (8001964 <interupt_calSensor+0x1a4>)
 800185e:	885b      	ldrh	r3, [r3, #2]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	4a3e      	ldr	r2, [pc, #248]	; (800195c <interupt_calSensor+0x19c>)
 8001864:	6513      	str	r3, [r2, #80]	; 0x50
	g_sensor[2][0] = g_sensor_on[2] - g_sensor_off[2];
 8001866:	4b3e      	ldr	r3, [pc, #248]	; (8001960 <interupt_calSensor+0x1a0>)
 8001868:	889b      	ldrh	r3, [r3, #4]
 800186a:	461a      	mov	r2, r3
 800186c:	4b3d      	ldr	r3, [pc, #244]	; (8001964 <interupt_calSensor+0x1a4>)
 800186e:	889b      	ldrh	r3, [r3, #4]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	4a3a      	ldr	r2, [pc, #232]	; (800195c <interupt_calSensor+0x19c>)
 8001874:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	g_sensor[3][0] = g_sensor_on[3] - g_sensor_off[3];
 8001878:	4b39      	ldr	r3, [pc, #228]	; (8001960 <interupt_calSensor+0x1a0>)
 800187a:	88db      	ldrh	r3, [r3, #6]
 800187c:	461a      	mov	r2, r3
 800187e:	4b39      	ldr	r3, [pc, #228]	; (8001964 <interupt_calSensor+0x1a4>)
 8001880:	88db      	ldrh	r3, [r3, #6]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	4a35      	ldr	r2, [pc, #212]	; (800195c <interupt_calSensor+0x19c>)
 8001886:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
	g_sensor[4][0] = g_sensor_on[4] - g_sensor_off[4];
 800188a:	4b35      	ldr	r3, [pc, #212]	; (8001960 <interupt_calSensor+0x1a0>)
 800188c:	891b      	ldrh	r3, [r3, #8]
 800188e:	461a      	mov	r2, r3
 8001890:	4b34      	ldr	r3, [pc, #208]	; (8001964 <interupt_calSensor+0x1a4>)
 8001892:	891b      	ldrh	r3, [r3, #8]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	4a31      	ldr	r2, [pc, #196]	; (800195c <interupt_calSensor+0x19c>)
 8001898:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

	for (j = 0; j <= 4; j++) {
 800189c:	2300      	movs	r3, #0
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	e053      	b.n	800194a <interupt_calSensor+0x18a>
		g_sensor_diff[j]=g_sensor[j][0]-g_sensor[j][11];
 80018a2:	492e      	ldr	r1, [pc, #184]	; (800195c <interupt_calSensor+0x19c>)
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	4613      	mov	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	4413      	add	r3, r2
 80018ac:	011b      	lsls	r3, r3, #4
 80018ae:	440b      	add	r3, r1
 80018b0:	6819      	ldr	r1, [r3, #0]
 80018b2:	482a      	ldr	r0, [pc, #168]	; (800195c <interupt_calSensor+0x19c>)
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	011b      	lsls	r3, r3, #4
 80018be:	4403      	add	r3, r0
 80018c0:	332c      	adds	r3, #44	; 0x2c
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	1aca      	subs	r2, r1, r3
 80018c6:	4928      	ldr	r1, [pc, #160]	; (8001968 <interupt_calSensor+0x1a8>)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor_diff_wallcut[j]=g_sensor[j][0]-g_sensor[j][3];
 80018ce:	4923      	ldr	r1, [pc, #140]	; (800195c <interupt_calSensor+0x19c>)
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	4613      	mov	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	011b      	lsls	r3, r3, #4
 80018da:	440b      	add	r3, r1
 80018dc:	6819      	ldr	r1, [r3, #0]
 80018de:	481f      	ldr	r0, [pc, #124]	; (800195c <interupt_calSensor+0x19c>)
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	011b      	lsls	r3, r3, #4
 80018ea:	4403      	add	r3, r0
 80018ec:	330c      	adds	r3, #12
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	1aca      	subs	r2, r1, r3
 80018f2:	491e      	ldr	r1, [pc, #120]	; (800196c <interupt_calSensor+0x1ac>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor_mean[j] = (g_sensor[j][0] + g_sensor[j][1] + g_sensor[j][2]) / 3;
 80018fa:	4918      	ldr	r1, [pc, #96]	; (800195c <interupt_calSensor+0x19c>)
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	4613      	mov	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	440b      	add	r3, r1
 8001908:	6819      	ldr	r1, [r3, #0]
 800190a:	4814      	ldr	r0, [pc, #80]	; (800195c <interupt_calSensor+0x19c>)
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	4403      	add	r3, r0
 8001918:	3304      	adds	r3, #4
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4419      	add	r1, r3
 800191e:	480f      	ldr	r0, [pc, #60]	; (800195c <interupt_calSensor+0x19c>)
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	4613      	mov	r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4413      	add	r3, r2
 8001928:	011b      	lsls	r3, r3, #4
 800192a:	4403      	add	r3, r0
 800192c:	3308      	adds	r3, #8
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	440b      	add	r3, r1
 8001932:	4a0f      	ldr	r2, [pc, #60]	; (8001970 <interupt_calSensor+0x1b0>)
 8001934:	fb82 1203 	smull	r1, r2, r2, r3
 8001938:	17db      	asrs	r3, r3, #31
 800193a:	1ad2      	subs	r2, r2, r3
 800193c:	490d      	ldr	r1, [pc, #52]	; (8001974 <interupt_calSensor+0x1b4>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (j = 0; j <= 4; j++) {
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3301      	adds	r3, #1
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b04      	cmp	r3, #4
 800194e:	dda8      	ble.n	80018a2 <interupt_calSensor+0xe2>
//	}
//	g_V_battery_mean/=20;



}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000274 	.word	0x20000274
 8001960:	20000474 	.word	0x20000474
 8001964:	20000480 	.word	0x20000480
 8001968:	20000404 	.word	0x20000404
 800196c:	20000418 	.word	0x20000418
 8001970:	55555556 	.word	0x55555556
 8001974:	2000042c 	.word	0x2000042c

08001978 <pl_yellow_LED_off>:
}




void pl_yellow_LED_off(void){
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001982:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001986:	f005 fa95 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001994:	f005 fa8e 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 8001998:	2200      	movs	r2, #0
 800199a:	2140      	movs	r1, #64	; 0x40
 800199c:	4811      	ldr	r0, [pc, #68]	; (80019e4 <pl_yellow_LED_off+0x6c>)
 800199e:	f005 fa89 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 80019a2:	2200      	movs	r2, #0
 80019a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a8:	480f      	ldr	r0, [pc, #60]	; (80019e8 <pl_yellow_LED_off+0x70>)
 80019aa:	f005 fa83 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 80019ae:	2200      	movs	r2, #0
 80019b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019b4:	480c      	ldr	r0, [pc, #48]	; (80019e8 <pl_yellow_LED_off+0x70>)
 80019b6:	f005 fa7d 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019c0:	4809      	ldr	r0, [pc, #36]	; (80019e8 <pl_yellow_LED_off+0x70>)
 80019c2:	f005 fa77 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019cc:	4806      	ldr	r0, [pc, #24]	; (80019e8 <pl_yellow_LED_off+0x70>)
 80019ce:	f005 fa71 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019d8:	4803      	ldr	r0, [pc, #12]	; (80019e8 <pl_yellow_LED_off+0x70>)
 80019da:	f005 fa6b 	bl	8006eb4 <HAL_GPIO_WritePin>
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	48000800 	.word	0x48000800
 80019e8:	48000400 	.word	0x48000400

080019ec <pl_yellow_LED_on>:

void pl_yellow_LED_on(void){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fa:	f005 fa5b 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a08:	f005 fa54 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	4811      	ldr	r0, [pc, #68]	; (8001a58 <pl_yellow_LED_on+0x6c>)
 8001a12:	f005 fa4f 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a1c:	480f      	ldr	r0, [pc, #60]	; (8001a5c <pl_yellow_LED_on+0x70>)
 8001a1e:	f005 fa49 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a28:	480c      	ldr	r0, [pc, #48]	; (8001a5c <pl_yellow_LED_on+0x70>)
 8001a2a:	f005 fa43 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a34:	4809      	ldr	r0, [pc, #36]	; (8001a5c <pl_yellow_LED_on+0x70>)
 8001a36:	f005 fa3d 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a40:	4806      	ldr	r0, [pc, #24]	; (8001a5c <pl_yellow_LED_on+0x70>)
 8001a42:	f005 fa37 	bl	8006eb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 8001a46:	2201      	movs	r2, #1
 8001a48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a4c:	4803      	ldr	r0, [pc, #12]	; (8001a5c <pl_yellow_LED_on+0x70>)
 8001a4e:	f005 fa31 	bl	8006eb4 <HAL_GPIO_WritePin>
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	48000800 	.word	0x48000800
 8001a5c:	48000400 	.word	0x48000400

08001a60 <pl_yellow_LED_count>:


void pl_yellow_LED_count(unsigned char yy){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]

unsigned char yy1,yy2,yy3,yy4,yy5,yy6,yy7,yy8;

yy1 = yy & 1;
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	73fb      	strb	r3, [r7, #15]
yy2 = yy & 2;
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	73bb      	strb	r3, [r7, #14]
yy3 = yy & 4;
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	737b      	strb	r3, [r7, #13]
yy4 = yy & 8;
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	733b      	strb	r3, [r7, #12]
yy5 = yy & 16;
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	72fb      	strb	r3, [r7, #11]
yy6 = yy & 32;
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	f003 0320 	and.w	r3, r3, #32
 8001a98:	72bb      	strb	r3, [r7, #10]
yy7 = yy & 64;
 8001a9a:	79fb      	ldrb	r3, [r7, #7]
 8001a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aa0:	727b      	strb	r3, [r7, #9]
yy8 = yy & 128;
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001aa8:	723b      	strb	r3, [r7, #8]

if(yy1 >= 1){
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d007      	beq.n	8001ac0 <pl_yellow_LED_count+0x60>
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ab6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aba:	f005 f9fb 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001abe:	e006      	b.n	8001ace <pl_yellow_LED_count+0x6e>
}else{
	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aca:	f005 f9f3 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy2 >= 1){
 8001ace:	7bbb      	ldrb	r3, [r7, #14]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d007      	beq.n	8001ae4 <pl_yellow_LED_count+0x84>
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ada:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ade:	f005 f9e9 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001ae2:	e006      	b.n	8001af2 <pl_yellow_LED_count+0x92>
}
else{
	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aee:	f005 f9e1 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy3 >= 1){
 8001af2:	7b7b      	ldrb	r3, [r7, #13]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d005      	beq.n	8001b04 <pl_yellow_LED_count+0xa4>
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 8001af8:	2201      	movs	r2, #1
 8001afa:	2140      	movs	r1, #64	; 0x40
 8001afc:	482e      	ldr	r0, [pc, #184]	; (8001bb8 <pl_yellow_LED_count+0x158>)
 8001afe:	f005 f9d9 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001b02:	e004      	b.n	8001b0e <pl_yellow_LED_count+0xae>
}else{
	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 8001b04:	2200      	movs	r2, #0
 8001b06:	2140      	movs	r1, #64	; 0x40
 8001b08:	482b      	ldr	r0, [pc, #172]	; (8001bb8 <pl_yellow_LED_count+0x158>)
 8001b0a:	f005 f9d3 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy4 >= 1){
 8001b0e:	7b3b      	ldrb	r3, [r7, #12]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d006      	beq.n	8001b22 <pl_yellow_LED_count+0xc2>
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b1a:	4828      	ldr	r0, [pc, #160]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b1c:	f005 f9ca 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001b20:	e005      	b.n	8001b2e <pl_yellow_LED_count+0xce>
}else{
	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b28:	4824      	ldr	r0, [pc, #144]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b2a:	f005 f9c3 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy5 >= 1){
 8001b2e:	7afb      	ldrb	r3, [r7, #11]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d006      	beq.n	8001b42 <pl_yellow_LED_count+0xe2>
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b3a:	4820      	ldr	r0, [pc, #128]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b3c:	f005 f9ba 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001b40:	e005      	b.n	8001b4e <pl_yellow_LED_count+0xee>
}else{
	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 8001b42:	2200      	movs	r2, #0
 8001b44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b48:	481c      	ldr	r0, [pc, #112]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b4a:	f005 f9b3 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy6 >= 1){
 8001b4e:	7abb      	ldrb	r3, [r7, #10]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d006      	beq.n	8001b62 <pl_yellow_LED_count+0x102>
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b5a:	4818      	ldr	r0, [pc, #96]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b5c:	f005 f9aa 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001b60:	e005      	b.n	8001b6e <pl_yellow_LED_count+0x10e>
}else{
	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 8001b62:	2200      	movs	r2, #0
 8001b64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b68:	4814      	ldr	r0, [pc, #80]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b6a:	f005 f9a3 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy7 >= 1){
 8001b6e:	7a7b      	ldrb	r3, [r7, #9]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d006      	beq.n	8001b82 <pl_yellow_LED_count+0x122>
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b7a:	4810      	ldr	r0, [pc, #64]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b7c:	f005 f99a 	bl	8006eb4 <HAL_GPIO_WritePin>
 8001b80:	e005      	b.n	8001b8e <pl_yellow_LED_count+0x12e>
}else{
	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b88:	480c      	ldr	r0, [pc, #48]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b8a:	f005 f993 	bl	8006eb4 <HAL_GPIO_WritePin>
}
if(yy8 >= 1){
 8001b8e:	7a3b      	ldrb	r3, [r7, #8]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d006      	beq.n	8001ba2 <pl_yellow_LED_count+0x142>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9a:	4808      	ldr	r0, [pc, #32]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001b9c:	f005 f98a 	bl	8006eb4 <HAL_GPIO_WritePin>
}else{
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
}
}
 8001ba0:	e005      	b.n	8001bae <pl_yellow_LED_count+0x14e>
	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ba8:	4804      	ldr	r0, [pc, #16]	; (8001bbc <pl_yellow_LED_count+0x15c>)
 8001baa:	f005 f983 	bl	8006eb4 <HAL_GPIO_WritePin>
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	48000800 	.word	0x48000800
 8001bbc:	48000400 	.word	0x48000400

08001bc0 <pl_r_blue_LED>:


void pl_r_blue_LED(int pin){
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(BLUE_R_LED_GPIO_Port,BLUE_R_LED_Pin,pin);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	461a      	mov	r2, r3
 8001bce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bd2:	4803      	ldr	r0, [pc, #12]	; (8001be0 <pl_r_blue_LED+0x20>)
 8001bd4:	f005 f96e 	bl	8006eb4 <HAL_GPIO_WritePin>
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	48000800 	.word	0x48000800

08001be4 <pl_l_blue_LED>:

void pl_l_blue_LED(int pin){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(BLUE_L_LED_GPIO_Port,BLUE_L_LED_Pin,pin);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	2104      	movs	r1, #4
 8001bf4:	4803      	ldr	r0, [pc, #12]	; (8001c04 <pl_l_blue_LED+0x20>)
 8001bf6:	f005 f95d 	bl	8006eb4 <HAL_GPIO_WritePin>
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	48000400 	.word	0x48000400

08001c08 <encoder_read_byte_R>:
#include "spi.h"
#include <stdio.h>

float encoder_R,encoder_L;

uint16_t encoder_read_byte_R(uint16_t address,uint16_t data){
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	460a      	mov	r2, r1
 8001c12:	80fb      	strh	r3, [r7, #6]
 8001c14:	4613      	mov	r3, r2
 8001c16:	80bb      	strh	r3, [r7, #4]
	uint8_t addBuffer[2];
//	uint16_t data;
	uint8_t dataBuffer[2];
	uint16_t parity;

	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2110      	movs	r1, #16
 8001c1c:	4833      	ldr	r0, [pc, #204]	; (8001cec <encoder_read_byte_R+0xe4>)
 8001c1e:	f005 f949 	bl	8006eb4 <HAL_GPIO_WritePin>

	address = address | 0x4000;//2bit1
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c28:	80fb      	strh	r3, [r7, #6]
	parity=0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	83fb      	strh	r3, [r7, #30]
	for(int i=0;i<15;i++) parity += (address >> i) & 1;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61bb      	str	r3, [r7, #24]
 8001c32:	e00d      	b.n	8001c50 <encoder_read_byte_R+0x48>
 8001c34:	88fa      	ldrh	r2, [r7, #6]
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	fa42 f303 	asr.w	r3, r2, r3
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	8bfb      	ldrh	r3, [r7, #30]
 8001c46:	4413      	add	r3, r2
 8001c48:	83fb      	strh	r3, [r7, #30]
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	2b0e      	cmp	r3, #14
 8001c54:	ddee      	ble.n	8001c34 <encoder_read_byte_R+0x2c>
	address = address | ((parity % 2) << 15);
 8001c56:	8bfb      	ldrh	r3, [r7, #30]
 8001c58:	03db      	lsls	r3, r3, #15
 8001c5a:	b21a      	sxth	r2, r3
 8001c5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	b21b      	sxth	r3, r3
 8001c64:	80fb      	strh	r3, [r7, #6]
	addBuffer[0]=address>>8;
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	743b      	strb	r3, [r7, #16]
	addBuffer[1]=address & 0x00FF;
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	747b      	strb	r3, [r7, #17]


	HAL_SPI_Transmit(&hspi3, (uint8_t*)addBuffer, 2, 100);
 8001c76:	f107 0110 	add.w	r1, r7, #16
 8001c7a:	2364      	movs	r3, #100	; 0x64
 8001c7c:	2202      	movs	r2, #2
 8001c7e:	481c      	ldr	r0, [pc, #112]	; (8001cf0 <encoder_read_byte_R+0xe8>)
 8001c80:	f006 f9fb 	bl	800807a <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(&hspi3, address, 2, 100);

	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8001c84:	2201      	movs	r2, #1
 8001c86:	2110      	movs	r1, #16
 8001c88:	4818      	ldr	r0, [pc, #96]	; (8001cec <encoder_read_byte_R+0xe4>)
 8001c8a:	f005 f913 	bl	8006eb4 <HAL_GPIO_WritePin>

	for(int i=0;i<150;i++){}
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	e002      	b.n	8001c9a <encoder_read_byte_R+0x92>
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	3301      	adds	r3, #1
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2b95      	cmp	r3, #149	; 0x95
 8001c9e:	ddf9      	ble.n	8001c94 <encoder_read_byte_R+0x8c>

	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2110      	movs	r1, #16
 8001ca4:	4811      	ldr	r0, [pc, #68]	; (8001cec <encoder_read_byte_R+0xe4>)
 8001ca6:	f005 f905 	bl	8006eb4 <HAL_GPIO_WritePin>

//	data=0xC000;
	dataBuffer[0]=data>>8;
 8001caa:	88bb      	ldrh	r3, [r7, #4]
 8001cac:	0a1b      	lsrs	r3, r3, #8
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	733b      	strb	r3, [r7, #12]
	dataBuffer[1]=data & 0x00FF;
 8001cb4:	88bb      	ldrh	r3, [r7, #4]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Receive(&hspi3, (uint8_t*)dataBuffer, 2, 100);
 8001cba:	f107 010c 	add.w	r1, r7, #12
 8001cbe:	2364      	movs	r3, #100	; 0x64
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	480b      	ldr	r0, [pc, #44]	; (8001cf0 <encoder_read_byte_R+0xe8>)
 8001cc4:	f006 fb47 	bl	8008356 <HAL_SPI_Receive>
	data=((uint16_t)(dataBuffer[0]) << 8) | (uint16_t)(dataBuffer[1]);
 8001cc8:	7b3b      	ldrb	r3, [r7, #12]
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	b21a      	sxth	r2, r3
 8001cce:	7b7b      	ldrb	r3, [r7, #13]
 8001cd0:	b21b      	sxth	r3, r3
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	b21b      	sxth	r3, r3
 8001cd6:	80bb      	strh	r3, [r7, #4]
//	HAL_SPI_Transmit(&hspi3, data, 2, 100);
	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8001cd8:	2201      	movs	r2, #1
 8001cda:	2110      	movs	r1, #16
 8001cdc:	4803      	ldr	r0, [pc, #12]	; (8001cec <encoder_read_byte_R+0xe4>)
 8001cde:	f005 f8e9 	bl	8006eb4 <HAL_GPIO_WritePin>

	return data;
 8001ce2:	88bb      	ldrh	r3, [r7, #4]

}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3720      	adds	r7, #32
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	48000400 	.word	0x48000400
 8001cf0:	2000c15c 	.word	0x2000c15c

08001cf4 <encoder_read_byte_L>:
	HAL_GPIO_WritePin( ENCODER_R_CS_GPIO_Port, ENCODER_R_CS_Pin, GPIO_PIN_SET); //cs = 1;

}


uint16_t encoder_read_byte_L(uint16_t address,uint16_t data){
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	460a      	mov	r2, r1
 8001cfe:	80fb      	strh	r3, [r7, #6]
 8001d00:	4613      	mov	r3, r2
 8001d02:	80bb      	strh	r3, [r7, #4]
	uint8_t addBuffer[2];
//	uint16_t data;
	uint8_t dataBuffer[2];
	uint16_t parity;

	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8001d04:	2200      	movs	r2, #0
 8001d06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0e:	f005 f8d1 	bl	8006eb4 <HAL_GPIO_WritePin>

	address = address | 0x4000;//2bit1
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d18:	80fb      	strh	r3, [r7, #6]
	parity=0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	83fb      	strh	r3, [r7, #30]
	for(int i=0;i<15;i++) parity += (address >> i) & 1;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61bb      	str	r3, [r7, #24]
 8001d22:	e00d      	b.n	8001d40 <encoder_read_byte_L+0x4c>
 8001d24:	88fa      	ldrh	r2, [r7, #6]
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	fa42 f303 	asr.w	r3, r2, r3
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	8bfb      	ldrh	r3, [r7, #30]
 8001d36:	4413      	add	r3, r2
 8001d38:	83fb      	strh	r3, [r7, #30]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	61bb      	str	r3, [r7, #24]
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	2b0e      	cmp	r3, #14
 8001d44:	ddee      	ble.n	8001d24 <encoder_read_byte_L+0x30>
	address = address | ((parity % 2) << 15);
 8001d46:	8bfb      	ldrh	r3, [r7, #30]
 8001d48:	03db      	lsls	r3, r3, #15
 8001d4a:	b21a      	sxth	r2, r3
 8001d4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	b21b      	sxth	r3, r3
 8001d54:	80fb      	strh	r3, [r7, #6]
	addBuffer[0]=address>>8;
 8001d56:	88fb      	ldrh	r3, [r7, #6]
 8001d58:	0a1b      	lsrs	r3, r3, #8
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	743b      	strb	r3, [r7, #16]
	addBuffer[1]=address & 0x00FF;
 8001d60:	88fb      	ldrh	r3, [r7, #6]
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	747b      	strb	r3, [r7, #17]

	HAL_SPI_Transmit(&hspi3, (uint8_t*)addBuffer, 2, 100);
 8001d66:	f107 0110 	add.w	r1, r7, #16
 8001d6a:	2364      	movs	r3, #100	; 0x64
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	481e      	ldr	r0, [pc, #120]	; (8001de8 <encoder_read_byte_L+0xf4>)
 8001d70:	f006 f983 	bl	800807a <HAL_SPI_Transmit>

	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8001d74:	2201      	movs	r2, #1
 8001d76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7e:	f005 f899 	bl	8006eb4 <HAL_GPIO_WritePin>

	for(int i=0;i<150;i++){}
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	e002      	b.n	8001d8e <encoder_read_byte_L+0x9a>
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2b95      	cmp	r3, #149	; 0x95
 8001d92:	ddf9      	ble.n	8001d88 <encoder_read_byte_L+0x94>

	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8001d94:	2200      	movs	r2, #0
 8001d96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d9e:	f005 f889 	bl	8006eb4 <HAL_GPIO_WritePin>

//	data=0x0000;
	dataBuffer[0]=data>>8;
 8001da2:	88bb      	ldrh	r3, [r7, #4]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	733b      	strb	r3, [r7, #12]
	dataBuffer[1]=data & 0x00FF;
 8001dac:	88bb      	ldrh	r3, [r7, #4]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Receive(&hspi3, (uint8_t*)dataBuffer, 2, 100);
 8001db2:	f107 010c 	add.w	r1, r7, #12
 8001db6:	2364      	movs	r3, #100	; 0x64
 8001db8:	2202      	movs	r2, #2
 8001dba:	480b      	ldr	r0, [pc, #44]	; (8001de8 <encoder_read_byte_L+0xf4>)
 8001dbc:	f006 facb 	bl	8008356 <HAL_SPI_Receive>
	data=((uint16_t)(dataBuffer[0]) << 8) | (uint16_t)(dataBuffer[1]);
 8001dc0:	7b3b      	ldrb	r3, [r7, #12]
 8001dc2:	021b      	lsls	r3, r3, #8
 8001dc4:	b21a      	sxth	r2, r3
 8001dc6:	7b7b      	ldrb	r3, [r7, #13]
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin( ENCODER_L_CS_GPIO_Port, ENCODER_L_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dda:	f005 f86b 	bl	8006eb4 <HAL_GPIO_WritePin>

	return data;
 8001dde:	88bb      	ldrh	r3, [r7, #4]

}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	2000c15c 	.word	0x2000c15c

08001dec <AS5047_DataUpdate>:

}



void AS5047_DataUpdate(void){
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0

		//encoder_read_byte_L(0x3FFF,0xC000);
		//HAL_Delay(5);
		encoder_R=(float)(encoder_read_byte_R(0x3FFF,0x0000) & 0x3FFF) * 360 / 16384;
 8001df0:	2100      	movs	r1, #0
 8001df2:	f643 70ff 	movw	r0, #16383	; 0x3fff
 8001df6:	f7ff ff07 	bl	8001c08 <encoder_read_byte_R>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001e00:	ee07 3a90 	vmov	s15, r3
 8001e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e08:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001e50 <AS5047_DataUpdate+0x64>
 8001e0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e10:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001e54 <AS5047_DataUpdate+0x68>
 8001e14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e18:	4b0f      	ldr	r3, [pc, #60]	; (8001e58 <AS5047_DataUpdate+0x6c>)
 8001e1a:	edc3 7a00 	vstr	s15, [r3]
		//HAL_Delay(500);

		//encoder_read_byte_R(0x3FFF,0xC000);
		//HAL_Delay(5);
		encoder_L=(float)(encoder_read_byte_L(0x3FFF,0x0000) & 0x3FFF) * 360 / 16384;
 8001e1e:	2100      	movs	r1, #0
 8001e20:	f643 70ff 	movw	r0, #16383	; 0x3fff
 8001e24:	f7ff ff66 	bl	8001cf4 <encoder_read_byte_L>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001e2e:	ee07 3a90 	vmov	s15, r3
 8001e32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e36:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001e50 <AS5047_DataUpdate+0x64>
 8001e3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e3e:	eddf 6a05 	vldr	s13, [pc, #20]	; 8001e54 <AS5047_DataUpdate+0x68>
 8001e42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e46:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <AS5047_DataUpdate+0x70>)
 8001e48:	edc3 7a00 	vstr	s15, [r3]
		//HAL_Delay(5);

}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	43b40000 	.word	0x43b40000
 8001e54:	46800000 	.word	0x46800000
 8001e58:	20000440 	.word	0x20000440
 8001e5c:	20000444 	.word	0x20000444

08001e60 <gyro_read_byte>:

GYRO_DATA gyro;

uint8_t gyro_read_byte(uint8_t reg)

{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]

	uint8_t ret, val;

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET); //cs = 0;
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	4810      	ldr	r0, [pc, #64]	; (8001eb0 <gyro_read_byte+0x50>)
 8001e70:	f005 f820 	bl	8006eb4 <HAL_GPIO_WritePin>

	ret = reg | 0x80;//bit1
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	73fb      	strb	r3, [r7, #15]

	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 8001e7e:	f107 010f 	add.w	r1, r7, #15
 8001e82:	2364      	movs	r3, #100	; 0x64
 8001e84:	2201      	movs	r2, #1
 8001e86:	480b      	ldr	r0, [pc, #44]	; (8001eb4 <gyro_read_byte+0x54>)
 8001e88:	f006 f8f7 	bl	800807a <HAL_SPI_Transmit>

	HAL_SPI_Receive(&hspi1, &val, 1, 100);
 8001e8c:	f107 010e 	add.w	r1, r7, #14
 8001e90:	2364      	movs	r3, #100	; 0x64
 8001e92:	2201      	movs	r2, #1
 8001e94:	4807      	ldr	r0, [pc, #28]	; (8001eb4 <gyro_read_byte+0x54>)
 8001e96:	f006 fa5e 	bl	8008356 <HAL_SPI_Receive>

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET); //cs = 1;
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	2110      	movs	r1, #16
 8001e9e:	4804      	ldr	r0, [pc, #16]	; (8001eb0 <gyro_read_byte+0x50>)
 8001ea0:	f005 f808 	bl	8006eb4 <HAL_GPIO_WritePin>

	return val;
 8001ea4:	7bbb      	ldrb	r3, [r7, #14]

}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	48000800 	.word	0x48000800
 8001eb4:	2000c0f8 	.word	0x2000c0f8

08001eb8 <gyro_write_byte>:

void gyro_write_byte(uint8_t reg, uint8_t val)

{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460a      	mov	r2, r1
 8001ec2:	71fb      	strb	r3, [r7, #7]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	71bb      	strb	r3, [r7, #6]

	uint8_t ret;

	ret = reg & 0x7F;//bit0
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2110      	movs	r1, #16
 8001ed6:	480c      	ldr	r0, [pc, #48]	; (8001f08 <gyro_write_byte+0x50>)
 8001ed8:	f004 ffec 	bl	8006eb4 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &ret, 1, 100);
 8001edc:	f107 010f 	add.w	r1, r7, #15
 8001ee0:	2364      	movs	r3, #100	; 0x64
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	4809      	ldr	r0, [pc, #36]	; (8001f0c <gyro_write_byte+0x54>)
 8001ee6:	f006 f8c8 	bl	800807a <HAL_SPI_Transmit>

	HAL_SPI_Transmit(&hspi1, &val, 1, 100);
 8001eea:	1db9      	adds	r1, r7, #6
 8001eec:	2364      	movs	r3, #100	; 0x64
 8001eee:	2201      	movs	r2, #1
 8001ef0:	4806      	ldr	r0, [pc, #24]	; (8001f0c <gyro_write_byte+0x54>)
 8001ef2:	f006 f8c2 	bl	800807a <HAL_SPI_Transmit>

	HAL_GPIO_WritePin( GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	2110      	movs	r1, #16
 8001efa:	4803      	ldr	r0, [pc, #12]	; (8001f08 <gyro_write_byte+0x50>)
 8001efc:	f004 ffda 	bl	8006eb4 <HAL_GPIO_WritePin>

}
 8001f00:	bf00      	nop
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	48000800 	.word	0x48000800
 8001f0c:	2000c0f8 	.word	0x2000c0f8

08001f10 <pl_gyro_init>:

void pl_gyro_init(void)

{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	71fb      	strb	r3, [r7, #7]

// check WHO_AM_I (0x75)

	who_am_i = gyro_read_byte(0x75);
 8001f1a:	2075      	movs	r0, #117	; 0x75
 8001f1c:	f7ff ffa0 	bl	8001e60 <gyro_read_byte>
 8001f20:	4603      	mov	r3, r0
 8001f22:	71fb      	strb	r3, [r7, #7]

// who am i = 0x12

	printf("\r\nwho_am_i = 0x%x\r\n", who_am_i);
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	4619      	mov	r1, r3
 8001f28:	481b      	ldr	r0, [pc, #108]	; (8001f98 <pl_gyro_init+0x88>)
 8001f2a:	f009 fd59 	bl	800b9e0 <iprintf>

// recheck

	if (who_am_i != 0x98) {
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	2b98      	cmp	r3, #152	; 0x98
 8001f32:	d00e      	beq.n	8001f52 <pl_gyro_init+0x42>

		HAL_Delay(100);
 8001f34:	2064      	movs	r0, #100	; 0x64
 8001f36:	f002 f869 	bl	800400c <HAL_Delay>

		who_am_i = gyro_read_byte(0x75);
 8001f3a:	2075      	movs	r0, #117	; 0x75
 8001f3c:	f7ff ff90 	bl	8001e60 <gyro_read_byte>
 8001f40:	4603      	mov	r3, r0
 8001f42:	71fb      	strb	r3, [r7, #7]

		if (who_am_i != 0x98) {
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	2b98      	cmp	r3, #152	; 0x98
 8001f48:	d003      	beq.n	8001f52 <pl_gyro_init+0x42>

			while (1) {

				printf("gyro_error\r");
 8001f4a:	4814      	ldr	r0, [pc, #80]	; (8001f9c <pl_gyro_init+0x8c>)
 8001f4c:	f009 fd48 	bl	800b9e0 <iprintf>
 8001f50:	e7fb      	b.n	8001f4a <pl_gyro_init+0x3a>

// set pwr might

// PWR_MIGHT_1 0x6B

	gyro_write_byte(0x6B, 0x00);
 8001f52:	2100      	movs	r1, #0
 8001f54:	206b      	movs	r0, #107	; 0x6b
 8001f56:	f7ff ffaf 	bl	8001eb8 <gyro_write_byte>

	HAL_Delay(50);
 8001f5a:	2032      	movs	r0, #50	; 0x32
 8001f5c:	f002 f856 	bl	800400c <HAL_Delay>

// PWR_MIGHT_2 0x6C

	gyro_write_byte(0x6C, 0x00);
 8001f60:	2100      	movs	r1, #0
 8001f62:	206c      	movs	r0, #108	; 0x6c
 8001f64:	f7ff ffa8 	bl	8001eb8 <gyro_write_byte>

	HAL_Delay(50);
 8001f68:	2032      	movs	r0, #50	; 0x32
 8001f6a:	f002 f84f 	bl	800400c <HAL_Delay>

// set gyro config

// GYRO_CONFIG 0x1B

	gyro_write_byte(0x1B, 0x18); // use 2000 dps
 8001f6e:	2118      	movs	r1, #24
 8001f70:	201b      	movs	r0, #27
 8001f72:	f7ff ffa1 	bl	8001eb8 <gyro_write_byte>

	HAL_Delay(50);
 8001f76:	2032      	movs	r0, #50	; 0x32
 8001f78:	f002 f848 	bl	800400c <HAL_Delay>

// ACCEL_CONFIG 0x1C

	gyro_write_byte(0x1C, 0x18); // use pm 16g
 8001f7c:	2118      	movs	r1, #24
 8001f7e:	201c      	movs	r0, #28
 8001f80:	f7ff ff9a 	bl	8001eb8 <gyro_write_byte>

	HAL_Delay(50);
 8001f84:	2032      	movs	r0, #50	; 0x32
 8001f86:	f002 f841 	bl	800400c <HAL_Delay>

	set_flag = 1;
 8001f8a:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <pl_gyro_init+0x90>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	701a      	strb	r2, [r3, #0]

}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	0800dc20 	.word	0x0800dc20
 8001f9c:	0800dc34 	.word	0x0800dc34
 8001fa0:	20000448 	.word	0x20000448

08001fa4 <ICM20602_GYRO_READ>:

float ICM20602_GYRO_READ(uint8_t H_reg)

{
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	71fb      	strb	r3, [r7, #7]

	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff55 	bl	8001e60 <gyro_read_byte>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	b21c      	sxth	r4, r3
			| (uint8_t) gyro_read_byte(H_reg + 1));
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff ff4c 	bl	8001e60 <gyro_read_byte>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	b21b      	sxth	r3, r3
	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8001fcc:	4323      	orrs	r3, r4
 8001fce:	81fb      	strh	r3, [r7, #14]

	float omega = (float) (data / 16.4f);
 8001fd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fd4:	ee07 3a90 	vmov	s15, r3
 8001fd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fdc:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001ff8 <ICM20602_GYRO_READ+0x54>
 8001fe0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe4:	edc7 7a02 	vstr	s15, [r7, #8]

	return omega;
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	ee07 3a90 	vmov	s15, r3

}
 8001fee:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd90      	pop	{r4, r7, pc}
 8001ff8:	41833333 	.word	0x41833333

08001ffc <ICM20602_ACCEL_READ>:

float ICM20602_ACCEL_READ(uint8_t H_reg)

{
 8001ffc:	b590      	push	{r4, r7, lr}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]

	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff29 	bl	8001e60 <gyro_read_byte>
 800200e:	4603      	mov	r3, r0
 8002010:	021b      	lsls	r3, r3, #8
 8002012:	b21c      	sxth	r4, r3
			| (uint8_t) gyro_read_byte(H_reg + 1));
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	3301      	adds	r3, #1
 8002018:	b2db      	uxtb	r3, r3
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff ff20 	bl	8001e60 <gyro_read_byte>
 8002020:	4603      	mov	r3, r0
 8002022:	b21b      	sxth	r3, r3
	int16_t data = (int16_t) (((uint8_t) gyro_read_byte(H_reg) << 8)
 8002024:	4323      	orrs	r3, r4
 8002026:	81fb      	strh	r3, [r7, #14]

	float accel = (float) (data / 2048.0f);
 8002028:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002034:	eddf 6a06 	vldr	s13, [pc, #24]	; 8002050 <ICM20602_ACCEL_READ+0x54>
 8002038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203c:	edc7 7a02 	vstr	s15, [r7, #8]

	return accel;
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	ee07 3a90 	vmov	s15, r3

}
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	3714      	adds	r7, #20
 800204c:	46bd      	mov	sp, r7
 800204e:	bd90      	pop	{r4, r7, pc}
 8002050:	45000000 	.word	0x45000000

08002054 <ICM20602_DataUpdate>:

void ICM20602_DataUpdate(void)

{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0

	if (set_flag == 1) {
 8002058:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <ICM20602_DataUpdate+0x70>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d12f      	bne.n	80020c0 <ICM20602_DataUpdate+0x6c>

// get yawrate

		gyro.omega_x = ICM20602_GYRO_READ(0x43);
 8002060:	2043      	movs	r0, #67	; 0x43
 8002062:	f7ff ff9f 	bl	8001fa4 <ICM20602_GYRO_READ>
 8002066:	eef0 7a40 	vmov.f32	s15, s0
 800206a:	4b17      	ldr	r3, [pc, #92]	; (80020c8 <ICM20602_DataUpdate+0x74>)
 800206c:	edc3 7a00 	vstr	s15, [r3]

		gyro.omega_y = ICM20602_GYRO_READ(0x45);
 8002070:	2045      	movs	r0, #69	; 0x45
 8002072:	f7ff ff97 	bl	8001fa4 <ICM20602_GYRO_READ>
 8002076:	eef0 7a40 	vmov.f32	s15, s0
 800207a:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <ICM20602_DataUpdate+0x74>)
 800207c:	edc3 7a01 	vstr	s15, [r3, #4]

		gyro.omega_z = ICM20602_GYRO_READ(0x47);
 8002080:	2047      	movs	r0, #71	; 0x47
 8002082:	f7ff ff8f 	bl	8001fa4 <ICM20602_GYRO_READ>
 8002086:	eef0 7a40 	vmov.f32	s15, s0
 800208a:	4b0f      	ldr	r3, [pc, #60]	; (80020c8 <ICM20602_DataUpdate+0x74>)
 800208c:	edc3 7a02 	vstr	s15, [r3, #8]

// get accel

		gyro.accel_x = ICM20602_ACCEL_READ(0x3B);
 8002090:	203b      	movs	r0, #59	; 0x3b
 8002092:	f7ff ffb3 	bl	8001ffc <ICM20602_ACCEL_READ>
 8002096:	eef0 7a40 	vmov.f32	s15, s0
 800209a:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <ICM20602_DataUpdate+0x74>)
 800209c:	edc3 7a03 	vstr	s15, [r3, #12]

		gyro.accel_y = ICM20602_ACCEL_READ(0x3D);
 80020a0:	203d      	movs	r0, #61	; 0x3d
 80020a2:	f7ff ffab 	bl	8001ffc <ICM20602_ACCEL_READ>
 80020a6:	eef0 7a40 	vmov.f32	s15, s0
 80020aa:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <ICM20602_DataUpdate+0x74>)
 80020ac:	edc3 7a04 	vstr	s15, [r3, #16]

		gyro.accel_z = ICM20602_ACCEL_READ(0x3F);
 80020b0:	203f      	movs	r0, #63	; 0x3f
 80020b2:	f7ff ffa3 	bl	8001ffc <ICM20602_ACCEL_READ>
 80020b6:	eef0 7a40 	vmov.f32	s15, s0
 80020ba:	4b03      	ldr	r3, [pc, #12]	; (80020c8 <ICM20602_DataUpdate+0x74>)
 80020bc:	edc3 7a05 	vstr	s15, [r3, #20]

	}

}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	20000448 	.word	0x20000448
 80020c8:	2000044c 	.word	0x2000044c

080020cc <pl_motor_init>:
#include "PL_motor.h"
#include "tim.h"
#include "gpio.h"
#include "define.h"

void pl_motor_init(void){
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start_IT(&htim8);//
 80020d0:	480f      	ldr	r0, [pc, #60]	; (8002110 <pl_motor_init+0x44>)
 80020d2:	f006 fe97 	bl	8008e04 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim8);//
 80020d6:	480e      	ldr	r0, [pc, #56]	; (8002110 <pl_motor_init+0x44>)
 80020d8:	f001 fdcc 	bl	8003c74 <HAL_TIM_PWM_MspInit>
	  HAL_TIM_Base_Start_IT(&htim16);//
 80020dc:	480d      	ldr	r0, [pc, #52]	; (8002114 <pl_motor_init+0x48>)
 80020de:	f006 fe91 	bl	8008e04 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim16);//
 80020e2:	480c      	ldr	r0, [pc, #48]	; (8002114 <pl_motor_init+0x48>)
 80020e4:	f001 fdc6 	bl	8003c74 <HAL_TIM_PWM_MspInit>

	pl_L_DriveMotor_mode(MOTOR_FRONT);
 80020e8:	2001      	movs	r0, #1
 80020ea:	f000 f815 	bl	8002118 <pl_L_DriveMotor_mode>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,90);
 80020ee:	4b08      	ldr	r3, [pc, #32]	; (8002110 <pl_motor_init+0x44>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	225a      	movs	r2, #90	; 0x5a
 80020f4:	63da      	str	r2, [r3, #60]	; 0x3c
	pl_R_DriveMotor_mode(MOTOR_FRONT);
 80020f6:	2001      	movs	r0, #1
 80020f8:	f000 f836 	bl	8002168 <pl_R_DriveMotor_mode>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,90);
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <pl_motor_init+0x44>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	225a      	movs	r2, #90	; 0x5a
 8002102:	635a      	str	r2, [r3, #52]	; 0x34

	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1,30);
 8002104:	4b03      	ldr	r3, [pc, #12]	; (8002114 <pl_motor_init+0x48>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	221e      	movs	r2, #30
 800210a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	2000c210 	.word	0x2000c210
 8002114:	2000c25c 	.word	0x2000c25c

08002118 <pl_L_DriveMotor_mode>:

void pl_DriveMotor_standby(int pin){
//	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, pin);
}

void pl_L_DriveMotor_mode(int l_motor_mode){
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

switch (l_motor_mode){
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b03      	cmp	r3, #3
 8002124:	d819      	bhi.n	800215a <pl_L_DriveMotor_mode+0x42>
 8002126:	a201      	add	r2, pc, #4	; (adr r2, 800212c <pl_L_DriveMotor_mode+0x14>)
 8002128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212c:	08002159 	.word	0x08002159
 8002130:	0800213d 	.word	0x0800213d
 8002134:	0800214b 	.word	0x0800214b
 8002138:	08002159 	.word	0x08002159
case MOTOR_STOP:
	//pin_mode
break;
case MOTOR_FRONT:
	HAL_GPIO_WritePin(MOTOR_L_CWCCW_GPIO_Port,MOTOR_L_CWCCW_Pin,GPIO_PIN_RESET);
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002142:	4808      	ldr	r0, [pc, #32]	; (8002164 <pl_L_DriveMotor_mode+0x4c>)
 8002144:	f004 feb6 	bl	8006eb4 <HAL_GPIO_WritePin>
break;
 8002148:	e007      	b.n	800215a <pl_L_DriveMotor_mode+0x42>
case MOTOR_BACK:
	HAL_GPIO_WritePin(MOTOR_L_CWCCW_GPIO_Port,MOTOR_L_CWCCW_Pin,GPIO_PIN_SET);
 800214a:	2201      	movs	r2, #1
 800214c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002150:	4804      	ldr	r0, [pc, #16]	; (8002164 <pl_L_DriveMotor_mode+0x4c>)
 8002152:	f004 feaf 	bl	8006eb4 <HAL_GPIO_WritePin>
break;
 8002156:	e000      	b.n	800215a <pl_L_DriveMotor_mode+0x42>
break;
 8002158:	bf00      	nop
case MOTOR_BREAK:
	//pin_mode
break;
}

}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	48000800 	.word	0x48000800

08002168 <pl_R_DriveMotor_mode>:

void pl_R_DriveMotor_mode(int r_motor_mode){
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]

switch (r_motor_mode){
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b03      	cmp	r3, #3
 8002174:	d817      	bhi.n	80021a6 <pl_R_DriveMotor_mode+0x3e>
 8002176:	a201      	add	r2, pc, #4	; (adr r2, 800217c <pl_R_DriveMotor_mode+0x14>)
 8002178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800217c:	080021a5 	.word	0x080021a5
 8002180:	0800218d 	.word	0x0800218d
 8002184:	08002199 	.word	0x08002199
 8002188:	080021a5 	.word	0x080021a5
case MOTOR_STOP:
	//pin_mode
break;
case MOTOR_FRONT:
	HAL_GPIO_WritePin(MOTOR_R_CWCCW_GPIO_Port,MOTOR_R_CWCCW_Pin,GPIO_PIN_SET);
 800218c:	2201      	movs	r2, #1
 800218e:	2180      	movs	r1, #128	; 0x80
 8002190:	4807      	ldr	r0, [pc, #28]	; (80021b0 <pl_R_DriveMotor_mode+0x48>)
 8002192:	f004 fe8f 	bl	8006eb4 <HAL_GPIO_WritePin>
break;
 8002196:	e006      	b.n	80021a6 <pl_R_DriveMotor_mode+0x3e>
case MOTOR_BACK:
	HAL_GPIO_WritePin(MOTOR_R_CWCCW_GPIO_Port,MOTOR_R_CWCCW_Pin,GPIO_PIN_RESET);
 8002198:	2200      	movs	r2, #0
 800219a:	2180      	movs	r1, #128	; 0x80
 800219c:	4804      	ldr	r0, [pc, #16]	; (80021b0 <pl_R_DriveMotor_mode+0x48>)
 800219e:	f004 fe89 	bl	8006eb4 <HAL_GPIO_WritePin>
break;
 80021a2:	e000      	b.n	80021a6 <pl_R_DriveMotor_mode+0x3e>
break;
 80021a4:	bf00      	nop
case MOTOR_BREAK:
	//pin_mode
break;
}

}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	48000400 	.word	0x48000400

080021b4 <pl_DriveMotor_start>:



void pl_DriveMotor_start(void){
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80021b8:	2108      	movs	r1, #8
 80021ba:	4804      	ldr	r0, [pc, #16]	; (80021cc <pl_DriveMotor_start+0x18>)
 80021bc:	f006 feea 	bl	8008f94 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80021c0:	2100      	movs	r1, #0
 80021c2:	4802      	ldr	r0, [pc, #8]	; (80021cc <pl_DriveMotor_start+0x18>)
 80021c4:	f006 fee6 	bl	8008f94 <HAL_TIM_PWM_Start>
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	2000c210 	.word	0x2000c210

080021d0 <pl_DriveMotor_stop>:

void pl_DriveMotor_stop(void){
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80021d4:	2108      	movs	r1, #8
 80021d6:	4804      	ldr	r0, [pc, #16]	; (80021e8 <pl_DriveMotor_stop+0x18>)
 80021d8:	f006 ffe8 	bl	80091ac <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80021dc:	2100      	movs	r1, #0
 80021de:	4802      	ldr	r0, [pc, #8]	; (80021e8 <pl_DriveMotor_stop+0x18>)
 80021e0:	f006 ffe4 	bl	80091ac <HAL_TIM_PWM_Stop>
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	2000c210 	.word	0x2000c210

080021ec <pl_DriveMotor_duty>:

void pl_DriveMotor_duty(int duty_l,int duty_r){
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3,duty_l);
 80021f6:	4b07      	ldr	r3, [pc, #28]	; (8002214 <pl_DriveMotor_duty+0x28>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,duty_r);
 80021fe:	4b05      	ldr	r3, [pc, #20]	; (8002214 <pl_DriveMotor_duty+0x28>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	2000c210 	.word	0x2000c210

08002218 <pl_sensor_init>:
/*******************************************************************/
/*	sensorinit					(pl_sensor_init)	*/
/*******************************************************************/
/*	sensor						*/
/*******************************************************************/
void pl_sensor_init(void){
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
	AD_step=0;
 800221c:	4b04      	ldr	r3, [pc, #16]	; (8002230 <pl_sensor_init+0x18>)
 800221e:	2200      	movs	r2, #0
 8002220:	701a      	strb	r2, [r3, #0]
	//HAL_ADC_Init(&hadc1);
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002222:	217f      	movs	r1, #127	; 0x7f
 8002224:	4803      	ldr	r0, [pc, #12]	; (8002234 <pl_sensor_init+0x1c>)
 8002226:	f003 ff6b 	bl	8006100 <HAL_ADCEx_Calibration_Start>
	//HAL_ADC_ConfigChannel(&hadc1,&sConfig);
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000470 	.word	0x20000470
 8002234:	2000049c 	.word	0x2000049c

08002238 <pl_callback_getSensor>:
/*******************************************************************/
/*	callback			(pl_callback_getSensor)	*/
/*******************************************************************/
/*	DMA					*/
/*******************************************************************/
void pl_callback_getSensor(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
	uint16_t V_battAD;

	int j;
	HAL_ADC_Stop_DMA(&hadc1);
 800223e:	4882      	ldr	r0, [pc, #520]	; (8002448 <pl_callback_getSensor+0x210>)
 8002240:	f002 fe08 	bl	8004e54 <HAL_ADC_Stop_DMA>


	switch (AD_step) {
 8002244:	4b81      	ldr	r3, [pc, #516]	; (800244c <pl_callback_getSensor+0x214>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b04      	cmp	r3, #4
 800224a:	f200 80da 	bhi.w	8002402 <pl_callback_getSensor+0x1ca>
 800224e:	a201      	add	r2, pc, #4	; (adr r2, 8002254 <pl_callback_getSensor+0x1c>)
 8002250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002254:	08002269 	.word	0x08002269
 8002258:	080022a1 	.word	0x080022a1
 800225c:	080022e9 	.word	0x080022e9
 8002260:	08002329 	.word	0x08002329
 8002264:	080023d9 	.word	0x080023d9
	case 0:
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin, GPIO_PIN_SET);
 8002268:	2201      	movs	r2, #1
 800226a:	2102      	movs	r1, #2
 800226c:	4878      	ldr	r0, [pc, #480]	; (8002450 <pl_callback_getSensor+0x218>)
 800226e:	f004 fe21 	bl	8006eb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 8002272:	2200      	movs	r2, #0
 8002274:	2110      	movs	r1, #16
 8002276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227a:	f004 fe1b 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 800227e:	2200      	movs	r2, #0
 8002280:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002284:	4873      	ldr	r0, [pc, #460]	; (8002454 <pl_callback_getSensor+0x21c>)
 8002286:	f004 fe15 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		j=0;
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
		while (j <= 1000) {j++;}
 800228e:	e002      	b.n	8002296 <pl_callback_getSensor+0x5e>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3301      	adds	r3, #1
 8002294:	607b      	str	r3, [r7, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800229c:	ddf8      	ble.n	8002290 <pl_callback_getSensor+0x58>
		break;
 800229e:	e0b0      	b.n	8002402 <pl_callback_getSensor+0x1ca>
	case 1:
		g_sensor_on[0] = g_ADCBuffer[1];
 80022a0:	4b6d      	ldr	r3, [pc, #436]	; (8002458 <pl_callback_getSensor+0x220>)
 80022a2:	885a      	ldrh	r2, [r3, #2]
 80022a4:	4b6d      	ldr	r3, [pc, #436]	; (800245c <pl_callback_getSensor+0x224>)
 80022a6:	801a      	strh	r2, [r3, #0]
		g_sensor_on[1] = g_ADCBuffer[2];
 80022a8:	4b6b      	ldr	r3, [pc, #428]	; (8002458 <pl_callback_getSensor+0x220>)
 80022aa:	889a      	ldrh	r2, [r3, #4]
 80022ac:	4b6b      	ldr	r3, [pc, #428]	; (800245c <pl_callback_getSensor+0x224>)
 80022ae:	805a      	strh	r2, [r3, #2]

		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 80022b0:	2200      	movs	r2, #0
 80022b2:	2102      	movs	r1, #2
 80022b4:	4866      	ldr	r0, [pc, #408]	; (8002450 <pl_callback_getSensor+0x218>)
 80022b6:	f004 fdfd 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin, GPIO_PIN_SET);
 80022ba:	2201      	movs	r2, #1
 80022bc:	2110      	movs	r1, #16
 80022be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c2:	f004 fdf7 	bl	8006eb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 80022c6:	2200      	movs	r2, #0
 80022c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022cc:	4861      	ldr	r0, [pc, #388]	; (8002454 <pl_callback_getSensor+0x21c>)
 80022ce:	f004 fdf1 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		j=0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	607b      	str	r3, [r7, #4]
		while (j <= 1000) {j++;}
 80022d6:	e002      	b.n	80022de <pl_callback_getSensor+0xa6>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3301      	adds	r3, #1
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022e4:	ddf8      	ble.n	80022d8 <pl_callback_getSensor+0xa0>
		break;
 80022e6:	e08c      	b.n	8002402 <pl_callback_getSensor+0x1ca>
	case 2:
		g_sensor_on[2] = g_ADCBuffer[3];
 80022e8:	4b5b      	ldr	r3, [pc, #364]	; (8002458 <pl_callback_getSensor+0x220>)
 80022ea:	88da      	ldrh	r2, [r3, #6]
 80022ec:	4b5b      	ldr	r3, [pc, #364]	; (800245c <pl_callback_getSensor+0x224>)
 80022ee:	809a      	strh	r2, [r3, #4]
		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 80022f0:	2200      	movs	r2, #0
 80022f2:	2102      	movs	r1, #2
 80022f4:	4856      	ldr	r0, [pc, #344]	; (8002450 <pl_callback_getSensor+0x218>)
 80022f6:	f004 fddd 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 80022fa:	2200      	movs	r2, #0
 80022fc:	2110      	movs	r1, #16
 80022fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002302:	f004 fdd7 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin, GPIO_PIN_SET);
 8002306:	2201      	movs	r2, #1
 8002308:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800230c:	4851      	ldr	r0, [pc, #324]	; (8002454 <pl_callback_getSensor+0x21c>)
 800230e:	f004 fdd1 	bl	8006eb4 <HAL_GPIO_WritePin>
		j=0;
 8002312:	2300      	movs	r3, #0
 8002314:	607b      	str	r3, [r7, #4]
		while (j <= 1000) {j++;}
 8002316:	e002      	b.n	800231e <pl_callback_getSensor+0xe6>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3301      	adds	r3, #1
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002324:	ddf8      	ble.n	8002318 <pl_callback_getSensor+0xe0>
		break;
 8002326:	e06c      	b.n	8002402 <pl_callback_getSensor+0x1ca>
	case 3:
		g_sensor_on[3] = g_ADCBuffer[4];
 8002328:	4b4b      	ldr	r3, [pc, #300]	; (8002458 <pl_callback_getSensor+0x220>)
 800232a:	891a      	ldrh	r2, [r3, #8]
 800232c:	4b4b      	ldr	r3, [pc, #300]	; (800245c <pl_callback_getSensor+0x224>)
 800232e:	80da      	strh	r2, [r3, #6]
		g_sensor_on[4] = g_ADCBuffer[5];
 8002330:	4b49      	ldr	r3, [pc, #292]	; (8002458 <pl_callback_getSensor+0x220>)
 8002332:	895a      	ldrh	r2, [r3, #10]
 8002334:	4b49      	ldr	r3, [pc, #292]	; (800245c <pl_callback_getSensor+0x224>)
 8002336:	811a      	strh	r2, [r3, #8]


		HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port, SENSOR_LED1_Pin,
 8002338:	2200      	movs	r2, #0
 800233a:	2102      	movs	r1, #2
 800233c:	4844      	ldr	r0, [pc, #272]	; (8002450 <pl_callback_getSensor+0x218>)
 800233e:	f004 fdb9 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port, SENSOR_LED2_Pin,
 8002342:	2200      	movs	r2, #0
 8002344:	2110      	movs	r1, #16
 8002346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800234a:	f004 fdb3 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port, SENSOR_LED3_Pin,
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002354:	483f      	ldr	r0, [pc, #252]	; (8002454 <pl_callback_getSensor+0x21c>)
 8002356:	f004 fdad 	bl	8006eb4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		j=0;
 800235a:	2300      	movs	r3, #0
 800235c:	607b      	str	r3, [r7, #4]
		while (j <= 50) {j++;}
 800235e:	e002      	b.n	8002366 <pl_callback_getSensor+0x12e>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3301      	adds	r3, #1
 8002364:	607b      	str	r3, [r7, #4]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b32      	cmp	r3, #50	; 0x32
 800236a:	ddf9      	ble.n	8002360 <pl_callback_getSensor+0x128>
		V_battAD = g_ADCBuffer[0];
 800236c:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <pl_callback_getSensor+0x220>)
 800236e:	881b      	ldrh	r3, [r3, #0]
 8002370:	807b      	strh	r3, [r7, #2]
		g_V_batt = 3.3 * (float) V_battAD / 4095.0 * (100.0 + 50.0) / 50.0;
 8002372:	887b      	ldrh	r3, [r7, #2]
 8002374:	ee07 3a90 	vmov	s15, r3
 8002378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800237c:	ee17 0a90 	vmov	r0, s15
 8002380:	f7fe f90a 	bl	8000598 <__aeabi_f2d>
 8002384:	a32a      	add	r3, pc, #168	; (adr r3, 8002430 <pl_callback_getSensor+0x1f8>)
 8002386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238a:	f7fe f95d 	bl	8000648 <__aeabi_dmul>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	a328      	add	r3, pc, #160	; (adr r3, 8002438 <pl_callback_getSensor+0x200>)
 8002398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239c:	f7fe fa7e 	bl	800089c <__aeabi_ddiv>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4610      	mov	r0, r2
 80023a6:	4619      	mov	r1, r3
 80023a8:	a325      	add	r3, pc, #148	; (adr r3, 8002440 <pl_callback_getSensor+0x208>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f7fe f94b 	bl	8000648 <__aeabi_dmul>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4610      	mov	r0, r2
 80023b8:	4619      	mov	r1, r3
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	4b28      	ldr	r3, [pc, #160]	; (8002460 <pl_callback_getSensor+0x228>)
 80023c0:	f7fe fa6c 	bl	800089c <__aeabi_ddiv>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4610      	mov	r0, r2
 80023ca:	4619      	mov	r1, r3
 80023cc:	f7fe fc14 	bl	8000bf8 <__aeabi_d2f>
 80023d0:	4603      	mov	r3, r0
 80023d2:	4a24      	ldr	r2, [pc, #144]	; (8002464 <pl_callback_getSensor+0x22c>)
 80023d4:	6013      	str	r3, [r2, #0]
		break;
 80023d6:	e014      	b.n	8002402 <pl_callback_getSensor+0x1ca>
	case 4:
		g_sensor_off[0] = g_ADCBuffer[1];
 80023d8:	4b1f      	ldr	r3, [pc, #124]	; (8002458 <pl_callback_getSensor+0x220>)
 80023da:	885a      	ldrh	r2, [r3, #2]
 80023dc:	4b22      	ldr	r3, [pc, #136]	; (8002468 <pl_callback_getSensor+0x230>)
 80023de:	801a      	strh	r2, [r3, #0]
		g_sensor_off[1] = g_ADCBuffer[2];
 80023e0:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <pl_callback_getSensor+0x220>)
 80023e2:	889a      	ldrh	r2, [r3, #4]
 80023e4:	4b20      	ldr	r3, [pc, #128]	; (8002468 <pl_callback_getSensor+0x230>)
 80023e6:	805a      	strh	r2, [r3, #2]
		g_sensor_off[2] = g_ADCBuffer[3];
 80023e8:	4b1b      	ldr	r3, [pc, #108]	; (8002458 <pl_callback_getSensor+0x220>)
 80023ea:	88da      	ldrh	r2, [r3, #6]
 80023ec:	4b1e      	ldr	r3, [pc, #120]	; (8002468 <pl_callback_getSensor+0x230>)
 80023ee:	809a      	strh	r2, [r3, #4]
		g_sensor_off[3] = g_ADCBuffer[4];
 80023f0:	4b19      	ldr	r3, [pc, #100]	; (8002458 <pl_callback_getSensor+0x220>)
 80023f2:	891a      	ldrh	r2, [r3, #8]
 80023f4:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <pl_callback_getSensor+0x230>)
 80023f6:	80da      	strh	r2, [r3, #6]
		g_sensor_off[4] = g_ADCBuffer[5];
 80023f8:	4b17      	ldr	r3, [pc, #92]	; (8002458 <pl_callback_getSensor+0x220>)
 80023fa:	895a      	ldrh	r2, [r3, #10]
 80023fc:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <pl_callback_getSensor+0x230>)
 80023fe:	811a      	strh	r2, [r3, #8]

		break;
 8002400:	bf00      	nop
	}


	AD_step++;
 8002402:	4b12      	ldr	r3, [pc, #72]	; (800244c <pl_callback_getSensor+0x214>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	3301      	adds	r3, #1
 8002408:	b2da      	uxtb	r2, r3
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <pl_callback_getSensor+0x214>)
 800240c:	701a      	strb	r2, [r3, #0]
	//for(j=0;j<=2000;j++){}
	if (AD_step != 4) {
 800240e:	4b0f      	ldr	r3, [pc, #60]	; (800244c <pl_callback_getSensor+0x214>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b04      	cmp	r3, #4
 8002414:	d005      	beq.n	8002422 <pl_callback_getSensor+0x1ea>
		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer, sizeof(g_ADCBuffer) / sizeof(uint16_t));
 8002416:	2206      	movs	r2, #6
 8002418:	490f      	ldr	r1, [pc, #60]	; (8002458 <pl_callback_getSensor+0x220>)
 800241a:	480b      	ldr	r0, [pc, #44]	; (8002448 <pl_callback_getSensor+0x210>)
 800241c:	f002 fc50 	bl	8004cc0 <HAL_ADC_Start_DMA>
	 the HAL_ADC_ConvCpltCallback could be implemented in the user file
	 */
	//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,sizeof(g_ADCBuffer)/sizeof(uint16_t));
	//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
	//	sizeof(g_ADCBuffer) / sizeof(uint16_t));
}
 8002420:	e002      	b.n	8002428 <pl_callback_getSensor+0x1f0>
		AD_step = 0;
 8002422:	4b0a      	ldr	r3, [pc, #40]	; (800244c <pl_callback_getSensor+0x214>)
 8002424:	2200      	movs	r2, #0
 8002426:	701a      	strb	r2, [r3, #0]
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	66666666 	.word	0x66666666
 8002434:	400a6666 	.word	0x400a6666
 8002438:	00000000 	.word	0x00000000
 800243c:	40affe00 	.word	0x40affe00
 8002440:	00000000 	.word	0x00000000
 8002444:	4062c000 	.word	0x4062c000
 8002448:	2000049c 	.word	0x2000049c
 800244c:	20000470 	.word	0x20000470
 8002450:	48000400 	.word	0x48000400
 8002454:	48000800 	.word	0x48000800
 8002458:	20000464 	.word	0x20000464
 800245c:	20000474 	.word	0x20000474
 8002460:	40490000 	.word	0x40490000
 8002464:	2000048c 	.word	0x2000048c
 8002468:	20000480 	.word	0x20000480

0800246c <pl_interupt_getSensor>:
/*******************************************************************/
/*	()			(interupt_calSensor)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void pl_interupt_getSensor(void){
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0

		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer, sizeof(g_ADCBuffer) / sizeof(uint16_t));
 8002470:	2206      	movs	r2, #6
 8002472:	4903      	ldr	r1, [pc, #12]	; (8002480 <pl_interupt_getSensor+0x14>)
 8002474:	4803      	ldr	r0, [pc, #12]	; (8002484 <pl_interupt_getSensor+0x18>)
 8002476:	f002 fc23 	bl	8004cc0 <HAL_ADC_Start_DMA>

}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000464 	.word	0x20000464
 8002484:	2000049c 	.word	0x2000049c

08002488 <pl_timer_init>:

volatile uint32_t g_timCount;
float g_timCount_sec;
uint8_t count_mode;

void pl_timer_init(void){
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
	count_mode=0;
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <pl_timer_init+0x1c>)
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
	g_timCount_sec=0;
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <pl_timer_init+0x20>)
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim6);//
 800249a:	4804      	ldr	r0, [pc, #16]	; (80024ac <pl_timer_init+0x24>)
 800249c:	f006 fcb2 	bl	8008e04 <HAL_TIM_Base_Start_IT>
}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000498 	.word	0x20000498
 80024a8:	20000494 	.word	0x20000494
 80024ac:	2000c1c4 	.word	0x2000c1c4

080024b0 <interrupt_timer>:

void interrupt_timer(void){
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
	g_timCount++;
 80024b4:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <interrupt_timer+0x48>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	3301      	adds	r3, #1
 80024ba:	4a0f      	ldr	r2, [pc, #60]	; (80024f8 <interrupt_timer+0x48>)
 80024bc:	6013      	str	r3, [r2, #0]
	if(count_mode==1){
 80024be:	4b0f      	ldr	r3, [pc, #60]	; (80024fc <interrupt_timer+0x4c>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d112      	bne.n	80024ec <interrupt_timer+0x3c>
	g_timCount_sec=g_timCount_sec + INTERRUPT_TIME;
 80024c6:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <interrupt_timer+0x50>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f864 	bl	8000598 <__aeabi_f2d>
 80024d0:	a307      	add	r3, pc, #28	; (adr r3, 80024f0 <interrupt_timer+0x40>)
 80024d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d6:	f7fd ff01 	bl	80002dc <__adddf3>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4610      	mov	r0, r2
 80024e0:	4619      	mov	r1, r3
 80024e2:	f7fe fb89 	bl	8000bf8 <__aeabi_d2f>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4a05      	ldr	r2, [pc, #20]	; (8002500 <interrupt_timer+0x50>)
 80024ea:	6013      	str	r3, [r2, #0]
	}

}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80024f4:	3f50624d 	.word	0x3f50624d
 80024f8:	20000490 	.word	0x20000490
 80024fc:	20000498 	.word	0x20000498
 8002500:	20000494 	.word	0x20000494
 8002504:	00000000 	.word	0x00000000

08002508 <wait_ms>:
	count_mode=0;
	g_timCount_sec=0;
	return timer;
}

void wait_ms(uint32_t waitTime) {
 8002508:	b5b0      	push	{r4, r5, r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]

        g_timCount = 0;
 8002510:	4b1d      	ldr	r3, [pc, #116]	; (8002588 <wait_ms+0x80>)
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim6, 0);
 8002516:	4b1d      	ldr	r3, [pc, #116]	; (800258c <wait_ms+0x84>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2200      	movs	r2, #0
 800251c:	625a      	str	r2, [r3, #36]	; 0x24
        while ((float)(g_timCount) * 0.001 / INTERRUPT_TIME < waitTime) {
 800251e:	bf00      	nop
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <wait_ms+0x80>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	ee07 3a90 	vmov	s15, r3
 8002528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800252c:	ee17 0a90 	vmov	r0, s15
 8002530:	f7fe f832 	bl	8000598 <__aeabi_f2d>
 8002534:	a312      	add	r3, pc, #72	; (adr r3, 8002580 <wait_ms+0x78>)
 8002536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253a:	f7fe f885 	bl	8000648 <__aeabi_dmul>
 800253e:	4602      	mov	r2, r0
 8002540:	460b      	mov	r3, r1
 8002542:	4610      	mov	r0, r2
 8002544:	4619      	mov	r1, r3
 8002546:	a30e      	add	r3, pc, #56	; (adr r3, 8002580 <wait_ms+0x78>)
 8002548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254c:	f7fe f9a6 	bl	800089c <__aeabi_ddiv>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	4614      	mov	r4, r2
 8002556:	461d      	mov	r5, r3
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7fd fffb 	bl	8000554 <__aeabi_ui2d>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	4620      	mov	r0, r4
 8002564:	4629      	mov	r1, r5
 8002566:	f7fe fae1 	bl	8000b2c <__aeabi_dcmplt>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1d7      	bne.n	8002520 <wait_ms+0x18>
        }

}
 8002570:	bf00      	nop
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bdb0      	pop	{r4, r5, r7, pc}
 800257a:	bf00      	nop
 800257c:	f3af 8000 	nop.w
 8002580:	d2f1a9fc 	.word	0xd2f1a9fc
 8002584:	3f50624d 	.word	0x3f50624d
 8002588:	20000490 	.word	0x20000490
 800258c:	2000c1c4 	.word	0x2000c1c4

08002590 <wait_ms_NoReset>:

void wait_ms_NoReset(uint32_t waitTime) {
 8002590:	b5b0      	push	{r4, r5, r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

        g_timCount = 0;
 8002598:	4b1b      	ldr	r3, [pc, #108]	; (8002608 <wait_ms_NoReset+0x78>)
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
        while ((float)(g_timCount) * 0.001 / INTERRUPT_TIME < waitTime) {
 800259e:	bf00      	nop
 80025a0:	4b19      	ldr	r3, [pc, #100]	; (8002608 <wait_ms_NoReset+0x78>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	ee07 3a90 	vmov	s15, r3
 80025a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ac:	ee17 0a90 	vmov	r0, s15
 80025b0:	f7fd fff2 	bl	8000598 <__aeabi_f2d>
 80025b4:	a312      	add	r3, pc, #72	; (adr r3, 8002600 <wait_ms_NoReset+0x70>)
 80025b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ba:	f7fe f845 	bl	8000648 <__aeabi_dmul>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4610      	mov	r0, r2
 80025c4:	4619      	mov	r1, r3
 80025c6:	a30e      	add	r3, pc, #56	; (adr r3, 8002600 <wait_ms_NoReset+0x70>)
 80025c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025cc:	f7fe f966 	bl	800089c <__aeabi_ddiv>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4614      	mov	r4, r2
 80025d6:	461d      	mov	r5, r3
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7fd ffbb 	bl	8000554 <__aeabi_ui2d>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4620      	mov	r0, r4
 80025e4:	4629      	mov	r1, r5
 80025e6:	f7fe faa1 	bl	8000b2c <__aeabi_dcmplt>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1d7      	bne.n	80025a0 <wait_ms_NoReset+0x10>
        }

}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bdb0      	pop	{r4, r5, r7, pc}
 80025fa:	bf00      	nop
 80025fc:	f3af 8000 	nop.w
 8002600:	d2f1a9fc 	.word	0xd2f1a9fc
 8002604:	3f50624d 	.word	0x3f50624d
 8002608:	20000490 	.word	0x20000490

0800260c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08c      	sub	sp, #48	; 0x30
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	2220      	movs	r2, #32
 8002622:	2100      	movs	r1, #0
 8002624:	4618      	mov	r0, r3
 8002626:	f008 fd69 	bl	800b0fc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800262a:	4b56      	ldr	r3, [pc, #344]	; (8002784 <MX_ADC1_Init+0x178>)
 800262c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002630:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002632:	4b54      	ldr	r3, [pc, #336]	; (8002784 <MX_ADC1_Init+0x178>)
 8002634:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800263a:	4b52      	ldr	r3, [pc, #328]	; (8002784 <MX_ADC1_Init+0x178>)
 800263c:	2200      	movs	r2, #0
 800263e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002640:	4b50      	ldr	r3, [pc, #320]	; (8002784 <MX_ADC1_Init+0x178>)
 8002642:	2200      	movs	r2, #0
 8002644:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002646:	4b4f      	ldr	r3, [pc, #316]	; (8002784 <MX_ADC1_Init+0x178>)
 8002648:	2200      	movs	r2, #0
 800264a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800264c:	4b4d      	ldr	r3, [pc, #308]	; (8002784 <MX_ADC1_Init+0x178>)
 800264e:	2201      	movs	r2, #1
 8002650:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002652:	4b4c      	ldr	r3, [pc, #304]	; (8002784 <MX_ADC1_Init+0x178>)
 8002654:	2208      	movs	r2, #8
 8002656:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002658:	4b4a      	ldr	r3, [pc, #296]	; (8002784 <MX_ADC1_Init+0x178>)
 800265a:	2200      	movs	r2, #0
 800265c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800265e:	4b49      	ldr	r3, [pc, #292]	; (8002784 <MX_ADC1_Init+0x178>)
 8002660:	2201      	movs	r2, #1
 8002662:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 6;
 8002664:	4b47      	ldr	r3, [pc, #284]	; (8002784 <MX_ADC1_Init+0x178>)
 8002666:	2206      	movs	r2, #6
 8002668:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800266a:	4b46      	ldr	r3, [pc, #280]	; (8002784 <MX_ADC1_Init+0x178>)
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002672:	4b44      	ldr	r3, [pc, #272]	; (8002784 <MX_ADC1_Init+0x178>)
 8002674:	2200      	movs	r2, #0
 8002676:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002678:	4b42      	ldr	r3, [pc, #264]	; (8002784 <MX_ADC1_Init+0x178>)
 800267a:	2200      	movs	r2, #0
 800267c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800267e:	4b41      	ldr	r3, [pc, #260]	; (8002784 <MX_ADC1_Init+0x178>)
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002686:	4b3f      	ldr	r3, [pc, #252]	; (8002784 <MX_ADC1_Init+0x178>)
 8002688:	2200      	movs	r2, #0
 800268a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800268c:	4b3d      	ldr	r3, [pc, #244]	; (8002784 <MX_ADC1_Init+0x178>)
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002694:	483b      	ldr	r0, [pc, #236]	; (8002784 <MX_ADC1_Init+0x178>)
 8002696:	f001 ff6d 	bl	8004574 <HAL_ADC_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80026a0:	f000 fbdf 	bl	8002e62 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80026a4:	2300      	movs	r3, #0
 80026a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80026a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ac:	4619      	mov	r1, r3
 80026ae:	4835      	ldr	r0, [pc, #212]	; (8002784 <MX_ADC1_Init+0x178>)
 80026b0:	f003 fdba 	bl	8006228 <HAL_ADCEx_MultiModeConfigChannel>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80026ba:	f000 fbd2 	bl	8002e62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80026be:	4b32      	ldr	r3, [pc, #200]	; (8002788 <MX_ADC1_Init+0x17c>)
 80026c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026c2:	2306      	movs	r3, #6
 80026c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80026c6:	2301      	movs	r3, #1
 80026c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80026ca:	237f      	movs	r3, #127	; 0x7f
 80026cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80026ce:	2304      	movs	r3, #4
 80026d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026d6:	1d3b      	adds	r3, r7, #4
 80026d8:	4619      	mov	r1, r3
 80026da:	482a      	ldr	r0, [pc, #168]	; (8002784 <MX_ADC1_Init+0x178>)
 80026dc:	f002 fe80 	bl	80053e0 <HAL_ADC_ConfigChannel>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80026e6:	f000 fbbc 	bl	8002e62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80026ea:	4b28      	ldr	r3, [pc, #160]	; (800278c <MX_ADC1_Init+0x180>)
 80026ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80026ee:	230c      	movs	r3, #12
 80026f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026f2:	1d3b      	adds	r3, r7, #4
 80026f4:	4619      	mov	r1, r3
 80026f6:	4823      	ldr	r0, [pc, #140]	; (8002784 <MX_ADC1_Init+0x178>)
 80026f8:	f002 fe72 	bl	80053e0 <HAL_ADC_ConfigChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002702:	f000 fbae 	bl	8002e62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002706:	4b22      	ldr	r3, [pc, #136]	; (8002790 <MX_ADC1_Init+0x184>)
 8002708:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800270a:	2312      	movs	r3, #18
 800270c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	4619      	mov	r1, r3
 8002712:	481c      	ldr	r0, [pc, #112]	; (8002784 <MX_ADC1_Init+0x178>)
 8002714:	f002 fe64 	bl	80053e0 <HAL_ADC_ConfigChannel>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800271e:	f000 fba0 	bl	8002e62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002722:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <MX_ADC1_Init+0x188>)
 8002724:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002726:	2318      	movs	r3, #24
 8002728:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800272a:	1d3b      	adds	r3, r7, #4
 800272c:	4619      	mov	r1, r3
 800272e:	4815      	ldr	r0, [pc, #84]	; (8002784 <MX_ADC1_Init+0x178>)
 8002730:	f002 fe56 	bl	80053e0 <HAL_ADC_ConfigChannel>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800273a:	f000 fb92 	bl	8002e62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800273e:	4b16      	ldr	r3, [pc, #88]	; (8002798 <MX_ADC1_Init+0x18c>)
 8002740:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002742:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002746:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002748:	1d3b      	adds	r3, r7, #4
 800274a:	4619      	mov	r1, r3
 800274c:	480d      	ldr	r0, [pc, #52]	; (8002784 <MX_ADC1_Init+0x178>)
 800274e:	f002 fe47 	bl	80053e0 <HAL_ADC_ConfigChannel>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 8002758:	f000 fb83 	bl	8002e62 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <MX_ADC1_Init+0x190>)
 800275e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002760:	f44f 7383 	mov.w	r3, #262	; 0x106
 8002764:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002766:	1d3b      	adds	r3, r7, #4
 8002768:	4619      	mov	r1, r3
 800276a:	4806      	ldr	r0, [pc, #24]	; (8002784 <MX_ADC1_Init+0x178>)
 800276c:	f002 fe38 	bl	80053e0 <HAL_ADC_ConfigChannel>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8002776:	f000 fb74 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800277a:	bf00      	nop
 800277c:	3730      	adds	r7, #48	; 0x30
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	2000049c 	.word	0x2000049c
 8002788:	2e300800 	.word	0x2e300800
 800278c:	3ef08000 	.word	0x3ef08000
 8002790:	10c00010 	.word	0x10c00010
 8002794:	0c900008 	.word	0x0c900008
 8002798:	08600004 	.word	0x08600004
 800279c:	04300002 	.word	0x04300002

080027a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b09e      	sub	sp, #120	; 0x78
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	605a      	str	r2, [r3, #4]
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	60da      	str	r2, [r3, #12]
 80027b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	2250      	movs	r2, #80	; 0x50
 80027be:	2100      	movs	r1, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	f008 fc9b 	bl	800b0fc <memset>
  if(adcHandle->Instance==ADC1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027ce:	f040 8082 	bne.w	80028d6 <HAL_ADC_MspInit+0x136>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80027d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80027d8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80027dc:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027de:	f107 0314 	add.w	r3, r7, #20
 80027e2:	4618      	mov	r0, r3
 80027e4:	f005 f962 	bl	8007aac <HAL_RCCEx_PeriphCLKConfig>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80027ee:	f000 fb38 	bl	8002e62 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80027f2:	4b3b      	ldr	r3, [pc, #236]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 80027f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f6:	4a3a      	ldr	r2, [pc, #232]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 80027f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027fe:	4b38      	ldr	r3, [pc, #224]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 8002800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002802:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280a:	4b35      	ldr	r3, [pc, #212]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 800280c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800280e:	4a34      	ldr	r2, [pc, #208]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002816:	4b32      	ldr	r3, [pc, #200]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 8002818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002822:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 8002824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002826:	4a2e      	ldr	r2, [pc, #184]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 8002828:	f043 0302 	orr.w	r3, r3, #2
 800282c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800282e:	4b2c      	ldr	r3, [pc, #176]	; (80028e0 <HAL_ADC_MspInit+0x140>)
 8002830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN15
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = SENSOR5_Pin|SENSOR4_Pin|SENSOR3_Pin|SENSOR2_Pin;
 800283a:	230f      	movs	r3, #15
 800283c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800283e:	2303      	movs	r3, #3
 8002840:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800284a:	4619      	mov	r1, r3
 800284c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002850:	f004 f9ae 	bl	8006bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSOR1_Pin|BATT_Pin;
 8002854:	f241 0301 	movw	r3, #4097	; 0x1001
 8002858:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800285a:	2303      	movs	r3, #3
 800285c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002862:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002866:	4619      	mov	r1, r3
 8002868:	481e      	ldr	r0, [pc, #120]	; (80028e4 <HAL_ADC_MspInit+0x144>)
 800286a:	f004 f9a1 	bl	8006bb0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800286e:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 8002870:	4a1e      	ldr	r2, [pc, #120]	; (80028ec <HAL_ADC_MspInit+0x14c>)
 8002872:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002874:	4b1c      	ldr	r3, [pc, #112]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 8002876:	2205      	movs	r2, #5
 8002878:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800287a:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 800287c:	2200      	movs	r2, #0
 800287e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002880:	4b19      	ldr	r3, [pc, #100]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 8002882:	2200      	movs	r2, #0
 8002884:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002886:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 8002888:	2280      	movs	r2, #128	; 0x80
 800288a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800288c:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 800288e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002892:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002894:	4b14      	ldr	r3, [pc, #80]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 8002896:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800289a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800289c:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 800289e:	2220      	movs	r2, #32
 80028a0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 80028a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80028aa:	480f      	ldr	r0, [pc, #60]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 80028ac:	f003 feb4 	bl	8006618 <HAL_DMA_Init>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_ADC_MspInit+0x11a>
    {
      Error_Handler();
 80028b6:	f000 fad4 	bl	8002e62 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a0a      	ldr	r2, [pc, #40]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 80028be:	655a      	str	r2, [r3, #84]	; 0x54
 80028c0:	4a09      	ldr	r2, [pc, #36]	; (80028e8 <HAL_ADC_MspInit+0x148>)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80028c6:	2200      	movs	r2, #0
 80028c8:	2100      	movs	r1, #0
 80028ca:	2012      	movs	r0, #18
 80028cc:	f003 fe6f 	bl	80065ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80028d0:	2012      	movs	r0, #18
 80028d2:	f003 fe86 	bl	80065e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80028d6:	bf00      	nop
 80028d8:	3778      	adds	r7, #120	; 0x78
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000
 80028e4:	48000400 	.word	0x48000400
 80028e8:	20000508 	.word	0x20000508
 80028ec:	40020008 	.word	0x40020008

080028f0 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
	pl_callback_getSensor();
 80028f8:	f7ff fc9e 	bl	8002238 <pl_callback_getSensor>
}
 80028fc:	bf00      	nop
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <MX_DMA_Init+0x60>)
 800290c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800290e:	4a15      	ldr	r2, [pc, #84]	; (8002964 <MX_DMA_Init+0x60>)
 8002910:	f043 0304 	orr.w	r3, r3, #4
 8002914:	6493      	str	r3, [r2, #72]	; 0x48
 8002916:	4b13      	ldr	r3, [pc, #76]	; (8002964 <MX_DMA_Init+0x60>)
 8002918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800291a:	f003 0304 	and.w	r3, r3, #4
 800291e:	607b      	str	r3, [r7, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002922:	4b10      	ldr	r3, [pc, #64]	; (8002964 <MX_DMA_Init+0x60>)
 8002924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002926:	4a0f      	ldr	r2, [pc, #60]	; (8002964 <MX_DMA_Init+0x60>)
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	6493      	str	r3, [r2, #72]	; 0x48
 800292e:	4b0d      	ldr	r3, [pc, #52]	; (8002964 <MX_DMA_Init+0x60>)
 8002930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800293a:	2200      	movs	r2, #0
 800293c:	2100      	movs	r1, #0
 800293e:	200b      	movs	r0, #11
 8002940:	f003 fe35 	bl	80065ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002944:	200b      	movs	r0, #11
 8002946:	f003 fe4c 	bl	80065e2 <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2100      	movs	r1, #0
 800294e:	205e      	movs	r0, #94	; 0x5e
 8002950:	f003 fe2d 	bl	80065ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8002954:	205e      	movs	r0, #94	; 0x5e
 8002956:	f003 fe44 	bl	80065e2 <HAL_NVIC_EnableIRQ>

}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000

08002968 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	; 0x28
 800296c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296e:	f107 0314 	add.w	r3, r7, #20
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
 8002978:	609a      	str	r2, [r3, #8]
 800297a:	60da      	str	r2, [r3, #12]
 800297c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800297e:	4b3a      	ldr	r3, [pc, #232]	; (8002a68 <MX_GPIO_Init+0x100>)
 8002980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002982:	4a39      	ldr	r2, [pc, #228]	; (8002a68 <MX_GPIO_Init+0x100>)
 8002984:	f043 0304 	orr.w	r3, r3, #4
 8002988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800298a:	4b37      	ldr	r3, [pc, #220]	; (8002a68 <MX_GPIO_Init+0x100>)
 800298c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002996:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <MX_GPIO_Init+0x100>)
 8002998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299a:	4a33      	ldr	r2, [pc, #204]	; (8002a68 <MX_GPIO_Init+0x100>)
 800299c:	f043 0320 	orr.w	r3, r3, #32
 80029a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029a2:	4b31      	ldr	r3, [pc, #196]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a6:	f003 0320 	and.w	r3, r3, #32
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ae:	4b2e      	ldr	r3, [pc, #184]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b2:	4a2d      	ldr	r2, [pc, #180]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ba:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c6:	4b28      	ldr	r3, [pc, #160]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ca:	4a27      	ldr	r2, [pc, #156]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029d2:	4b25      	ldr	r3, [pc, #148]	; (8002a68 <MX_GPIO_Init+0x100>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	607b      	str	r3, [r7, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_L_CWCCW_Pin|BLUE_R_LED_Pin|SENSOR_LED3_Pin|GYRO_CS_Pin
 80029de:	2200      	movs	r2, #0
 80029e0:	f24e 0150 	movw	r1, #57424	; 0xe050
 80029e4:	4821      	ldr	r0, [pc, #132]	; (8002a6c <MX_GPIO_Init+0x104>)
 80029e6:	f004 fa65 	bl	8006eb4 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSOR_LED2_Pin|LED2_Pin|LED1_Pin|ENCODER_L_CS_Pin, GPIO_PIN_RESET);
 80029ea:	2200      	movs	r2, #0
 80029ec:	f648 1110 	movw	r1, #35088	; 0x8910
 80029f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029f4:	f004 fa5e 	bl	8006eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SENSOR_LED1_Pin|BLUE_L_LED_Pin|LED8_Pin|LED7_Pin
 80029f8:	2200      	movs	r2, #0
 80029fa:	f64e 4196 	movw	r1, #60566	; 0xec96
 80029fe:	481c      	ldr	r0, [pc, #112]	; (8002a70 <MX_GPIO_Init+0x108>)
 8002a00:	f004 fa58 	bl	8006eb4 <HAL_GPIO_WritePin>
                          |LED6_Pin|LED5_Pin|LED4_Pin|ENCODER_R_CS_Pin
                          |MOTOR_R_CWCCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = MOTOR_L_CWCCW_Pin|BLUE_R_LED_Pin|SENSOR_LED3_Pin|GYRO_CS_Pin
 8002a04:	f24e 0350 	movw	r3, #57424	; 0xe050
 8002a08:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2300      	movs	r3, #0
 8002a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a16:	f107 0314 	add.w	r3, r7, #20
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4813      	ldr	r0, [pc, #76]	; (8002a6c <MX_GPIO_Init+0x104>)
 8002a1e:	f004 f8c7 	bl	8006bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SENSOR_LED2_Pin|LED2_Pin|LED1_Pin|ENCODER_L_CS_Pin;
 8002a22:	f648 1310 	movw	r3, #35088	; 0x8910
 8002a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a3e:	f004 f8b7 	bl	8006bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = SENSOR_LED1_Pin|BLUE_L_LED_Pin|LED8_Pin|LED7_Pin
 8002a42:	f64e 4396 	movw	r3, #60566	; 0xec96
 8002a46:	617b      	str	r3, [r7, #20]
                          |LED6_Pin|LED5_Pin|LED4_Pin|ENCODER_R_CS_Pin
                          |MOTOR_R_CWCCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a50:	2300      	movs	r3, #0
 8002a52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a54:	f107 0314 	add.w	r3, r7, #20
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4805      	ldr	r0, [pc, #20]	; (8002a70 <MX_GPIO_Init+0x108>)
 8002a5c:	f004 f8a8 	bl	8006bb0 <HAL_GPIO_Init>

}
 8002a60:	bf00      	nop
 8002a62:	3728      	adds	r7, #40	; 0x28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	48000800 	.word	0x48000800
 8002a70:	48000400 	.word	0x48000400
 8002a74:	00000000 	.word	0x00000000

08002a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a78:	b590      	push	{r4, r7, lr}
 8002a7a:	b08f      	sub	sp, #60	; 0x3c
 8002a7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a7e:	f001 fa54 	bl	8003f2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a82:	f000 f9a3 	bl	8002dcc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_DMA_Init();
 8002a86:	f7ff ff3d 	bl	8002904 <MX_DMA_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a8a:	f7ff ff6d 	bl	8002968 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002a8e:	f7ff fdbd 	bl	800260c <MX_ADC1_Init>
  MX_SPI1_Init();
 8002a92:	f000 fcfb 	bl	800348c <MX_SPI1_Init>
  MX_TIM6_Init();
 8002a96:	f000 ff65 	bl	8003964 <MX_TIM6_Init>
  MX_TIM8_Init();
 8002a9a:	f000 ff99 	bl	80039d0 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8002a9e:	f001 f977 	bl	8003d90 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8002aa2:	f7ff ff2f 	bl	8002904 <MX_DMA_Init>
  MX_SPI3_Init();
 8002aa6:	f000 fd2f 	bl	8003508 <MX_SPI3_Init>
  MX_TIM16_Init();
 8002aaa:	f001 f831 	bl	8003b10 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  pl_timer_init();
 8002aae:	f7ff fceb 	bl	8002488 <pl_timer_init>
  pl_gyro_init();
 8002ab2:	f7ff fa2d 	bl	8001f10 <pl_gyro_init>
  pl_sensor_init();
 8002ab6:	f7ff fbaf 	bl	8002218 <pl_sensor_init>
  reset_distance();
 8002aba:	f7fe fa6f 	bl	8000f9c <reset_distance>
  reset_gyro();
 8002abe:	f7fe fc87 	bl	80013d0 <reset_gyro>
  reset_speed();
 8002ac2:	f7fe fa91 	bl	8000fe8 <reset_speed>
  record_reset();
 8002ac6:	f000 fbbd 	bl	8003244 <record_reset>
  pl_motor_init();
 8002aca:	f7ff faff 	bl	80020cc <pl_motor_init>

	uint8_t hello[] = "Hello World\n\r";
 8002ace:	4bb0      	ldr	r3, [pc, #704]	; (8002d90 <main+0x318>)
 8002ad0:	1d3c      	adds	r4, r7, #4
 8002ad2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ad4:	c407      	stmia	r4!, {r0, r1, r2}
 8002ad6:	8023      	strh	r3, [r4, #0]
	float PI=3.14;
 8002ad8:	4bae      	ldr	r3, [pc, #696]	; (8002d94 <main+0x31c>)
 8002ada:	61fb      	str	r3, [r7, #28]
	uint8_t hoge = 3;
 8002adc:	2303      	movs	r3, #3
 8002ade:	76fb      	strb	r3, [r7, #27]
	float batf;
	uint16_t bat;
	HAL_ADC_Start(&hadc1);
 8002ae0:	48ad      	ldr	r0, [pc, #692]	; (8002d98 <main+0x320>)
 8002ae2:	f001 fefb 	bl	80048dc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002ae6:	2164      	movs	r1, #100	; 0x64
 8002ae8:	48ab      	ldr	r0, [pc, #684]	; (8002d98 <main+0x320>)
 8002aea:	f001 fff5 	bl	8004ad8 <HAL_ADC_PollForConversion>
	bat = HAL_ADC_GetValue(&hadc1);
 8002aee:	48aa      	ldr	r0, [pc, #680]	; (8002d98 <main+0x320>)
 8002af0:	f002 fa11 	bl	8004f16 <HAL_ADC_GetValue>
 8002af4:	4603      	mov	r3, r0
 8002af6:	833b      	strh	r3, [r7, #24]
	HAL_ADC_Stop(&hadc1);
 8002af8:	48a7      	ldr	r0, [pc, #668]	; (8002d98 <main+0x320>)
 8002afa:	f001 ffb9 	bl	8004a70 <HAL_ADC_Stop>
	batf = 3.3 * (float) bat / 4096 * (10.0 + 10.0) / 10.0*1.15;//* 1.2975
 8002afe:	8b3b      	ldrh	r3, [r7, #24]
 8002b00:	ee07 3a90 	vmov	s15, r3
 8002b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b08:	ee17 0a90 	vmov	r0, s15
 8002b0c:	f7fd fd44 	bl	8000598 <__aeabi_f2d>
 8002b10:	a39b      	add	r3, pc, #620	; (adr r3, 8002d80 <main+0x308>)
 8002b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b16:	f7fd fd97 	bl	8000648 <__aeabi_dmul>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4610      	mov	r0, r2
 8002b20:	4619      	mov	r1, r3
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	4b9d      	ldr	r3, [pc, #628]	; (8002d9c <main+0x324>)
 8002b28:	f7fd feb8 	bl	800089c <__aeabi_ddiv>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4610      	mov	r0, r2
 8002b32:	4619      	mov	r1, r3
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	4b99      	ldr	r3, [pc, #612]	; (8002da0 <main+0x328>)
 8002b3a:	f7fd fd85 	bl	8000648 <__aeabi_dmul>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	4b96      	ldr	r3, [pc, #600]	; (8002da4 <main+0x32c>)
 8002b4c:	f7fd fea6 	bl	800089c <__aeabi_ddiv>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4610      	mov	r0, r2
 8002b56:	4619      	mov	r1, r3
 8002b58:	a38b      	add	r3, pc, #556	; (adr r3, 8002d88 <main+0x310>)
 8002b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5e:	f7fd fd73 	bl	8000648 <__aeabi_dmul>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4610      	mov	r0, r2
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f7fe f845 	bl	8000bf8 <__aeabi_d2f>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	617b      	str	r3, [r7, #20]
	printf("BATT=%f\n",batf);
 8002b72:	6978      	ldr	r0, [r7, #20]
 8002b74:	f7fd fd10 	bl	8000598 <__aeabi_f2d>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	488a      	ldr	r0, [pc, #552]	; (8002da8 <main+0x330>)
 8002b7e:	f008 ff2f 	bl	800b9e0 <iprintf>

	int mode=0;
 8002b82:	2300      	movs	r3, #0
 8002b84:	62fb      	str	r3, [r7, #44]	; 0x2c
	//??
	int yellow_count=1;
 8002b86:	2301      	movs	r3, #1
 8002b88:	62bb      	str	r3, [r7, #40]	; 0x28
	for(int i=0;i<8;i++){
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8e:	e00b      	b.n	8002ba8 <main+0x130>
		pl_yellow_LED_count(yellow_count);
 8002b90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b92:	f7fe ff65 	bl	8001a60 <pl_yellow_LED_count>
		HAL_Delay(50);
 8002b96:	2032      	movs	r0, #50	; 0x32
 8002b98:	f001 fa38 	bl	800400c <HAL_Delay>
		yellow_count=yellow_count*2;
 8002b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	62bb      	str	r3, [r7, #40]	; 0x28
	for(int i=0;i<8;i++){
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002baa:	2b07      	cmp	r3, #7
 8002bac:	ddf0      	ble.n	8002b90 <main+0x118>
	}
	for(int i=0;i<9;i++){
 8002bae:	2300      	movs	r3, #0
 8002bb0:	623b      	str	r3, [r7, #32]
 8002bb2:	e00d      	b.n	8002bd0 <main+0x158>
			pl_yellow_LED_count(yellow_count);
 8002bb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002bb6:	f7fe ff53 	bl	8001a60 <pl_yellow_LED_count>
			HAL_Delay(50);
 8002bba:	2032      	movs	r0, #50	; 0x32
 8002bbc:	f001 fa26 	bl	800400c <HAL_Delay>
			yellow_count=yellow_count/2;
 8002bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc2:	0fda      	lsrs	r2, r3, #31
 8002bc4:	4413      	add	r3, r2
 8002bc6:	105b      	asrs	r3, r3, #1
 8002bc8:	62bb      	str	r3, [r7, #40]	; 0x28
	for(int i=0;i<9;i++){
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	623b      	str	r3, [r7, #32]
 8002bd0:	6a3b      	ldr	r3, [r7, #32]
 8002bd2:	2b08      	cmp	r3, #8
 8002bd4:	ddee      	ble.n	8002bb4 <main+0x13c>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 // loadFlash(start_address, (uint64_t*) mode, sizeof((uint64_t)mode));
	  	  printf("mode=%d\n\r", mode);
 8002bd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bd8:	4874      	ldr	r0, [pc, #464]	; (8002dac <main+0x334>)
 8002bda:	f008 ff01 	bl	800b9e0 <iprintf>
	  		mode=mode_decision(mode);
 8002bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 f942 	bl	8002e6c <mode_decision>
 8002be8:	4603      	mov	r3, r0
 8002bea:	62fb      	str	r3, [r7, #44]	; 0x2c
//	  		clear_Ierror();
	  		reset_distance();
 8002bec:	f7fe f9d6 	bl	8000f9c <reset_distance>
	  		reset_gyro();
 8002bf0:	f7fe fbee 	bl	80013d0 <reset_gyro>
	  		reset_speed();
 8002bf4:	f7fe f9f8 	bl	8000fe8 <reset_speed>

	  		mode_execution(mode);
 8002bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f000 fa2f 	bl	8003060 <mode_execution>
	  		//writeFlash(start_address, (uint64_t*) mode, sizeof((uint64_t)mode), 1);

//	  		error_mode = 0;
	  // test LED
	  	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8002c02:	2200      	movs	r2, #0
 8002c04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c0c:	f004 f952 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);
 8002c10:	2200      	movs	r2, #0
 8002c12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c1a:	f004 f94b 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_RESET);
 8002c1e:	2200      	movs	r2, #0
 8002c20:	2140      	movs	r1, #64	; 0x40
 8002c22:	4863      	ldr	r0, [pc, #396]	; (8002db0 <main+0x338>)
 8002c24:	f004 f946 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_RESET);
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c2e:	4861      	ldr	r0, [pc, #388]	; (8002db4 <main+0x33c>)
 8002c30:	f004 f940 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_RESET);
 8002c34:	2200      	movs	r2, #0
 8002c36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c3a:	485e      	ldr	r0, [pc, #376]	; (8002db4 <main+0x33c>)
 8002c3c:	f004 f93a 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_RESET);
 8002c40:	2200      	movs	r2, #0
 8002c42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c46:	485b      	ldr	r0, [pc, #364]	; (8002db4 <main+0x33c>)
 8002c48:	f004 f934 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_RESET);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c52:	4858      	ldr	r0, [pc, #352]	; (8002db4 <main+0x33c>)
 8002c54:	f004 f92e 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_RESET);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c5e:	4855      	ldr	r0, [pc, #340]	; (8002db4 <main+0x33c>)
 8002c60:	f004 f928 	bl	8006eb4 <HAL_GPIO_WritePin>
//	  	HAL_GPIO_WritePin(BLUE_R_LED_GPIO_Port,BLUE_R_LED_Pin,GPIO_PIN_RESET);
//	  	HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port,SENSOR_LED1_Pin,GPIO_PIN_RESET);
//	  	HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port,SENSOR_LED2_Pin,GPIO_PIN_RESET);
//	  	HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port,SENSOR_LED3_Pin,GPIO_PIN_RESET);
	  	//HAL_Delay(500);
	  	wait_ms(500);
 8002c64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c68:	f7ff fc4e 	bl	8002508 <wait_ms>
	  	HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c76:	f004 f91d 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	//HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_SET);
	  	HAL_GPIO_WritePin(LED3_GPIO_Port,LED3_Pin,GPIO_PIN_SET);
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	2140      	movs	r1, #64	; 0x40
 8002c7e:	484c      	ldr	r0, [pc, #304]	; (8002db0 <main+0x338>)
 8002c80:	f004 f918 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	//HAL_GPIO_WritePin(LED4_GPIO_Port,LED4_Pin,GPIO_PIN_SET);
	  	HAL_GPIO_WritePin(LED5_GPIO_Port,LED5_Pin,GPIO_PIN_SET);
 8002c84:	2201      	movs	r2, #1
 8002c86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c8a:	484a      	ldr	r0, [pc, #296]	; (8002db4 <main+0x33c>)
 8002c8c:	f004 f912 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	//HAL_GPIO_WritePin(LED6_GPIO_Port,LED6_Pin,GPIO_PIN_SET);
	  	HAL_GPIO_WritePin(LED7_GPIO_Port,LED7_Pin,GPIO_PIN_SET);
 8002c90:	2201      	movs	r2, #1
 8002c92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c96:	4847      	ldr	r0, [pc, #284]	; (8002db4 <main+0x33c>)
 8002c98:	f004 f90c 	bl	8006eb4 <HAL_GPIO_WritePin>

	  	//HAL_GPIO_WritePin(LED8_GPIO_Port,LED8_Pin,GPIO_PIN_SET);
//	  	HAL_GPIO_WritePin(BLUE_L_LED_GPIO_Port,BLUE_L_LED_Pin,GPIO_PIN_SET);
//	  	HAL_GPIO_WritePin(BLUE_R_LED_GPIO_Port,BLUE_R_LED_Pin,GPIO_PIN_SET);
	  	HAL_GPIO_WritePin(SENSOR_LED1_GPIO_Port,SENSOR_LED1_Pin,GPIO_PIN_SET);
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	2102      	movs	r1, #2
 8002ca0:	4844      	ldr	r0, [pc, #272]	; (8002db4 <main+0x33c>)
 8002ca2:	f004 f907 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(SENSOR_LED2_GPIO_Port,SENSOR_LED2_Pin,GPIO_PIN_SET);
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	2110      	movs	r1, #16
 8002caa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cae:	f004 f901 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(SENSOR_LED3_GPIO_Port,SENSOR_LED3_Pin,GPIO_PIN_SET);
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cb8:	483d      	ldr	r0, [pc, #244]	; (8002db0 <main+0x338>)
 8002cba:	f004 f8fb 	bl	8006eb4 <HAL_GPIO_WritePin>
	  	//HAL_Delay(500);
	  	wait_ms(500);
 8002cbe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002cc2:	f7ff fc21 	bl	8002508 <wait_ms>
//		  }

//		printf("BATT=%d,SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_ADCBuffer[0],
//				g_ADCBuffer[1], g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4], g_ADCBuffer[5]);

		printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8002cc6:	4b3c      	ldr	r3, [pc, #240]	; (8002db8 <main+0x340>)
 8002cc8:	881b      	ldrh	r3, [r3, #0]
 8002cca:	4619      	mov	r1, r3
								g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8002ccc:	4b3a      	ldr	r3, [pc, #232]	; (8002db8 <main+0x340>)
 8002cce:	885b      	ldrh	r3, [r3, #2]
		printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8002cd0:	4618      	mov	r0, r3
								g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8002cd2:	4b39      	ldr	r3, [pc, #228]	; (8002db8 <main+0x340>)
 8002cd4:	889b      	ldrh	r3, [r3, #4]
		printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8002cd6:	461c      	mov	r4, r3
								g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8002cd8:	4b37      	ldr	r3, [pc, #220]	; (8002db8 <main+0x340>)
 8002cda:	88db      	ldrh	r3, [r3, #6]
		printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8002cdc:	461a      	mov	r2, r3
								g_sensor_on[1], g_sensor_on[2], g_sensor_on[3], g_sensor_on[4]);
 8002cde:	4b36      	ldr	r3, [pc, #216]	; (8002db8 <main+0x340>)
 8002ce0:	891b      	ldrh	r3, [r3, #8]
		printf("ON_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_on[0],
 8002ce2:	9301      	str	r3, [sp, #4]
 8002ce4:	9200      	str	r2, [sp, #0]
 8002ce6:	4623      	mov	r3, r4
 8002ce8:	4602      	mov	r2, r0
 8002cea:	4834      	ldr	r0, [pc, #208]	; (8002dbc <main+0x344>)
 8002cec:	f008 fe78 	bl	800b9e0 <iprintf>
		printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8002cf0:	4b33      	ldr	r3, [pc, #204]	; (8002dc0 <main+0x348>)
 8002cf2:	881b      	ldrh	r3, [r3, #0]
 8002cf4:	4619      	mov	r1, r3
								g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8002cf6:	4b32      	ldr	r3, [pc, #200]	; (8002dc0 <main+0x348>)
 8002cf8:	885b      	ldrh	r3, [r3, #2]
		printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8002cfa:	4618      	mov	r0, r3
								g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8002cfc:	4b30      	ldr	r3, [pc, #192]	; (8002dc0 <main+0x348>)
 8002cfe:	889b      	ldrh	r3, [r3, #4]
		printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8002d00:	461c      	mov	r4, r3
								g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8002d02:	4b2f      	ldr	r3, [pc, #188]	; (8002dc0 <main+0x348>)
 8002d04:	88db      	ldrh	r3, [r3, #6]
		printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8002d06:	461a      	mov	r2, r3
								g_sensor_off[1], g_sensor_off[2], g_sensor_off[3], g_sensor_off[4]);
 8002d08:	4b2d      	ldr	r3, [pc, #180]	; (8002dc0 <main+0x348>)
 8002d0a:	891b      	ldrh	r3, [r3, #8]
		printf("OFF_SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor_off[0],
 8002d0c:	9301      	str	r3, [sp, #4]
 8002d0e:	9200      	str	r2, [sp, #0]
 8002d10:	4623      	mov	r3, r4
 8002d12:	4602      	mov	r2, r0
 8002d14:	482b      	ldr	r0, [pc, #172]	; (8002dc4 <main+0x34c>)
 8002d16:	f008 fe63 	bl	800b9e0 <iprintf>
		if(g_sensor_on[0]>800 && g_sensor_on[2]>800 && g_sensor_on[4]>800){
 8002d1a:	4b27      	ldr	r3, [pc, #156]	; (8002db8 <main+0x340>)
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002d22:	f67f af58 	bls.w	8002bd6 <main+0x15e>
 8002d26:	4b24      	ldr	r3, [pc, #144]	; (8002db8 <main+0x340>)
 8002d28:	889b      	ldrh	r3, [r3, #4]
 8002d2a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002d2e:	f67f af52 	bls.w	8002bd6 <main+0x15e>
 8002d32:	4b21      	ldr	r3, [pc, #132]	; (8002db8 <main+0x340>)
 8002d34:	891b      	ldrh	r3, [r3, #8]
 8002d36:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002d3a:	f67f af4c 	bls.w	8002bd6 <main+0x15e>
					HAL_GPIO_WritePin(MOTOR_L_CWCCW_GPIO_Port,MOTOR_L_CWCCW_Pin,GPIO_PIN_RESET);
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d44:	481a      	ldr	r0, [pc, #104]	; (8002db0 <main+0x338>)
 8002d46:	f004 f8b5 	bl	8006eb4 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(MOTOR_R_CWCCW_GPIO_Port,MOTOR_R_CWCCW_Pin,GPIO_PIN_SET);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	2180      	movs	r1, #128	; 0x80
 8002d4e:	4819      	ldr	r0, [pc, #100]	; (8002db4 <main+0x33c>)
 8002d50:	f004 f8b0 	bl	8006eb4 <HAL_GPIO_WritePin>
					HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002d54:	2100      	movs	r1, #0
 8002d56:	481c      	ldr	r0, [pc, #112]	; (8002dc8 <main+0x350>)
 8002d58:	f006 f91c 	bl	8008f94 <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002d5c:	2108      	movs	r1, #8
 8002d5e:	481a      	ldr	r0, [pc, #104]	; (8002dc8 <main+0x350>)
 8002d60:	f006 f918 	bl	8008f94 <HAL_TIM_PWM_Start>
					wait_ms(2000);
 8002d64:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002d68:	f7ff fbce 	bl	8002508 <wait_ms>
					HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	4816      	ldr	r0, [pc, #88]	; (8002dc8 <main+0x350>)
 8002d70:	f006 fa1c 	bl	80091ac <HAL_TIM_PWM_Stop>
					HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8002d74:	2108      	movs	r1, #8
 8002d76:	4814      	ldr	r0, [pc, #80]	; (8002dc8 <main+0x350>)
 8002d78:	f006 fa18 	bl	80091ac <HAL_TIM_PWM_Stop>
	  	  printf("mode=%d\n\r", mode);
 8002d7c:	e72b      	b.n	8002bd6 <main+0x15e>
 8002d7e:	bf00      	nop
 8002d80:	66666666 	.word	0x66666666
 8002d84:	400a6666 	.word	0x400a6666
 8002d88:	66666666 	.word	0x66666666
 8002d8c:	3ff26666 	.word	0x3ff26666
 8002d90:	0800dcb4 	.word	0x0800dcb4
 8002d94:	4048f5c3 	.word	0x4048f5c3
 8002d98:	2000049c 	.word	0x2000049c
 8002d9c:	40b00000 	.word	0x40b00000
 8002da0:	40340000 	.word	0x40340000
 8002da4:	40240000 	.word	0x40240000
 8002da8:	0800dc40 	.word	0x0800dc40
 8002dac:	0800dc4c 	.word	0x0800dc4c
 8002db0:	48000800 	.word	0x48000800
 8002db4:	48000400 	.word	0x48000400
 8002db8:	20000474 	.word	0x20000474
 8002dbc:	0800dc58 	.word	0x0800dc58
 8002dc0:	20000480 	.word	0x20000480
 8002dc4:	0800dc84 	.word	0x0800dc84
 8002dc8:	2000c210 	.word	0x2000c210

08002dcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b094      	sub	sp, #80	; 0x50
 8002dd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dd2:	f107 0318 	add.w	r3, r7, #24
 8002dd6:	2238      	movs	r2, #56	; 0x38
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f008 f98e 	bl	800b0fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002de0:	1d3b      	adds	r3, r7, #4
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	605a      	str	r2, [r3, #4]
 8002de8:	609a      	str	r2, [r3, #8]
 8002dea:	60da      	str	r2, [r3, #12]
 8002dec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002dee:	2000      	movs	r0, #0
 8002df0:	f004 f878 	bl	8006ee4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002df4:	2301      	movs	r3, #1
 8002df6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002df8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dfc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dfe:	2302      	movs	r3, #2
 8002e00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e02:	2303      	movs	r3, #3
 8002e04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002e06:	2304      	movs	r3, #4
 8002e08:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002e0a:	2355      	movs	r3, #85	; 0x55
 8002e0c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e0e:	2302      	movs	r3, #2
 8002e10:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002e12:	2302      	movs	r3, #2
 8002e14:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002e16:	2302      	movs	r3, #2
 8002e18:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e1a:	f107 0318 	add.w	r3, r7, #24
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f004 f914 	bl	800704c <HAL_RCC_OscConfig>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002e2a:	f000 f81a 	bl	8002e62 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e2e:	230f      	movs	r3, #15
 8002e30:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e32:	2303      	movs	r3, #3
 8002e34:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002e3a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8002e3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002e40:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8002e44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	2104      	movs	r1, #4
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f004 fc16 	bl	800767c <HAL_RCC_ClockConfig>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002e56:	f000 f804 	bl	8002e62 <Error_Handler>
  }
}
 8002e5a:	bf00      	nop
 8002e5c:	3750      	adds	r7, #80	; 0x50
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e62:	b480      	push	{r7}
 8002e64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e66:	b672      	cpsid	i
}
 8002e68:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e6a:	e7fe      	b.n	8002e6a <Error_Handler+0x8>

08002e6c <mode_decision>:
#include "main.h"
#include "tim.h"



unsigned char mode_decision(unsigned char now_mode){
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	4603      	mov	r3, r0
 8002e74:	71fb      	strb	r3, [r7, #7]

unsigned char main_modeR=0;
 8002e76:	2300      	movs	r3, #0
 8002e78:	73fb      	strb	r3, [r7, #15]
unsigned char main_modeL=0;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	73bb      	strb	r3, [r7, #14]
unsigned char main_mode=0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	737b      	strb	r3, [r7, #13]
float dis8 =10;
 8002e82:	4b71      	ldr	r3, [pc, #452]	; (8003048 <mode_decision+0x1dc>)
 8002e84:	60bb      	str	r3, [r7, #8]
main_modeR=now_mode & 0x0F;
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	f003 030f 	and.w	r3, r3, #15
 8002e8c:	73fb      	strb	r3, [r7, #15]
main_modeL=now_mode >> 4;
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	73bb      	strb	r3, [r7, #14]

	pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8002e94:	7bbb      	ldrb	r3, [r7, #14]
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	7bfb      	ldrb	r3, [r7, #15]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fe fddd 	bl	8001a60 <pl_yellow_LED_count>
			//pl_play_oneSound(main_modeR);
			//*************************************************************************
			while (angle_speedx <= 200) {
 8002ea6:	e07f      	b.n	8002fa8 <mode_decision+0x13c>
				HAL_Delay(1);
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	f001 f8af 	bl	800400c <HAL_Delay>
				if (E_distanceR >= dis8) {
 8002eae:	4b67      	ldr	r3, [pc, #412]	; (800304c <mode_decision+0x1e0>)
 8002eb0:	edd3 7a00 	vldr	s15, [r3]
 8002eb4:	ed97 7a02 	vldr	s14, [r7, #8]
 8002eb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec0:	d813      	bhi.n	8002eea <mode_decision+0x7e>
					if (main_modeR == 15) {
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	2b0f      	cmp	r3, #15
 8002ec6:	d102      	bne.n	8002ece <mode_decision+0x62>
						main_modeR = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73fb      	strb	r3, [r7, #15]
 8002ecc:	e002      	b.n	8002ed4 <mode_decision+0x68>
					} else {
						main_modeR++;
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
					}
					reset_distance();
 8002ed4:	f7fe f862 	bl	8000f9c <reset_distance>

					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8002ed8:	7bbb      	ldrb	r3, [r7, #14]
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fe fdbb 	bl	8001a60 <pl_yellow_LED_count>
				}
				if (E_distanceR <= -dis8) {
 8002eea:	edd7 7a02 	vldr	s15, [r7, #8]
 8002eee:	eeb1 7a67 	vneg.f32	s14, s15
 8002ef2:	4b56      	ldr	r3, [pc, #344]	; (800304c <mode_decision+0x1e0>)
 8002ef4:	edd3 7a00 	vldr	s15, [r3]
 8002ef8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f00:	db13      	blt.n	8002f2a <mode_decision+0xbe>
					if (main_modeR == 0) {
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d102      	bne.n	8002f0e <mode_decision+0xa2>
						main_modeR = 15;
 8002f08:	230f      	movs	r3, #15
 8002f0a:	73fb      	strb	r3, [r7, #15]
 8002f0c:	e002      	b.n	8002f14 <mode_decision+0xa8>
					} else {
						main_modeR = main_modeR - 1;
 8002f0e:	7bfb      	ldrb	r3, [r7, #15]
 8002f10:	3b01      	subs	r3, #1
 8002f12:	73fb      	strb	r3, [r7, #15]
					}
					reset_distance();
 8002f14:	f7fe f842 	bl	8000f9c <reset_distance>
					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8002f18:	7bbb      	ldrb	r3, [r7, #14]
 8002f1a:	011b      	lsls	r3, r3, #4
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	4413      	add	r3, r2
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7fe fd9b 	bl	8001a60 <pl_yellow_LED_count>
				}
				if (E_distanceL >= dis8) {
 8002f2a:	4b49      	ldr	r3, [pc, #292]	; (8003050 <mode_decision+0x1e4>)
 8002f2c:	edd3 7a00 	vldr	s15, [r3]
 8002f30:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f3c:	d813      	bhi.n	8002f66 <mode_decision+0xfa>
					if (main_modeL == 15) {
 8002f3e:	7bbb      	ldrb	r3, [r7, #14]
 8002f40:	2b0f      	cmp	r3, #15
 8002f42:	d102      	bne.n	8002f4a <mode_decision+0xde>
						main_modeL = 0;
 8002f44:	2300      	movs	r3, #0
 8002f46:	73bb      	strb	r3, [r7, #14]
 8002f48:	e002      	b.n	8002f50 <mode_decision+0xe4>
					} else {
						main_modeL = main_modeL + 1;
 8002f4a:	7bbb      	ldrb	r3, [r7, #14]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	73bb      	strb	r3, [r7, #14]
					}
					reset_distance();
 8002f50:	f7fe f824 	bl	8000f9c <reset_distance>
					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8002f54:	7bbb      	ldrb	r3, [r7, #14]
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7fe fd7d 	bl	8001a60 <pl_yellow_LED_count>
				}
				if (E_distanceL <= -dis8) {
 8002f66:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f6a:	eeb1 7a67 	vneg.f32	s14, s15
 8002f6e:	4b38      	ldr	r3, [pc, #224]	; (8003050 <mode_decision+0x1e4>)
 8002f70:	edd3 7a00 	vldr	s15, [r3]
 8002f74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f7c:	da00      	bge.n	8002f80 <mode_decision+0x114>
 8002f7e:	e013      	b.n	8002fa8 <mode_decision+0x13c>
					if (main_modeL == 0) {
 8002f80:	7bbb      	ldrb	r3, [r7, #14]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d102      	bne.n	8002f8c <mode_decision+0x120>
						main_modeL = 15;
 8002f86:	230f      	movs	r3, #15
 8002f88:	73bb      	strb	r3, [r7, #14]
 8002f8a:	e002      	b.n	8002f92 <mode_decision+0x126>
					} else {
						main_modeL = main_modeL - 1;
 8002f8c:	7bbb      	ldrb	r3, [r7, #14]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	73bb      	strb	r3, [r7, #14]
					}
					reset_distance();
 8002f92:	f7fe f803 	bl	8000f9c <reset_distance>
					pl_yellow_LED_count(main_modeL * 16 + main_modeR);
 8002f96:	7bbb      	ldrb	r3, [r7, #14]
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fd5c 	bl	8001a60 <pl_yellow_LED_count>
			while (angle_speedx <= 200) {
 8002fa8:	4b2a      	ldr	r3, [pc, #168]	; (8003054 <mode_decision+0x1e8>)
 8002faa:	edd3 7a00 	vldr	s15, [r3]
 8002fae:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003058 <mode_decision+0x1ec>
 8002fb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fba:	f67f af75 	bls.w	8002ea8 <mode_decision+0x3c>
				}
				//main_mode=main_modeL << 4 | main_modeR;
	//printf("main_mode=%x L=%x R=%x\n",main_mode,main_modeL,main_modeR);

			}
			pl_yellow_LED_on();
 8002fbe:	f7fe fd15 	bl	80019ec <pl_yellow_LED_on>
			pl_r_blue_LED(ON);
 8002fc2:	2001      	movs	r0, #1
 8002fc4:	f7fe fdfc 	bl	8001bc0 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 8002fc8:	2001      	movs	r0, #1
 8002fca:	f7fe fe0b 	bl	8001be4 <pl_l_blue_LED>
			HAL_Delay(1000);
 8002fce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fd2:	f001 f81b 	bl	800400c <HAL_Delay>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {	//
 8002fd6:	e011      	b.n	8002ffc <mode_decision+0x190>

				if (angle_speedx >= 200) {
 8002fd8:	4b1e      	ldr	r3, [pc, #120]	; (8003054 <mode_decision+0x1e8>)
 8002fda:	edd3 7a00 	vldr	s15, [r3]
 8002fde:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003058 <mode_decision+0x1ec>
 8002fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fea:	db04      	blt.n	8002ff6 <mode_decision+0x18a>
					main_modeL = 0;
 8002fec:	2300      	movs	r3, #0
 8002fee:	73bb      	strb	r3, [r7, #14]
					main_modeR = 0;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]
					break;
 8002ff4:	e013      	b.n	800301e <mode_decision+0x1b2>
				}
				HAL_Delay(1);
 8002ff6:	2001      	movs	r0, #1
 8002ff8:	f001 f808 	bl	800400c <HAL_Delay>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {	//
 8002ffc:	4b17      	ldr	r3, [pc, #92]	; (800305c <mode_decision+0x1f0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003004:	dde8      	ble.n	8002fd8 <mode_decision+0x16c>
 8003006:	4b15      	ldr	r3, [pc, #84]	; (800305c <mode_decision+0x1f0>)
 8003008:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800300c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003010:	dde2      	ble.n	8002fd8 <mode_decision+0x16c>
 8003012:	4b12      	ldr	r3, [pc, #72]	; (800305c <mode_decision+0x1f0>)
 8003014:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003018:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800301c:	dddc      	ble.n	8002fd8 <mode_decision+0x16c>
			}
			pl_r_blue_LED(OFF);
 800301e:	2000      	movs	r0, #0
 8003020:	f7fe fdce 	bl	8001bc0 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 8003024:	2000      	movs	r0, #0
 8003026:	f7fe fddd 	bl	8001be4 <pl_l_blue_LED>
			pl_yellow_LED_off();
 800302a:	f7fe fca5 	bl	8001978 <pl_yellow_LED_off>

			main_mode=main_modeL << 4 | main_modeR;
 800302e:	7bbb      	ldrb	r3, [r7, #14]
 8003030:	011b      	lsls	r3, r3, #4
 8003032:	b25a      	sxtb	r2, r3
 8003034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003038:	4313      	orrs	r3, r2
 800303a:	b25b      	sxtb	r3, r3
 800303c:	737b      	strb	r3, [r7, #13]

return main_mode;
 800303e:	7b7b      	ldrb	r3, [r7, #13]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	41200000 	.word	0x41200000
 800304c:	20000204 	.word	0x20000204
 8003050:	20000200 	.word	0x20000200
 8003054:	20000230 	.word	0x20000230
 8003058:	43480000 	.word	0x43480000
 800305c:	20000274 	.word	0x20000274

08003060 <mode_execution>:


void mode_execution(unsigned char now_mode){
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]

unsigned char main_modeR=0;
 800306a:	2300      	movs	r3, #0
 800306c:	73fb      	strb	r3, [r7, #15]
unsigned char main_modeL=0;
 800306e:	2300      	movs	r3, #0
 8003070:	73bb      	strb	r3, [r7, #14]

main_modeR=now_mode & 0x0F;
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	f003 030f 	and.w	r3, r3, #15
 8003078:	73fb      	strb	r3, [r7, #15]
main_modeL=now_mode >> 4;
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	73bb      	strb	r3, [r7, #14]


switch (main_modeL) {
 8003080:	7bbb      	ldrb	r3, [r7, #14]
 8003082:	2b0f      	cmp	r3, #15
 8003084:	d828      	bhi.n	80030d8 <mode_execution+0x78>
 8003086:	a201      	add	r2, pc, #4	; (adr r2, 800308c <mode_execution+0x2c>)
 8003088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308c:	080030cd 	.word	0x080030cd
 8003090:	080030d7 	.word	0x080030d7
 8003094:	080030d7 	.word	0x080030d7
 8003098:	080030d7 	.word	0x080030d7
 800309c:	080030d7 	.word	0x080030d7
 80030a0:	080030d7 	.word	0x080030d7
 80030a4:	080030d7 	.word	0x080030d7
 80030a8:	080030d7 	.word	0x080030d7
 80030ac:	080030d7 	.word	0x080030d7
 80030b0:	080030d7 	.word	0x080030d7
 80030b4:	080030d7 	.word	0x080030d7
 80030b8:	080030d7 	.word	0x080030d7
 80030bc:	080030d7 	.word	0x080030d7
 80030c0:	080030d7 	.word	0x080030d7
 80030c4:	080030d7 	.word	0x080030d7
 80030c8:	080030d7 	.word	0x080030d7
	case 0b0000://PL1
		mode_PLtest(main_modeR);
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 f806 	bl	80030e0 <mode_PLtest>
	break;
 80030d4:	e000      	b.n	80030d8 <mode_execution+0x78>
	case 0b0001://1

	break;
 80030d6:	bf00      	nop
	case 0b1110:
	break;
	case 0b1111:
	break;
}
}
 80030d8:	bf00      	nop
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <mode_PLtest>:



void mode_PLtest(unsigned char main_modeR){
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af02      	add	r7, sp, #8
 80030e6:	4603      	mov	r3, r0
 80030e8:	71fb      	strb	r3, [r7, #7]

	switch (main_modeR) {
 80030ea:	79fb      	ldrb	r3, [r7, #7]
 80030ec:	2b03      	cmp	r3, #3
 80030ee:	f200 809d 	bhi.w	800322c <mode_PLtest+0x14c>
 80030f2:	a201      	add	r2, pc, #4	; (adr r2, 80030f8 <mode_PLtest+0x18>)
 80030f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f8:	0800322b 	.word	0x0800322b
 80030fc:	08003109 	.word	0x08003109
 8003100:	0800313b 	.word	0x0800313b
 8003104:	080031c7 	.word	0x080031c7
		case 0b0000:
			//error
		break;
		case 0b0001://sensor
			while (1) {
				printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor[0][0],
 8003108:	4b4a      	ldr	r3, [pc, #296]	; (8003234 <mode_PLtest+0x154>)
 800310a:	6819      	ldr	r1, [r3, #0]
 800310c:	4b49      	ldr	r3, [pc, #292]	; (8003234 <mode_PLtest+0x154>)
 800310e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8003110:	4b48      	ldr	r3, [pc, #288]	; (8003234 <mode_PLtest+0x154>)
 8003112:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
 8003116:	4b47      	ldr	r3, [pc, #284]	; (8003234 <mode_PLtest+0x154>)
 8003118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800311c:	4a45      	ldr	r2, [pc, #276]	; (8003234 <mode_PLtest+0x154>)
 800311e:	f8d2 2140 	ldr.w	r2, [r2, #320]	; 0x140
 8003122:	9201      	str	r2, [sp, #4]
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	4623      	mov	r3, r4
 8003128:	4602      	mov	r2, r0
 800312a:	4843      	ldr	r0, [pc, #268]	; (8003238 <mode_PLtest+0x158>)
 800312c:	f008 fc58 	bl	800b9e0 <iprintf>
						g_sensor[1][0], g_sensor[2][0], g_sensor[3][0], g_sensor[4][0]);
				wait_ms(500);
 8003130:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003134:	f7ff f9e8 	bl	8002508 <wait_ms>
				printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d,SEN5=%d\n", g_sensor[0][0],
 8003138:	e7e6      	b.n	8003108 <mode_PLtest+0x28>
			}
		break;
		case 0b0010://encoder
			pl_r_blue_LED(ON);
 800313a:	2001      	movs	r0, #1
 800313c:	f7fe fd40 	bl	8001bc0 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 8003140:	2001      	movs	r0, #1
 8003142:	f7fe fd4f 	bl	8001be4 <pl_l_blue_LED>
			record_mode = 1;
 8003146:	4b3d      	ldr	r3, [pc, #244]	; (800323c <mode_PLtest+0x15c>)
 8003148:	2201      	movs	r2, #1
 800314a:	701a      	strb	r2, [r3, #0]
			pl_DriveMotor_duty(500,500);
 800314c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003150:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003154:	f7ff f84a 	bl	80021ec <pl_DriveMotor_duty>
			pl_R_DriveMotor_mode(MOTOR_FRONT);
 8003158:	2001      	movs	r0, #1
 800315a:	f7ff f805 	bl	8002168 <pl_R_DriveMotor_mode>
			pl_L_DriveMotor_mode(MOTOR_FRONT);
 800315e:	2001      	movs	r0, #1
 8003160:	f7fe ffda 	bl	8002118 <pl_L_DriveMotor_mode>
			HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003164:	2100      	movs	r1, #0
 8003166:	4836      	ldr	r0, [pc, #216]	; (8003240 <mode_PLtest+0x160>)
 8003168:	f005 ff14 	bl	8008f94 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800316c:	2108      	movs	r1, #8
 800316e:	4834      	ldr	r0, [pc, #208]	; (8003240 <mode_PLtest+0x160>)
 8003170:	f005 ff10 	bl	8008f94 <HAL_TIM_PWM_Start>
			pl_DriveMotor_start();
 8003174:	f7ff f81e 	bl	80021b4 <pl_DriveMotor_start>
			wait_ms(2500);
 8003178:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800317c:	f7ff f9c4 	bl	8002508 <wait_ms>
			pl_DriveMotor_stop();
 8003180:	f7ff f826 	bl	80021d0 <pl_DriveMotor_stop>
			pl_r_blue_LED(OFF);
 8003184:	2000      	movs	r0, #0
 8003186:	f7fe fd1b 	bl	8001bc0 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 800318a:	2000      	movs	r0, #0
 800318c:	f7fe fd2a 	bl	8001be4 <pl_l_blue_LED>
			record_mode = 0;
 8003190:	4b2a      	ldr	r3, [pc, #168]	; (800323c <mode_PLtest+0x15c>)
 8003192:	2200      	movs	r2, #0
 8003194:	701a      	strb	r2, [r3, #0]
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8003196:	e002      	b.n	800319e <mode_PLtest+0xbe>
				wait_ms(1);
 8003198:	2001      	movs	r0, #1
 800319a:	f7ff f9b5 	bl	8002508 <wait_ms>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 800319e:	4b25      	ldr	r3, [pc, #148]	; (8003234 <mode_PLtest+0x154>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80031a6:	ddf7      	ble.n	8003198 <mode_PLtest+0xb8>
 80031a8:	4b22      	ldr	r3, [pc, #136]	; (8003234 <mode_PLtest+0x154>)
 80031aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80031ae:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80031b2:	ddf1      	ble.n	8003198 <mode_PLtest+0xb8>
 80031b4:	4b1f      	ldr	r3, [pc, #124]	; (8003234 <mode_PLtest+0x154>)
 80031b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80031ba:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80031be:	ddeb      	ble.n	8003198 <mode_PLtest+0xb8>
			}
			record_print();
 80031c0:	f000 f89c 	bl	80032fc <record_print>
		break;
 80031c4:	e032      	b.n	800322c <mode_PLtest+0x14c>
		case 0b0011://gyro
			reset_gyro();
 80031c6:	f7fe f903 	bl	80013d0 <reset_gyro>
			reset_speed();
 80031ca:	f7fd ff0d 	bl	8000fe8 <reset_speed>
			pl_r_blue_LED(ON);
 80031ce:	2001      	movs	r0, #1
 80031d0:	f7fe fcf6 	bl	8001bc0 <pl_r_blue_LED>
			pl_l_blue_LED(ON);
 80031d4:	2001      	movs	r0, #1
 80031d6:	f7fe fd05 	bl	8001be4 <pl_l_blue_LED>
			record_mode = 2;
 80031da:	4b18      	ldr	r3, [pc, #96]	; (800323c <mode_PLtest+0x15c>)
 80031dc:	2202      	movs	r2, #2
 80031de:	701a      	strb	r2, [r3, #0]
			wait_ms(2500);
 80031e0:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80031e4:	f7ff f990 	bl	8002508 <wait_ms>
			pl_r_blue_LED(OFF);
 80031e8:	2000      	movs	r0, #0
 80031ea:	f7fe fce9 	bl	8001bc0 <pl_r_blue_LED>
			pl_l_blue_LED(OFF);
 80031ee:	2000      	movs	r0, #0
 80031f0:	f7fe fcf8 	bl	8001be4 <pl_l_blue_LED>
			record_mode = 0;
 80031f4:	4b11      	ldr	r3, [pc, #68]	; (800323c <mode_PLtest+0x15c>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 80031fa:	e002      	b.n	8003202 <mode_PLtest+0x122>
					wait_ms(1);
 80031fc:	2001      	movs	r0, #1
 80031fe:	f7ff f983 	bl	8002508 <wait_ms>
			while (g_sensor[0][0] <= SENSOR_FINGER_0 || g_sensor[2][0] <= SENSOR_FINGER_2 || g_sensor[4][0] <= SENSOR_FINGER_4) {
 8003202:	4b0c      	ldr	r3, [pc, #48]	; (8003234 <mode_PLtest+0x154>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800320a:	ddf7      	ble.n	80031fc <mode_PLtest+0x11c>
 800320c:	4b09      	ldr	r3, [pc, #36]	; (8003234 <mode_PLtest+0x154>)
 800320e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003212:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003216:	ddf1      	ble.n	80031fc <mode_PLtest+0x11c>
 8003218:	4b06      	ldr	r3, [pc, #24]	; (8003234 <mode_PLtest+0x154>)
 800321a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800321e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003222:	ddeb      	ble.n	80031fc <mode_PLtest+0x11c>
			}
			record_print();
 8003224:	f000 f86a 	bl	80032fc <record_print>
		break;
 8003228:	e000      	b.n	800322c <mode_PLtest+0x14c>
		break;
 800322a:	bf00      	nop
//			record_print();
//		break;
	}
//

}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bd90      	pop	{r4, r7, pc}
 8003234:	20000274 	.word	0x20000274
 8003238:	0800dcc4 	.word	0x0800dcc4
 800323c:	2000c0e8 	.word	0x2000c0e8
 8003240:	2000c210 	.word	0x2000c210

08003244 <record_reset>:
char record_rupe_flag;

//int SEN_record[5][15];
//int SEN_recordD[5][15];

void record_reset(void) {
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
	record_mode = 0;
 8003248:	4b06      	ldr	r3, [pc, #24]	; (8003264 <record_reset+0x20>)
 800324a:	2200      	movs	r2, #0
 800324c:	701a      	strb	r2, [r3, #0]
	record_time = 0;
 800324e:	4b06      	ldr	r3, [pc, #24]	; (8003268 <record_reset+0x24>)
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
	record_rupe_flag = 0;
 8003254:	4b05      	ldr	r3, [pc, #20]	; (800326c <record_reset+0x28>)
 8003256:	2200      	movs	r2, #0
 8003258:	701a      	strb	r2, [r3, #0]
}
 800325a:	bf00      	nop
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	2000c0e8 	.word	0x2000c0e8
 8003268:	2000c0ec 	.word	0x2000c0ec
 800326c:	2000c0f4 	.word	0x2000c0f4

08003270 <record_data>:

void record_data(float *input_record_data, int numlen) {
 8003270:	b490      	push	{r4, r7}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]

	for (int record_count = 0; record_count < numlen; record_count++) {
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	e013      	b.n	80032a8 <record_data+0x38>
		record_value[record_count][record_time] =
				input_record_data[record_count];
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	441a      	add	r2, r3
		record_value[record_count][record_time] =
 8003288:	4b18      	ldr	r3, [pc, #96]	; (80032ec <record_data+0x7c>)
 800328a:	681b      	ldr	r3, [r3, #0]
				input_record_data[record_count];
 800328c:	6812      	ldr	r2, [r2, #0]
		record_value[record_count][record_time] =
 800328e:	4818      	ldr	r0, [pc, #96]	; (80032f0 <record_data+0x80>)
 8003290:	68f9      	ldr	r1, [r7, #12]
 8003292:	f640 34b8 	movw	r4, #3000	; 0xbb8
 8003296:	fb04 f101 	mul.w	r1, r4, r1
 800329a:	440b      	add	r3, r1
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4403      	add	r3, r0
 80032a0:	601a      	str	r2, [r3, #0]
	for (int record_count = 0; record_count < numlen; record_count++) {
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	3301      	adds	r3, #1
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	dbe7      	blt.n	8003280 <record_data+0x10>
	}
	if (record_rupe_flag == 1) {
 80032b0:	4b10      	ldr	r3, [pc, #64]	; (80032f4 <record_data+0x84>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d103      	bne.n	80032c0 <record_data+0x50>
		record_end_point = record_time;
 80032b8:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <record_data+0x7c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a0e      	ldr	r2, [pc, #56]	; (80032f8 <record_data+0x88>)
 80032be:	6013      	str	r3, [r2, #0]
	}
	record_time++;
 80032c0:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <record_data+0x7c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	4a09      	ldr	r2, [pc, #36]	; (80032ec <record_data+0x7c>)
 80032c8:	6013      	str	r3, [r2, #0]
	if (record_time >= max_record_time) {
 80032ca:	4b08      	ldr	r3, [pc, #32]	; (80032ec <record_data+0x7c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80032d2:	4293      	cmp	r3, r2
 80032d4:	dd05      	ble.n	80032e2 <record_data+0x72>
		record_time = 0;
 80032d6:	4b05      	ldr	r3, [pc, #20]	; (80032ec <record_data+0x7c>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
		record_rupe_flag = 1;
 80032dc:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <record_data+0x84>)
 80032de:	2201      	movs	r2, #1
 80032e0:	701a      	strb	r2, [r3, #0]
	}

}
 80032e2:	bf00      	nop
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc90      	pop	{r4, r7}
 80032ea:	4770      	bx	lr
 80032ec:	2000c0ec 	.word	0x2000c0ec
 80032f0:	20000568 	.word	0x20000568
 80032f4:	2000c0f4 	.word	0x2000c0f4
 80032f8:	2000c0f0 	.word	0x2000c0f0

080032fc <record_print>:

void record_print(void) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
	int a, time_index;
	if (record_rupe_flag == 0) {
 8003302:	4b3a      	ldr	r3, [pc, #232]	; (80033ec <record_print+0xf0>)
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d12e      	bne.n	8003368 <record_print+0x6c>
		for (a = 0; a <= record_time - 1; a++) {
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	e025      	b.n	800335c <record_print+0x60>

			printf("%d", a);
 8003310:	68f9      	ldr	r1, [r7, #12]
 8003312:	4837      	ldr	r0, [pc, #220]	; (80033f0 <record_print+0xf4>)
 8003314:	f008 fb64 	bl	800b9e0 <iprintf>
			for (int record_count = 0; record_count < max_record_num;
 8003318:	2300      	movs	r3, #0
 800331a:	607b      	str	r3, [r7, #4]
 800331c:	e015      	b.n	800334a <record_print+0x4e>
					record_count++) {
				printf(",%f", record_value[record_count][a]);
 800331e:	4935      	ldr	r1, [pc, #212]	; (80033f4 <record_print+0xf8>)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003326:	fb03 f202 	mul.w	r2, r3, r2
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7fd f92f 	bl	8000598 <__aeabi_f2d>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	482e      	ldr	r0, [pc, #184]	; (80033f8 <record_print+0xfc>)
 8003340:	f008 fb4e 	bl	800b9e0 <iprintf>
					record_count++) {
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3301      	adds	r3, #1
 8003348:	607b      	str	r3, [r7, #4]
			for (int record_count = 0; record_count < max_record_num;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2b03      	cmp	r3, #3
 800334e:	dde6      	ble.n	800331e <record_print+0x22>
			}
			printf("\n");
 8003350:	200a      	movs	r0, #10
 8003352:	f008 fb5d 	bl	800ba10 <putchar>
		for (a = 0; a <= record_time - 1; a++) {
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3301      	adds	r3, #1
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	4b27      	ldr	r3, [pc, #156]	; (80033fc <record_print+0x100>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	429a      	cmp	r2, r3
 8003364:	dbd4      	blt.n	8003310 <record_print+0x14>
			}
			printf("\n");
		}
	}

}
 8003366:	e03c      	b.n	80033e2 <record_print+0xe6>
		for (a = 0; a <= max_record_time - 1; a++) {
 8003368:	2300      	movs	r3, #0
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	e034      	b.n	80033d8 <record_print+0xdc>
			time_index = record_end_point + 1 + a;
 800336e:	4b24      	ldr	r3, [pc, #144]	; (8003400 <record_print+0x104>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3301      	adds	r3, #1
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	4413      	add	r3, r2
 8003378:	60bb      	str	r3, [r7, #8]
			if (time_index >= max_record_time) {
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003380:	4293      	cmp	r3, r2
 8003382:	dd03      	ble.n	800338c <record_print+0x90>
				time_index -= max_record_time;
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f6a3 33b8 	subw	r3, r3, #3000	; 0xbb8
 800338a:	60bb      	str	r3, [r7, #8]
			printf("%d", a);
 800338c:	68f9      	ldr	r1, [r7, #12]
 800338e:	4818      	ldr	r0, [pc, #96]	; (80033f0 <record_print+0xf4>)
 8003390:	f008 fb26 	bl	800b9e0 <iprintf>
			for (int record_count = 0; record_count < max_record_num;
 8003394:	2300      	movs	r3, #0
 8003396:	603b      	str	r3, [r7, #0]
 8003398:	e015      	b.n	80033c6 <record_print+0xca>
				printf(",%f", record_value[record_count][time_index]);
 800339a:	4916      	ldr	r1, [pc, #88]	; (80033f4 <record_print+0xf8>)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80033a2:	fb03 f202 	mul.w	r2, r3, r2
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fd f8f1 	bl	8000598 <__aeabi_f2d>
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	480f      	ldr	r0, [pc, #60]	; (80033f8 <record_print+0xfc>)
 80033bc:	f008 fb10 	bl	800b9e0 <iprintf>
					record_count++) {
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	3301      	adds	r3, #1
 80033c4:	603b      	str	r3, [r7, #0]
			for (int record_count = 0; record_count < max_record_num;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b03      	cmp	r3, #3
 80033ca:	dde6      	ble.n	800339a <record_print+0x9e>
			printf("\n");
 80033cc:	200a      	movs	r0, #10
 80033ce:	f008 fb1f 	bl	800ba10 <putchar>
		for (a = 0; a <= max_record_time - 1; a++) {
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	3301      	adds	r3, #1
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80033de:	4293      	cmp	r3, r2
 80033e0:	ddc5      	ble.n	800336e <record_print+0x72>
}
 80033e2:	bf00      	nop
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	2000c0f4 	.word	0x2000c0f4
 80033f0:	0800dcf0 	.word	0x0800dcf0
 80033f4:	20000568 	.word	0x20000568
 80033f8:	0800dcf4 	.word	0x0800dcf4
 80033fc:	2000c0ec 	.word	0x2000c0ec
 8003400:	2000c0f0 	.word	0x2000c0f0

08003404 <interrupt_record>:

void interrupt_record(void) {
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0

	float r_data[4];

	if (record_mode == 1) {
 800340a:	4b17      	ldr	r3, [pc, #92]	; (8003468 <interrupt_record+0x64>)
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d110      	bne.n	8003434 <interrupt_record+0x30>
			r_data[0] = E_speedR;
 8003412:	4b16      	ldr	r3, [pc, #88]	; (800346c <interrupt_record+0x68>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	603b      	str	r3, [r7, #0]
			r_data[1] = E_speedL;
 8003418:	4b15      	ldr	r3, [pc, #84]	; (8003470 <interrupt_record+0x6c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	607b      	str	r3, [r7, #4]
			r_data[2] = E_distanceR;
 800341e:	4b15      	ldr	r3, [pc, #84]	; (8003474 <interrupt_record+0x70>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	60bb      	str	r3, [r7, #8]
			r_data[3] = E_distanceL;
 8003424:	4b14      	ldr	r3, [pc, #80]	; (8003478 <interrupt_record+0x74>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	60fb      	str	r3, [r7, #12]
			record_data(r_data, 4);
 800342a:	463b      	mov	r3, r7
 800342c:	2104      	movs	r1, #4
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff ff1e 	bl	8003270 <record_data>
		}
	if (record_mode == 2) {
 8003434:	4b0c      	ldr	r3, [pc, #48]	; (8003468 <interrupt_record+0x64>)
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2b02      	cmp	r3, #2
 800343a:	d110      	bne.n	800345e <interrupt_record+0x5a>
				r_data[0] = angle_speed;
 800343c:	4b0f      	ldr	r3, [pc, #60]	; (800347c <interrupt_record+0x78>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	603b      	str	r3, [r7, #0]
				r_data[1] = angle;
 8003442:	4b0f      	ldr	r3, [pc, #60]	; (8003480 <interrupt_record+0x7c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	607b      	str	r3, [r7, #4]
				r_data[2] = gf_speed;
 8003448:	4b0e      	ldr	r3, [pc, #56]	; (8003484 <interrupt_record+0x80>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	60bb      	str	r3, [r7, #8]
				r_data[3] = gf_distance;
 800344e:	4b0e      	ldr	r3, [pc, #56]	; (8003488 <interrupt_record+0x84>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	60fb      	str	r3, [r7, #12]
				record_data(r_data, 4);
 8003454:	463b      	mov	r3, r7
 8003456:	2104      	movs	r1, #4
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff ff09 	bl	8003270 <record_data>
		r_data[3] = g_V_L;
		record_data(r_data, 4);
	}
*/

}
 800345e:	bf00      	nop
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	2000c0e8 	.word	0x2000c0e8
 800346c:	2000020c 	.word	0x2000020c
 8003470:	20000208 	.word	0x20000208
 8003474:	20000204 	.word	0x20000204
 8003478:	20000200 	.word	0x20000200
 800347c:	20000228 	.word	0x20000228
 8003480:	20000224 	.word	0x20000224
 8003484:	20000234 	.word	0x20000234
 8003488:	20000238 	.word	0x20000238

0800348c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003490:	4b1b      	ldr	r3, [pc, #108]	; (8003500 <MX_SPI1_Init+0x74>)
 8003492:	4a1c      	ldr	r2, [pc, #112]	; (8003504 <MX_SPI1_Init+0x78>)
 8003494:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003496:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <MX_SPI1_Init+0x74>)
 8003498:	f44f 7282 	mov.w	r2, #260	; 0x104
 800349c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800349e:	4b18      	ldr	r3, [pc, #96]	; (8003500 <MX_SPI1_Init+0x74>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80034a4:	4b16      	ldr	r3, [pc, #88]	; (8003500 <MX_SPI1_Init+0x74>)
 80034a6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80034aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034ac:	4b14      	ldr	r3, [pc, #80]	; (8003500 <MX_SPI1_Init+0x74>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80034b2:	4b13      	ldr	r3, [pc, #76]	; (8003500 <MX_SPI1_Init+0x74>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80034b8:	4b11      	ldr	r3, [pc, #68]	; (8003500 <MX_SPI1_Init+0x74>)
 80034ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80034c0:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <MX_SPI1_Init+0x74>)
 80034c2:	2218      	movs	r2, #24
 80034c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80034c6:	4b0e      	ldr	r3, [pc, #56]	; (8003500 <MX_SPI1_Init+0x74>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <MX_SPI1_Init+0x74>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034d2:	4b0b      	ldr	r3, [pc, #44]	; (8003500 <MX_SPI1_Init+0x74>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80034d8:	4b09      	ldr	r3, [pc, #36]	; (8003500 <MX_SPI1_Init+0x74>)
 80034da:	2207      	movs	r2, #7
 80034dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80034de:	4b08      	ldr	r3, [pc, #32]	; (8003500 <MX_SPI1_Init+0x74>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80034e4:	4b06      	ldr	r3, [pc, #24]	; (8003500 <MX_SPI1_Init+0x74>)
 80034e6:	2208      	movs	r2, #8
 80034e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80034ea:	4805      	ldr	r0, [pc, #20]	; (8003500 <MX_SPI1_Init+0x74>)
 80034ec:	f004 fd1a 	bl	8007f24 <HAL_SPI_Init>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80034f6:	f7ff fcb4 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	2000c0f8 	.word	0x2000c0f8
 8003504:	40013000 	.word	0x40013000

08003508 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800350c:	4b1b      	ldr	r3, [pc, #108]	; (800357c <MX_SPI3_Init+0x74>)
 800350e:	4a1c      	ldr	r2, [pc, #112]	; (8003580 <MX_SPI3_Init+0x78>)
 8003510:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003512:	4b1a      	ldr	r3, [pc, #104]	; (800357c <MX_SPI3_Init+0x74>)
 8003514:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003518:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800351a:	4b18      	ldr	r3, [pc, #96]	; (800357c <MX_SPI3_Init+0x74>)
 800351c:	2200      	movs	r2, #0
 800351e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003520:	4b16      	ldr	r3, [pc, #88]	; (800357c <MX_SPI3_Init+0x74>)
 8003522:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003526:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003528:	4b14      	ldr	r3, [pc, #80]	; (800357c <MX_SPI3_Init+0x74>)
 800352a:	2200      	movs	r2, #0
 800352c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800352e:	4b13      	ldr	r3, [pc, #76]	; (800357c <MX_SPI3_Init+0x74>)
 8003530:	2201      	movs	r2, #1
 8003532:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003534:	4b11      	ldr	r3, [pc, #68]	; (800357c <MX_SPI3_Init+0x74>)
 8003536:	f44f 7200 	mov.w	r2, #512	; 0x200
 800353a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800353c:	4b0f      	ldr	r3, [pc, #60]	; (800357c <MX_SPI3_Init+0x74>)
 800353e:	2218      	movs	r2, #24
 8003540:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003542:	4b0e      	ldr	r3, [pc, #56]	; (800357c <MX_SPI3_Init+0x74>)
 8003544:	2200      	movs	r2, #0
 8003546:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003548:	4b0c      	ldr	r3, [pc, #48]	; (800357c <MX_SPI3_Init+0x74>)
 800354a:	2200      	movs	r2, #0
 800354c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800354e:	4b0b      	ldr	r3, [pc, #44]	; (800357c <MX_SPI3_Init+0x74>)
 8003550:	2200      	movs	r2, #0
 8003552:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003554:	4b09      	ldr	r3, [pc, #36]	; (800357c <MX_SPI3_Init+0x74>)
 8003556:	2207      	movs	r2, #7
 8003558:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800355a:	4b08      	ldr	r3, [pc, #32]	; (800357c <MX_SPI3_Init+0x74>)
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003560:	4b06      	ldr	r3, [pc, #24]	; (800357c <MX_SPI3_Init+0x74>)
 8003562:	2200      	movs	r2, #0
 8003564:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003566:	4805      	ldr	r0, [pc, #20]	; (800357c <MX_SPI3_Init+0x74>)
 8003568:	f004 fcdc 	bl	8007f24 <HAL_SPI_Init>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8003572:	f7ff fc76 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	2000c15c 	.word	0x2000c15c
 8003580:	40003c00 	.word	0x40003c00

08003584 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08c      	sub	sp, #48	; 0x30
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800358c:	f107 031c 	add.w	r3, r7, #28
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	605a      	str	r2, [r3, #4]
 8003596:	609a      	str	r2, [r3, #8]
 8003598:	60da      	str	r2, [r3, #12]
 800359a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a3d      	ldr	r2, [pc, #244]	; (8003698 <HAL_SPI_MspInit+0x114>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d129      	bne.n	80035fa <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035a6:	4b3d      	ldr	r3, [pc, #244]	; (800369c <HAL_SPI_MspInit+0x118>)
 80035a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035aa:	4a3c      	ldr	r2, [pc, #240]	; (800369c <HAL_SPI_MspInit+0x118>)
 80035ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035b0:	6613      	str	r3, [r2, #96]	; 0x60
 80035b2:	4b3a      	ldr	r3, [pc, #232]	; (800369c <HAL_SPI_MspInit+0x118>)
 80035b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035ba:	61bb      	str	r3, [r7, #24]
 80035bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035be:	4b37      	ldr	r3, [pc, #220]	; (800369c <HAL_SPI_MspInit+0x118>)
 80035c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c2:	4a36      	ldr	r2, [pc, #216]	; (800369c <HAL_SPI_MspInit+0x118>)
 80035c4:	f043 0301 	orr.w	r3, r3, #1
 80035c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035ca:	4b34      	ldr	r3, [pc, #208]	; (800369c <HAL_SPI_MspInit+0x118>)
 80035cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	617b      	str	r3, [r7, #20]
 80035d4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80035d6:	23e0      	movs	r3, #224	; 0xe0
 80035d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035da:	2302      	movs	r3, #2
 80035dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e2:	2300      	movs	r3, #0
 80035e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80035e6:	2305      	movs	r3, #5
 80035e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ea:	f107 031c 	add.w	r3, r7, #28
 80035ee:	4619      	mov	r1, r3
 80035f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035f4:	f003 fadc 	bl	8006bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80035f8:	e049      	b.n	800368e <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI3)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a28      	ldr	r2, [pc, #160]	; (80036a0 <HAL_SPI_MspInit+0x11c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d144      	bne.n	800368e <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003604:	4b25      	ldr	r3, [pc, #148]	; (800369c <HAL_SPI_MspInit+0x118>)
 8003606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003608:	4a24      	ldr	r2, [pc, #144]	; (800369c <HAL_SPI_MspInit+0x118>)
 800360a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800360e:	6593      	str	r3, [r2, #88]	; 0x58
 8003610:	4b22      	ldr	r3, [pc, #136]	; (800369c <HAL_SPI_MspInit+0x118>)
 8003612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003618:	613b      	str	r3, [r7, #16]
 800361a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800361c:	4b1f      	ldr	r3, [pc, #124]	; (800369c <HAL_SPI_MspInit+0x118>)
 800361e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003620:	4a1e      	ldr	r2, [pc, #120]	; (800369c <HAL_SPI_MspInit+0x118>)
 8003622:	f043 0304 	orr.w	r3, r3, #4
 8003626:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003628:	4b1c      	ldr	r3, [pc, #112]	; (800369c <HAL_SPI_MspInit+0x118>)
 800362a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003634:	4b19      	ldr	r3, [pc, #100]	; (800369c <HAL_SPI_MspInit+0x118>)
 8003636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003638:	4a18      	ldr	r2, [pc, #96]	; (800369c <HAL_SPI_MspInit+0x118>)
 800363a:	f043 0302 	orr.w	r3, r3, #2
 800363e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003640:	4b16      	ldr	r3, [pc, #88]	; (800369c <HAL_SPI_MspInit+0x118>)
 8003642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	60bb      	str	r3, [r7, #8]
 800364a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800364c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003652:	2302      	movs	r3, #2
 8003654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365a:	2300      	movs	r3, #0
 800365c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800365e:	2306      	movs	r3, #6
 8003660:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003662:	f107 031c 	add.w	r3, r7, #28
 8003666:	4619      	mov	r1, r3
 8003668:	480e      	ldr	r0, [pc, #56]	; (80036a4 <HAL_SPI_MspInit+0x120>)
 800366a:	f003 faa1 	bl	8006bb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800366e:	2320      	movs	r3, #32
 8003670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003672:	2302      	movs	r3, #2
 8003674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800367a:	2300      	movs	r3, #0
 800367c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800367e:	2306      	movs	r3, #6
 8003680:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003682:	f107 031c 	add.w	r3, r7, #28
 8003686:	4619      	mov	r1, r3
 8003688:	4807      	ldr	r0, [pc, #28]	; (80036a8 <HAL_SPI_MspInit+0x124>)
 800368a:	f003 fa91 	bl	8006bb0 <HAL_GPIO_Init>
}
 800368e:	bf00      	nop
 8003690:	3730      	adds	r7, #48	; 0x30
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40013000 	.word	0x40013000
 800369c:	40021000 	.word	0x40021000
 80036a0:	40003c00 	.word	0x40003c00
 80036a4:	48000800 	.word	0x48000800
 80036a8:	48000400 	.word	0x48000400

080036ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b2:	4b0f      	ldr	r3, [pc, #60]	; (80036f0 <HAL_MspInit+0x44>)
 80036b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b6:	4a0e      	ldr	r2, [pc, #56]	; (80036f0 <HAL_MspInit+0x44>)
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	6613      	str	r3, [r2, #96]	; 0x60
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <HAL_MspInit+0x44>)
 80036c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	607b      	str	r3, [r7, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ca:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <HAL_MspInit+0x44>)
 80036cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ce:	4a08      	ldr	r2, [pc, #32]	; (80036f0 <HAL_MspInit+0x44>)
 80036d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036d4:	6593      	str	r3, [r2, #88]	; 0x58
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <HAL_MspInit+0x44>)
 80036d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80036e2:	f003 fca3 	bl	800702c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036e6:	bf00      	nop
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40021000 	.word	0x40021000

080036f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036f8:	e7fe      	b.n	80036f8 <NMI_Handler+0x4>

080036fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036fa:	b480      	push	{r7}
 80036fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036fe:	e7fe      	b.n	80036fe <HardFault_Handler+0x4>

08003700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003704:	e7fe      	b.n	8003704 <MemManage_Handler+0x4>

08003706 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003706:	b480      	push	{r7}
 8003708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800370a:	e7fe      	b.n	800370a <BusFault_Handler+0x4>

0800370c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003710:	e7fe      	b.n	8003710 <UsageFault_Handler+0x4>

08003712 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003712:	b480      	push	{r7}
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800372e:	b480      	push	{r7}
 8003730:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003732:	bf00      	nop
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003740:	f000 fc46 	bl	8003fd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003744:	bf00      	nop
 8003746:	bd80      	pop	{r7, pc}

08003748 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800374c:	4802      	ldr	r0, [pc, #8]	; (8003758 <DMA1_Channel1_IRQHandler+0x10>)
 800374e:	f003 f8df 	bl	8006910 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	20000508 	.word	0x20000508

0800375c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003760:	4802      	ldr	r0, [pc, #8]	; (800376c <ADC1_2_IRQHandler+0x10>)
 8003762:	f001 fbe5 	bl	8004f30 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
//  pl_callback_getSensor();
  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003766:	bf00      	nop
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	2000049c 	.word	0x2000049c

08003770 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003774:	4809      	ldr	r0, [pc, #36]	; (800379c <TIM6_DAC_IRQHandler+0x2c>)
 8003776:	f005 fdb5 	bl	80092e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  interrupt_timer();
 800377a:	f7fe fe99 	bl	80024b0 <interrupt_timer>
  interupt_calSensor();
 800377e:	f7fe f81f 	bl	80017c0 <interupt_calSensor>
  ICM20602_DataUpdate();
 8003782:	f7fe fc67 	bl	8002054 <ICM20602_DataUpdate>
  interrupt_calGyro();
 8003786:	f7fd feb7 	bl	80014f8 <interrupt_calGyro>
  AS5047_DataUpdate();
 800378a:	f7fe fb2f 	bl	8001dec <AS5047_DataUpdate>
  interupt_calEncoder();
 800378e:	f7fd fc47 	bl	8001020 <interupt_calEncoder>
  interrupt_record();
 8003792:	f7ff fe37 	bl	8003404 <interrupt_record>
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003796:	bf00      	nop
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	2000c1c4 	.word	0x2000c1c4

080037a0 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE END DMAMUX_OVR_IRQn 0 */

  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 80037a4:	bf00      	nop
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037ae:	b480      	push	{r7}
 80037b0:	af00      	add	r7, sp, #0
	return 1;
 80037b2:	2301      	movs	r3, #1
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <_kill>:

int _kill(int pid, int sig)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
 80037c6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037c8:	f007 fc60 	bl	800b08c <__errno>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2216      	movs	r2, #22
 80037d0:	601a      	str	r2, [r3, #0]
	return -1;
 80037d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <_exit>:

void _exit (int status)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b082      	sub	sp, #8
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80037e6:	f04f 31ff 	mov.w	r1, #4294967295
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7ff ffe7 	bl	80037be <_kill>
	while (1) {}		/* Make sure we hang here */
 80037f0:	e7fe      	b.n	80037f0 <_exit+0x12>

080037f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b086      	sub	sp, #24
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	60f8      	str	r0, [r7, #12]
 80037fa:	60b9      	str	r1, [r7, #8]
 80037fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	e00a      	b.n	800381a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003804:	f3af 8000 	nop.w
 8003808:	4601      	mov	r1, r0
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	1c5a      	adds	r2, r3, #1
 800380e:	60ba      	str	r2, [r7, #8]
 8003810:	b2ca      	uxtb	r2, r1
 8003812:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	3301      	adds	r3, #1
 8003818:	617b      	str	r3, [r7, #20]
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	429a      	cmp	r2, r3
 8003820:	dbf0      	blt.n	8003804 <_read+0x12>
	}

return len;
 8003822:	687b      	ldr	r3, [r7, #4]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	e00a      	b.n	8003854 <_write+0x28>
	{
		HAL_UART_Transmit(&huart1, ptr++, 1, 1);
 800383e:	68b9      	ldr	r1, [r7, #8]
 8003840:	1c4b      	adds	r3, r1, #1
 8003842:	60bb      	str	r3, [r7, #8]
 8003844:	2301      	movs	r3, #1
 8003846:	2201      	movs	r2, #1
 8003848:	4807      	ldr	r0, [pc, #28]	; (8003868 <_write+0x3c>)
 800384a:	f006 fdd5 	bl	800a3f8 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	3301      	adds	r3, #1
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	697a      	ldr	r2, [r7, #20]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	429a      	cmp	r2, r3
 800385a:	dbf0      	blt.n	800383e <_write+0x12>
	}
	return len;
 800385c:	687b      	ldr	r3, [r7, #4]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	2000c2a8 	.word	0x2000c2a8

0800386c <_close>:

int _close(int file)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	return -1;
 8003874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003894:	605a      	str	r2, [r3, #4]
	return 0;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <_isatty>:

int _isatty(int file)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
	return 1;
 80038ac:	2301      	movs	r3, #1
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b085      	sub	sp, #20
 80038be:	af00      	add	r7, sp, #0
 80038c0:	60f8      	str	r0, [r7, #12]
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	607a      	str	r2, [r7, #4]
	return 0;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038dc:	4a14      	ldr	r2, [pc, #80]	; (8003930 <_sbrk+0x5c>)
 80038de:	4b15      	ldr	r3, [pc, #84]	; (8003934 <_sbrk+0x60>)
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038e8:	4b13      	ldr	r3, [pc, #76]	; (8003938 <_sbrk+0x64>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d102      	bne.n	80038f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038f0:	4b11      	ldr	r3, [pc, #68]	; (8003938 <_sbrk+0x64>)
 80038f2:	4a12      	ldr	r2, [pc, #72]	; (800393c <_sbrk+0x68>)
 80038f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038f6:	4b10      	ldr	r3, [pc, #64]	; (8003938 <_sbrk+0x64>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4413      	add	r3, r2
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	429a      	cmp	r2, r3
 8003902:	d207      	bcs.n	8003914 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003904:	f007 fbc2 	bl	800b08c <__errno>
 8003908:	4603      	mov	r3, r0
 800390a:	220c      	movs	r2, #12
 800390c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800390e:	f04f 33ff 	mov.w	r3, #4294967295
 8003912:	e009      	b.n	8003928 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003914:	4b08      	ldr	r3, [pc, #32]	; (8003938 <_sbrk+0x64>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800391a:	4b07      	ldr	r3, [pc, #28]	; (8003938 <_sbrk+0x64>)
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4413      	add	r3, r2
 8003922:	4a05      	ldr	r2, [pc, #20]	; (8003938 <_sbrk+0x64>)
 8003924:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003926:	68fb      	ldr	r3, [r7, #12]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	2001c000 	.word	0x2001c000
 8003934:	00000400 	.word	0x00000400
 8003938:	2000c1c0 	.word	0x2000c1c0
 800393c:	2000c350 	.word	0x2000c350

08003940 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003944:	4b06      	ldr	r3, [pc, #24]	; (8003960 <SystemInit+0x20>)
 8003946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394a:	4a05      	ldr	r2, [pc, #20]	; (8003960 <SystemInit+0x20>)
 800394c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003950:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003954:	bf00      	nop
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <MX_TIM6_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800396a:	1d3b      	adds	r3, r7, #4
 800396c:	2200      	movs	r2, #0
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	605a      	str	r2, [r3, #4]
 8003972:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003974:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <MX_TIM6_Init+0x64>)
 8003976:	4a15      	ldr	r2, [pc, #84]	; (80039cc <MX_TIM6_Init+0x68>)
 8003978:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 85-1;
 800397a:	4b13      	ldr	r3, [pc, #76]	; (80039c8 <MX_TIM6_Init+0x64>)
 800397c:	2254      	movs	r2, #84	; 0x54
 800397e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003980:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <MX_TIM6_Init+0x64>)
 8003982:	2200      	movs	r2, #0
 8003984:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8003986:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <MX_TIM6_Init+0x64>)
 8003988:	f240 32e7 	movw	r2, #999	; 0x3e7
 800398c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800398e:	4b0e      	ldr	r3, [pc, #56]	; (80039c8 <MX_TIM6_Init+0x64>)
 8003990:	2200      	movs	r2, #0
 8003992:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003994:	480c      	ldr	r0, [pc, #48]	; (80039c8 <MX_TIM6_Init+0x64>)
 8003996:	f005 f9dd 	bl	8008d54 <HAL_TIM_Base_Init>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80039a0:	f7ff fa5f 	bl	8002e62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039a4:	2300      	movs	r3, #0
 80039a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039a8:	2300      	movs	r3, #0
 80039aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80039ac:	1d3b      	adds	r3, r7, #4
 80039ae:	4619      	mov	r1, r3
 80039b0:	4805      	ldr	r0, [pc, #20]	; (80039c8 <MX_TIM6_Init+0x64>)
 80039b2:	f006 fb4b 	bl	800a04c <HAL_TIMEx_MasterConfigSynchronization>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80039bc:	f7ff fa51 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80039c0:	bf00      	nop
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	2000c1c4 	.word	0x2000c1c4
 80039cc:	40001000 	.word	0x40001000

080039d0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b098      	sub	sp, #96	; 0x60
 80039d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	605a      	str	r2, [r3, #4]
 80039e0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039e2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80039e6:	2200      	movs	r2, #0
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	605a      	str	r2, [r3, #4]
 80039ec:	609a      	str	r2, [r3, #8]
 80039ee:	60da      	str	r2, [r3, #12]
 80039f0:	611a      	str	r2, [r3, #16]
 80039f2:	615a      	str	r2, [r3, #20]
 80039f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039f6:	1d3b      	adds	r3, r7, #4
 80039f8:	2234      	movs	r2, #52	; 0x34
 80039fa:	2100      	movs	r1, #0
 80039fc:	4618      	mov	r0, r3
 80039fe:	f007 fb7d 	bl	800b0fc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003a02:	4b41      	ldr	r3, [pc, #260]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a04:	4a41      	ldr	r2, [pc, #260]	; (8003b0c <MX_TIM8_Init+0x13c>)
 8003a06:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 8003a08:	4b3f      	ldr	r3, [pc, #252]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0e:	4b3e      	ldr	r3, [pc, #248]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 8003a14:	4b3c      	ldr	r3, [pc, #240]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a16:	f240 628f 	movw	r2, #1679	; 0x68f
 8003a1a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1c:	4b3a      	ldr	r3, [pc, #232]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003a22:	4b39      	ldr	r3, [pc, #228]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a28:	4b37      	ldr	r3, [pc, #220]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003a2e:	4836      	ldr	r0, [pc, #216]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a30:	f005 fa58 	bl	8008ee4 <HAL_TIM_PWM_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8003a3a:	f7ff fa12 	bl	8002e62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003a42:	2300      	movs	r3, #0
 8003a44:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a46:	2300      	movs	r3, #0
 8003a48:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a4a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a4e:	4619      	mov	r1, r3
 8003a50:	482d      	ldr	r0, [pc, #180]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a52:	f006 fafb 	bl	800a04c <HAL_TIMEx_MasterConfigSynchronization>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8003a5c:	f7ff fa01 	bl	8002e62 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a60:	2360      	movs	r3, #96	; 0x60
 8003a62:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 419;
 8003a64:	f240 13a3 	movw	r3, #419	; 0x1a3
 8003a68:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a72:	2300      	movs	r3, #0
 8003a74:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a76:	2300      	movs	r3, #0
 8003a78:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a7e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a82:	2200      	movs	r2, #0
 8003a84:	4619      	mov	r1, r3
 8003a86:	4820      	ldr	r0, [pc, #128]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003a88:	f005 fdac 	bl	80095e4 <HAL_TIM_PWM_ConfigChannel>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8003a92:	f7ff f9e6 	bl	8002e62 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a96:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a9a:	2208      	movs	r2, #8
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	481a      	ldr	r0, [pc, #104]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003aa0:	f005 fda0 	bl	80095e4 <HAL_TIM_PWM_ConfigChannel>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <MX_TIM8_Init+0xde>
  {
    Error_Handler();
 8003aaa:	f7ff f9da 	bl	8002e62 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003ac2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ac6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003acc:	2300      	movs	r3, #0
 8003ace:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003ad4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003ae6:	1d3b      	adds	r3, r7, #4
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4807      	ldr	r0, [pc, #28]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003aec:	f006 fb3c 	bl	800a168 <HAL_TIMEx_ConfigBreakDeadTime>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8003af6:	f7ff f9b4 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003afa:	4803      	ldr	r0, [pc, #12]	; (8003b08 <MX_TIM8_Init+0x138>)
 8003afc:	f000 f8da 	bl	8003cb4 <HAL_TIM_MspPostInit>

}
 8003b00:	bf00      	nop
 8003b02:	3760      	adds	r7, #96	; 0x60
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	2000c210 	.word	0x2000c210
 8003b0c:	40013400 	.word	0x40013400

08003b10 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b094      	sub	sp, #80	; 0x50
 8003b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b16:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	605a      	str	r2, [r3, #4]
 8003b20:	609a      	str	r2, [r3, #8]
 8003b22:	60da      	str	r2, [r3, #12]
 8003b24:	611a      	str	r2, [r3, #16]
 8003b26:	615a      	str	r2, [r3, #20]
 8003b28:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003b2a:	463b      	mov	r3, r7
 8003b2c:	2234      	movs	r2, #52	; 0x34
 8003b2e:	2100      	movs	r1, #0
 8003b30:	4618      	mov	r0, r3
 8003b32:	f007 fae3 	bl	800b0fc <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003b36:	4b30      	ldr	r3, [pc, #192]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b38:	4a30      	ldr	r2, [pc, #192]	; (8003bfc <MX_TIM16_Init+0xec>)
 8003b3a:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 2-1;
 8003b3c:	4b2e      	ldr	r3, [pc, #184]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b42:	4b2d      	ldr	r3, [pc, #180]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100;
 8003b48:	4b2b      	ldr	r3, [pc, #172]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b4a:	2264      	movs	r2, #100	; 0x64
 8003b4c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b4e:	4b2a      	ldr	r3, [pc, #168]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003b54:	4b28      	ldr	r3, [pc, #160]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b5a:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003b60:	4825      	ldr	r0, [pc, #148]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b62:	f005 f8f7 	bl	8008d54 <HAL_TIM_Base_Init>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 8003b6c:	f7ff f979 	bl	8002e62 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8003b70:	4821      	ldr	r0, [pc, #132]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003b72:	f005 f9b7 	bl	8008ee4 <HAL_TIM_PWM_Init>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 8003b7c:	f7ff f971 	bl	8002e62 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b80:	2360      	movs	r3, #96	; 0x60
 8003b82:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 30;
 8003b84:	231e      	movs	r3, #30
 8003b86:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b90:	2300      	movs	r3, #0
 8003b92:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003b94:	2300      	movs	r3, #0
 8003b96:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	4814      	ldr	r0, [pc, #80]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003ba6:	f005 fd1d 	bl	80095e4 <HAL_TIM_PWM_ConfigChannel>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <MX_TIM16_Init+0xa4>
  {
    Error_Handler();
 8003bb0:	f7ff f957 	bl	8002e62 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003bc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bcc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8003bd6:	463b      	mov	r3, r7
 8003bd8:	4619      	mov	r1, r3
 8003bda:	4807      	ldr	r0, [pc, #28]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003bdc:	f006 fac4 	bl	800a168 <HAL_TIMEx_ConfigBreakDeadTime>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <MX_TIM16_Init+0xda>
  {
    Error_Handler();
 8003be6:	f7ff f93c 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8003bea:	4803      	ldr	r0, [pc, #12]	; (8003bf8 <MX_TIM16_Init+0xe8>)
 8003bec:	f000 f862 	bl	8003cb4 <HAL_TIM_MspPostInit>

}
 8003bf0:	bf00      	nop
 8003bf2:	3750      	adds	r7, #80	; 0x50
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	2000c25c 	.word	0x2000c25c
 8003bfc:	40014400 	.word	0x40014400

08003c00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a16      	ldr	r2, [pc, #88]	; (8003c68 <HAL_TIM_Base_MspInit+0x68>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d114      	bne.n	8003c3c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c12:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <HAL_TIM_Base_MspInit+0x6c>)
 8003c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c16:	4a15      	ldr	r2, [pc, #84]	; (8003c6c <HAL_TIM_Base_MspInit+0x6c>)
 8003c18:	f043 0310 	orr.w	r3, r3, #16
 8003c1c:	6593      	str	r3, [r2, #88]	; 0x58
 8003c1e:	4b13      	ldr	r3, [pc, #76]	; (8003c6c <HAL_TIM_Base_MspInit+0x6c>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c22:	f003 0310 	and.w	r3, r3, #16
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2103      	movs	r1, #3
 8003c2e:	2036      	movs	r0, #54	; 0x36
 8003c30:	f002 fcbd 	bl	80065ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c34:	2036      	movs	r0, #54	; 0x36
 8003c36:	f002 fcd4 	bl	80065e2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8003c3a:	e010      	b.n	8003c5e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM16)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a0b      	ldr	r2, [pc, #44]	; (8003c70 <HAL_TIM_Base_MspInit+0x70>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d10b      	bne.n	8003c5e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003c46:	4b09      	ldr	r3, [pc, #36]	; (8003c6c <HAL_TIM_Base_MspInit+0x6c>)
 8003c48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c4a:	4a08      	ldr	r2, [pc, #32]	; (8003c6c <HAL_TIM_Base_MspInit+0x6c>)
 8003c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c50:	6613      	str	r3, [r2, #96]	; 0x60
 8003c52:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <HAL_TIM_Base_MspInit+0x6c>)
 8003c54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	60bb      	str	r3, [r7, #8]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
}
 8003c5e:	bf00      	nop
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	40001000 	.word	0x40001000
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	40014400 	.word	0x40014400

08003c74 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <HAL_TIM_PWM_MspInit+0x38>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d10b      	bne.n	8003c9e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c86:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c8a:	4a09      	ldr	r2, [pc, #36]	; (8003cb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003c8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c90:	6613      	str	r3, [r2, #96]	; 0x60
 8003c92:	4b07      	ldr	r3, [pc, #28]	; (8003cb0 <HAL_TIM_PWM_MspInit+0x3c>)
 8003c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003c9e:	bf00      	nop
 8003ca0:	3714      	adds	r7, #20
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40013400 	.word	0x40013400
 8003cb0:	40021000 	.word	0x40021000

08003cb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b08a      	sub	sp, #40	; 0x28
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cbc:	f107 0314 	add.w	r3, r7, #20
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	605a      	str	r2, [r3, #4]
 8003cc6:	609a      	str	r2, [r3, #8]
 8003cc8:	60da      	str	r2, [r3, #12]
 8003cca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a2b      	ldr	r2, [pc, #172]	; (8003d80 <HAL_TIM_MspPostInit+0xcc>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d12d      	bne.n	8003d32 <HAL_TIM_MspPostInit+0x7e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cd6:	4b2b      	ldr	r3, [pc, #172]	; (8003d84 <HAL_TIM_MspPostInit+0xd0>)
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cda:	4a2a      	ldr	r2, [pc, #168]	; (8003d84 <HAL_TIM_MspPostInit+0xd0>)
 8003cdc:	f043 0302 	orr.w	r3, r3, #2
 8003ce0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ce2:	4b28      	ldr	r3, [pc, #160]	; (8003d84 <HAL_TIM_MspPostInit+0xd0>)
 8003ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PB6     ------> TIM8_CH1
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = MOTOR_R_ENABLE_Pin;
 8003cee:	2340      	movs	r3, #64	; 0x40
 8003cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 8003cfe:	2305      	movs	r3, #5
 8003d00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_R_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003d02:	f107 0314 	add.w	r3, r7, #20
 8003d06:	4619      	mov	r1, r3
 8003d08:	481f      	ldr	r0, [pc, #124]	; (8003d88 <HAL_TIM_MspPostInit+0xd4>)
 8003d0a:	f002 ff51 	bl	8006bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_L_ENABLE_Pin;
 8003d0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d14:	2302      	movs	r3, #2
 8003d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8003d20:	230a      	movs	r3, #10
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_L_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003d24:	f107 0314 	add.w	r3, r7, #20
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4817      	ldr	r0, [pc, #92]	; (8003d88 <HAL_TIM_MspPostInit+0xd4>)
 8003d2c:	f002 ff40 	bl	8006bb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8003d30:	e022      	b.n	8003d78 <HAL_TIM_MspPostInit+0xc4>
  else if(timHandle->Instance==TIM16)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a15      	ldr	r2, [pc, #84]	; (8003d8c <HAL_TIM_MspPostInit+0xd8>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d11d      	bne.n	8003d78 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d3c:	4b11      	ldr	r3, [pc, #68]	; (8003d84 <HAL_TIM_MspPostInit+0xd0>)
 8003d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d40:	4a10      	ldr	r2, [pc, #64]	; (8003d84 <HAL_TIM_MspPostInit+0xd0>)
 8003d42:	f043 0301 	orr.w	r3, r3, #1
 8003d46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d48:	4b0e      	ldr	r3, [pc, #56]	; (8003d84 <HAL_TIM_MspPostInit+0xd0>)
 8003d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_MOTOR_Pin;
 8003d54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d62:	2300      	movs	r3, #0
 8003d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8003d66:	2301      	movs	r3, #1
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FAN_MOTOR_GPIO_Port, &GPIO_InitStruct);
 8003d6a:	f107 0314 	add.w	r3, r7, #20
 8003d6e:	4619      	mov	r1, r3
 8003d70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d74:	f002 ff1c 	bl	8006bb0 <HAL_GPIO_Init>
}
 8003d78:	bf00      	nop
 8003d7a:	3728      	adds	r7, #40	; 0x28
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40013400 	.word	0x40013400
 8003d84:	40021000 	.word	0x40021000
 8003d88:	48000400 	.word	0x48000400
 8003d8c:	40014400 	.word	0x40014400

08003d90 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003d94:	4b22      	ldr	r3, [pc, #136]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003d96:	4a23      	ldr	r2, [pc, #140]	; (8003e24 <MX_USART1_UART_Init+0x94>)
 8003d98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003d9a:	4b21      	ldr	r3, [pc, #132]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003d9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003da0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003da2:	4b1f      	ldr	r3, [pc, #124]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003da8:	4b1d      	ldr	r3, [pc, #116]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003dae:	4b1c      	ldr	r3, [pc, #112]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003db4:	4b1a      	ldr	r3, [pc, #104]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003db6:	220c      	movs	r2, #12
 8003db8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dba:	4b19      	ldr	r3, [pc, #100]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003dc0:	4b17      	ldr	r3, [pc, #92]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dc6:	4b16      	ldr	r3, [pc, #88]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003dd2:	4b13      	ldr	r3, [pc, #76]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dd8:	4811      	ldr	r0, [pc, #68]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dda:	f006 fabd 	bl	800a358 <HAL_UART_Init>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003de4:	f7ff f83d 	bl	8002e62 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003de8:	2100      	movs	r1, #0
 8003dea:	480d      	ldr	r0, [pc, #52]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dec:	f007 f884 	bl	800aef8 <HAL_UARTEx_SetTxFifoThreshold>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003df6:	f7ff f834 	bl	8002e62 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4808      	ldr	r0, [pc, #32]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003dfe:	f007 f8b9 	bl	800af74 <HAL_UARTEx_SetRxFifoThreshold>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003e08:	f7ff f82b 	bl	8002e62 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003e0c:	4804      	ldr	r0, [pc, #16]	; (8003e20 <MX_USART1_UART_Init+0x90>)
 8003e0e:	f007 f83a 	bl	800ae86 <HAL_UARTEx_DisableFifoMode>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003e18:	f7ff f823 	bl	8002e62 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e1c:	bf00      	nop
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	2000c2a8 	.word	0x2000c2a8
 8003e24:	40013800 	.word	0x40013800

08003e28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b09e      	sub	sp, #120	; 0x78
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e30:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	609a      	str	r2, [r3, #8]
 8003e3c:	60da      	str	r2, [r3, #12]
 8003e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e40:	f107 0314 	add.w	r3, r7, #20
 8003e44:	2250      	movs	r2, #80	; 0x50
 8003e46:	2100      	movs	r1, #0
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f007 f957 	bl	800b0fc <memset>
  if(uartHandle->Instance==USART1)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1f      	ldr	r2, [pc, #124]	; (8003ed0 <HAL_UART_MspInit+0xa8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d137      	bne.n	8003ec8 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e60:	f107 0314 	add.w	r3, r7, #20
 8003e64:	4618      	mov	r0, r3
 8003e66:	f003 fe21 	bl	8007aac <HAL_RCCEx_PeriphCLKConfig>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003e70:	f7fe fff7 	bl	8002e62 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e74:	4b17      	ldr	r3, [pc, #92]	; (8003ed4 <HAL_UART_MspInit+0xac>)
 8003e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e78:	4a16      	ldr	r2, [pc, #88]	; (8003ed4 <HAL_UART_MspInit+0xac>)
 8003e7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e7e:	6613      	str	r3, [r2, #96]	; 0x60
 8003e80:	4b14      	ldr	r3, [pc, #80]	; (8003ed4 <HAL_UART_MspInit+0xac>)
 8003e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e88:	613b      	str	r3, [r7, #16]
 8003e8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e8c:	4b11      	ldr	r3, [pc, #68]	; (8003ed4 <HAL_UART_MspInit+0xac>)
 8003e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e90:	4a10      	ldr	r2, [pc, #64]	; (8003ed4 <HAL_UART_MspInit+0xac>)
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e98:	4b0e      	ldr	r3, [pc, #56]	; (8003ed4 <HAL_UART_MspInit+0xac>)
 8003e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003ea4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003ea8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003eb6:	2307      	movs	r3, #7
 8003eb8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eba:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ec4:	f002 fe74 	bl	8006bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003ec8:	bf00      	nop
 8003eca:	3778      	adds	r7, #120	; 0x78
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40013800 	.word	0x40013800
 8003ed4:	40021000 	.word	0x40021000

08003ed8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ed8:	480d      	ldr	r0, [pc, #52]	; (8003f10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003eda:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003edc:	480d      	ldr	r0, [pc, #52]	; (8003f14 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ede:	490e      	ldr	r1, [pc, #56]	; (8003f18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ee0:	4a0e      	ldr	r2, [pc, #56]	; (8003f1c <LoopForever+0xe>)
  movs r3, #0
 8003ee2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003ee4:	e002      	b.n	8003eec <LoopCopyDataInit>

08003ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003eea:	3304      	adds	r3, #4

08003eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ef0:	d3f9      	bcc.n	8003ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ef2:	4a0b      	ldr	r2, [pc, #44]	; (8003f20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ef4:	4c0b      	ldr	r4, [pc, #44]	; (8003f24 <LoopForever+0x16>)
  movs r3, #0
 8003ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ef8:	e001      	b.n	8003efe <LoopFillZerobss>

08003efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003efc:	3204      	adds	r2, #4

08003efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f00:	d3fb      	bcc.n	8003efa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003f02:	f7ff fd1d 	bl	8003940 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f06:	f007 f8c7 	bl	800b098 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f0a:	f7fe fdb5 	bl	8002a78 <main>

08003f0e <LoopForever>:

LoopForever:
    b LoopForever
 8003f0e:	e7fe      	b.n	8003f0e <LoopForever>
  ldr   r0, =_estack
 8003f10:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8003f14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f18:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003f1c:	0800e124 	.word	0x0800e124
  ldr r2, =_sbss
 8003f20:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003f24:	2000c34c 	.word	0x2000c34c

08003f28 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003f28:	e7fe      	b.n	8003f28 <ADC3_IRQHandler>

08003f2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b082      	sub	sp, #8
 8003f2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f30:	2300      	movs	r3, #0
 8003f32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f34:	2003      	movs	r0, #3
 8003f36:	f002 fb2f 	bl	8006598 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f3a:	200f      	movs	r0, #15
 8003f3c:	f000 f80e 	bl	8003f5c <HAL_InitTick>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	71fb      	strb	r3, [r7, #7]
 8003f4a:	e001      	b.n	8003f50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f4c:	f7ff fbae 	bl	80036ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f50:	79fb      	ldrb	r3, [r7, #7]

}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003f64:	2300      	movs	r3, #0
 8003f66:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003f68:	4b16      	ldr	r3, [pc, #88]	; (8003fc4 <HAL_InitTick+0x68>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d022      	beq.n	8003fb6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003f70:	4b15      	ldr	r3, [pc, #84]	; (8003fc8 <HAL_InitTick+0x6c>)
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	4b13      	ldr	r3, [pc, #76]	; (8003fc4 <HAL_InitTick+0x68>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003f7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f84:	4618      	mov	r0, r3
 8003f86:	f002 fb3a 	bl	80065fe <HAL_SYSTICK_Config>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10f      	bne.n	8003fb0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b0f      	cmp	r3, #15
 8003f94:	d809      	bhi.n	8003faa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f96:	2200      	movs	r2, #0
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f9e:	f002 fb06 	bl	80065ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003fa2:	4a0a      	ldr	r2, [pc, #40]	; (8003fcc <HAL_InitTick+0x70>)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6013      	str	r3, [r2, #0]
 8003fa8:	e007      	b.n	8003fba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	e004      	b.n	8003fba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	73fb      	strb	r3, [r7, #15]
 8003fb4:	e001      	b.n	8003fba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20000008 	.word	0x20000008
 8003fc8:	20000000 	.word	0x20000000
 8003fcc:	20000004 	.word	0x20000004

08003fd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fd4:	4b05      	ldr	r3, [pc, #20]	; (8003fec <HAL_IncTick+0x1c>)
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <HAL_IncTick+0x20>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4413      	add	r3, r2
 8003fde:	4a03      	ldr	r2, [pc, #12]	; (8003fec <HAL_IncTick+0x1c>)
 8003fe0:	6013      	str	r3, [r2, #0]
}
 8003fe2:	bf00      	nop
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	2000c338 	.word	0x2000c338
 8003ff0:	20000008 	.word	0x20000008

08003ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ff8:	4b03      	ldr	r3, [pc, #12]	; (8004008 <HAL_GetTick+0x14>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	2000c338 	.word	0x2000c338

0800400c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004014:	f7ff ffee 	bl	8003ff4 <HAL_GetTick>
 8004018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004024:	d004      	beq.n	8004030 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004026:	4b09      	ldr	r3, [pc, #36]	; (800404c <HAL_Delay+0x40>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	4413      	add	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004030:	bf00      	nop
 8004032:	f7ff ffdf 	bl	8003ff4 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	68fa      	ldr	r2, [r7, #12]
 800403e:	429a      	cmp	r2, r3
 8004040:	d8f7      	bhi.n	8004032 <HAL_Delay+0x26>
  {
  }
}
 8004042:	bf00      	nop
 8004044:	bf00      	nop
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	20000008 	.word	0x20000008

08004050 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	431a      	orrs	r2, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	609a      	str	r2, [r3, #8]
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
 800407e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	609a      	str	r2, [r3, #8]
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b087      	sub	sp, #28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	3360      	adds	r3, #96	; 0x60
 80040ca:	461a      	mov	r2, r3
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	4b08      	ldr	r3, [pc, #32]	; (80040fc <LL_ADC_SetOffset+0x44>)
 80040da:	4013      	ands	r3, r2
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	430a      	orrs	r2, r1
 80040e6:	4313      	orrs	r3, r2
 80040e8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80040f0:	bf00      	nop
 80040f2:	371c      	adds	r7, #28
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	03fff000 	.word	0x03fff000

08004100 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	3360      	adds	r3, #96	; 0x60
 800410e:	461a      	mov	r2, r3
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3360      	adds	r3, #96	; 0x60
 800413c:	461a      	mov	r2, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	431a      	orrs	r2, r3
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004156:	bf00      	nop
 8004158:	371c      	adds	r7, #28
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004162:	b480      	push	{r7}
 8004164:	b087      	sub	sp, #28
 8004166:	af00      	add	r7, sp, #0
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	3360      	adds	r3, #96	; 0x60
 8004172:	461a      	mov	r2, r3
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	431a      	orrs	r2, r3
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800418c:	bf00      	nop
 800418e:	371c      	adds	r7, #28
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004198:	b480      	push	{r7}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	3360      	adds	r3, #96	; 0x60
 80041a8:	461a      	mov	r2, r3
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	4413      	add	r3, r2
 80041b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	431a      	orrs	r2, r3
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80041c2:	bf00      	nop
 80041c4:	371c      	adds	r7, #28
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr

080041ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b083      	sub	sp, #12
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
 80041d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	615a      	str	r2, [r3, #20]
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr

0800421a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800421a:	b480      	push	{r7}
 800421c:	b087      	sub	sp, #28
 800421e:	af00      	add	r7, sp, #0
 8004220:	60f8      	str	r0, [r7, #12]
 8004222:	60b9      	str	r1, [r7, #8]
 8004224:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	3330      	adds	r3, #48	; 0x30
 800422a:	461a      	mov	r2, r3
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	0a1b      	lsrs	r3, r3, #8
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	f003 030c 	and.w	r3, r3, #12
 8004236:	4413      	add	r3, r2
 8004238:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	f003 031f 	and.w	r3, r3, #31
 8004244:	211f      	movs	r1, #31
 8004246:	fa01 f303 	lsl.w	r3, r1, r3
 800424a:	43db      	mvns	r3, r3
 800424c:	401a      	ands	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	0e9b      	lsrs	r3, r3, #26
 8004252:	f003 011f 	and.w	r1, r3, #31
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f003 031f 	and.w	r3, r3, #31
 800425c:	fa01 f303 	lsl.w	r3, r1, r3
 8004260:	431a      	orrs	r2, r3
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800427e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004286:	2301      	movs	r3, #1
 8004288:	e000      	b.n	800428c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3314      	adds	r3, #20
 80042a8:	461a      	mov	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	0e5b      	lsrs	r3, r3, #25
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	4413      	add	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	0d1b      	lsrs	r3, r3, #20
 80042c0:	f003 031f 	and.w	r3, r3, #31
 80042c4:	2107      	movs	r1, #7
 80042c6:	fa01 f303 	lsl.w	r3, r1, r3
 80042ca:	43db      	mvns	r3, r3
 80042cc:	401a      	ands	r2, r3
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	0d1b      	lsrs	r3, r3, #20
 80042d2:	f003 031f 	and.w	r3, r3, #31
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	fa01 f303 	lsl.w	r3, r1, r3
 80042dc:	431a      	orrs	r2, r3
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80042e2:	bf00      	nop
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
	...

080042f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a0f      	ldr	r2, [pc, #60]	; (800433c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d10a      	bne.n	800431a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004310:	431a      	orrs	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8004318:	e00a      	b.n	8004330 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004326:	43db      	mvns	r3, r3
 8004328:	401a      	ands	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004330:	bf00      	nop
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	407f0000 	.word	0x407f0000

08004340 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 031f 	and.w	r3, r3, #31
}
 8004350:	4618      	mov	r0, r3
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800436c:	4618      	mov	r0, r3
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004388:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6093      	str	r3, [r2, #8]
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043b0:	d101      	bne.n	80043b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80043d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80043d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004400:	d101      	bne.n	8004406 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004402:	2301      	movs	r3, #1
 8004404:	e000      	b.n	8004408 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004424:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004428:	f043 0201 	orr.w	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800444c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004450:	f043 0202 	orr.w	r2, r3, #2
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <LL_ADC_IsEnabled+0x18>
 8004478:	2301      	movs	r3, #1
 800447a:	e000      	b.n	800447e <LL_ADC_IsEnabled+0x1a>
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr

0800448a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800448a:	b480      	push	{r7}
 800448c:	b083      	sub	sp, #12
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b02      	cmp	r3, #2
 800449c:	d101      	bne.n	80044a2 <LL_ADC_IsDisableOngoing+0x18>
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <LL_ADC_IsDisableOngoing+0x1a>
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80044c4:	f043 0204 	orr.w	r2, r3, #4
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80044ec:	f043 0210 	orr.w	r2, r3, #16
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b04      	cmp	r3, #4
 8004512:	d101      	bne.n	8004518 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004526:	b480      	push	{r7}
 8004528:	b083      	sub	sp, #12
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004536:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800453a:	f043 0220 	orr.w	r2, r3, #32
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b08      	cmp	r3, #8
 8004560:	d101      	bne.n	8004566 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b089      	sub	sp, #36	; 0x24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800457c:	2300      	movs	r3, #0
 800457e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004580:	2300      	movs	r3, #0
 8004582:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e1a1      	b.n	80048d2 <HAL_ADC_Init+0x35e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004598:	2b00      	cmp	r3, #0
 800459a:	d109      	bne.n	80045b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fe f8ff 	bl	80027a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff fef1 	bl	800439c <LL_ADC_IsDeepPowerDownEnabled>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d004      	beq.n	80045ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7ff fed7 	bl	8004378 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7ff ff0c 	bl	80043ec <LL_ADC_IsInternalRegulatorEnabled>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d115      	bne.n	8004606 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7ff fef0 	bl	80043c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045e4:	4b9a      	ldr	r3, [pc, #616]	; (8004850 <HAL_ADC_Init+0x2dc>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	099b      	lsrs	r3, r3, #6
 80045ea:	4a9a      	ldr	r2, [pc, #616]	; (8004854 <HAL_ADC_Init+0x2e0>)
 80045ec:	fba2 2303 	umull	r2, r3, r2, r3
 80045f0:	099b      	lsrs	r3, r3, #6
 80045f2:	3301      	adds	r3, #1
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80045f8:	e002      	b.n	8004600 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f9      	bne.n	80045fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff feee 	bl	80043ec <LL_ADC_IsInternalRegulatorEnabled>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10d      	bne.n	8004632 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800461a:	f043 0210 	orr.w	r2, r3, #16
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004626:	f043 0201 	orr.w	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f7ff ff62 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 800463c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004642:	f003 0310 	and.w	r3, r3, #16
 8004646:	2b00      	cmp	r3, #0
 8004648:	f040 813a 	bne.w	80048c0 <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	2b00      	cmp	r3, #0
 8004650:	f040 8136 	bne.w	80048c0 <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004658:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800465c:	f043 0202 	orr.w	r2, r3, #2
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff fefb 	bl	8004464 <LL_ADC_IsEnabled>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d137      	bne.n	80046e4 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800467c:	d004      	beq.n	8004688 <HAL_ADC_Init+0x114>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a75      	ldr	r2, [pc, #468]	; (8004858 <HAL_ADC_Init+0x2e4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d10f      	bne.n	80046a8 <HAL_ADC_Init+0x134>
 8004688:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800468c:	f7ff feea 	bl	8004464 <LL_ADC_IsEnabled>
 8004690:	4604      	mov	r4, r0
 8004692:	4871      	ldr	r0, [pc, #452]	; (8004858 <HAL_ADC_Init+0x2e4>)
 8004694:	f7ff fee6 	bl	8004464 <LL_ADC_IsEnabled>
 8004698:	4603      	mov	r3, r0
 800469a:	4323      	orrs	r3, r4
 800469c:	2b00      	cmp	r3, #0
 800469e:	bf0c      	ite	eq
 80046a0:	2301      	moveq	r3, #1
 80046a2:	2300      	movne	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	e008      	b.n	80046ba <HAL_ADC_Init+0x146>
 80046a8:	486c      	ldr	r0, [pc, #432]	; (800485c <HAL_ADC_Init+0x2e8>)
 80046aa:	f7ff fedb 	bl	8004464 <LL_ADC_IsEnabled>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	bf0c      	ite	eq
 80046b4:	2301      	moveq	r3, #1
 80046b6:	2300      	movne	r3, #0
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d012      	beq.n	80046e4 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046c6:	d004      	beq.n	80046d2 <HAL_ADC_Init+0x15e>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a62      	ldr	r2, [pc, #392]	; (8004858 <HAL_ADC_Init+0x2e4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d101      	bne.n	80046d6 <HAL_ADC_Init+0x162>
 80046d2:	4a63      	ldr	r2, [pc, #396]	; (8004860 <HAL_ADC_Init+0x2ec>)
 80046d4:	e000      	b.n	80046d8 <HAL_ADC_Init+0x164>
 80046d6:	4a63      	ldr	r2, [pc, #396]	; (8004864 <HAL_ADC_Init+0x2f0>)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	4619      	mov	r1, r3
 80046de:	4610      	mov	r0, r2
 80046e0:	f7ff fcb6 	bl	8004050 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	7f5b      	ldrb	r3, [r3, #29]
 80046e8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046ee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80046f4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80046fa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004702:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004704:	4313      	orrs	r3, r2
 8004706:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800470e:	2b01      	cmp	r3, #1
 8004710:	d106      	bne.n	8004720 <HAL_ADC_Init+0x1ac>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004716:	3b01      	subs	r3, #1
 8004718:	045b      	lsls	r3, r3, #17
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	4313      	orrs	r3, r2
 800471e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004724:	2b00      	cmp	r3, #0
 8004726:	d009      	beq.n	800473c <HAL_ADC_Init+0x1c8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004734:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4313      	orrs	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	4b49      	ldr	r3, [pc, #292]	; (8004868 <HAL_ADC_Init+0x2f4>)
 8004744:	4013      	ands	r3, r2
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	69b9      	ldr	r1, [r7, #24]
 800474c:	430b      	orrs	r3, r1
 800474e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f7ff fec8 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8004770:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff fee9 	bl	800454e <LL_ADC_INJ_IsConversionOngoing>
 800477c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d17b      	bne.n	800487c <HAL_ADC_Init+0x308>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d178      	bne.n	800487c <HAL_ADC_Init+0x308>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800478e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004796:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004798:	4313      	orrs	r3, r2
 800479a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047a6:	f023 0302 	bic.w	r3, r3, #2
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	6812      	ldr	r2, [r2, #0]
 80047ae:	69b9      	ldr	r1, [r7, #24]
 80047b0:	430b      	orrs	r3, r1
 80047b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d017      	beq.n	80047ec <HAL_ADC_Init+0x278>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80047ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80047d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80047d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6911      	ldr	r1, [r2, #16]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6812      	ldr	r2, [r2, #0]
 80047e4:	430b      	orrs	r3, r1
 80047e6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80047ea:	e013      	b.n	8004814 <HAL_ADC_Init+0x2a0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	691a      	ldr	r2, [r3, #16]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80047fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	6812      	ldr	r2, [r2, #0]
 8004808:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800480c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004810:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800481a:	2b01      	cmp	r3, #1
 800481c:	d126      	bne.n	800486c <HAL_ADC_Init+0x2f8>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004828:	f023 0304 	bic.w	r3, r3, #4
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004834:	4311      	orrs	r1, r2
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800483a:	4311      	orrs	r1, r2
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004840:	430a      	orrs	r2, r1
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f042 0201 	orr.w	r2, r2, #1
 800484c:	611a      	str	r2, [r3, #16]
 800484e:	e015      	b.n	800487c <HAL_ADC_Init+0x308>
 8004850:	20000000 	.word	0x20000000
 8004854:	053e2d63 	.word	0x053e2d63
 8004858:	50000100 	.word	0x50000100
 800485c:	50000400 	.word	0x50000400
 8004860:	50000300 	.word	0x50000300
 8004864:	50000700 	.word	0x50000700
 8004868:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691a      	ldr	r2, [r3, #16]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0201 	bic.w	r2, r2, #1
 800487a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d10c      	bne.n	800489e <HAL_ADC_Init+0x32a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488a:	f023 010f 	bic.w	r1, r3, #15
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	1e5a      	subs	r2, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	631a      	str	r2, [r3, #48]	; 0x30
 800489c:	e007      	b.n	80048ae <HAL_ADC_Init+0x33a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 020f 	bic.w	r2, r2, #15
 80048ac:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	f023 0303 	bic.w	r3, r3, #3
 80048b6:	f043 0201 	orr.w	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80048be:	e007      	b.n	80048d0 <HAL_ADC_Init+0x35c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048c4:	f043 0210 	orr.w	r2, r3, #16
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80048d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3724      	adds	r7, #36	; 0x24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd90      	pop	{r4, r7, pc}
 80048da:	bf00      	nop

080048dc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048ec:	d004      	beq.n	80048f8 <HAL_ADC_Start+0x1c>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a5c      	ldr	r2, [pc, #368]	; (8004a64 <HAL_ADC_Start+0x188>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d101      	bne.n	80048fc <HAL_ADC_Start+0x20>
 80048f8:	4b5b      	ldr	r3, [pc, #364]	; (8004a68 <HAL_ADC_Start+0x18c>)
 80048fa:	e000      	b.n	80048fe <HAL_ADC_Start+0x22>
 80048fc:	4b5b      	ldr	r3, [pc, #364]	; (8004a6c <HAL_ADC_Start+0x190>)
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff fd1e 	bl	8004340 <LL_ADC_GetMultimode>
 8004904:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff fdf8 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	f040 809f 	bne.w	8004a56 <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_ADC_Start+0x4a>
 8004922:	2302      	movs	r3, #2
 8004924:	e09a      	b.n	8004a5c <HAL_ADC_Start+0x180>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f001 fa3e 	bl	8005db0 <ADC_Enable>
 8004934:	4603      	mov	r3, r0
 8004936:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004938:	7dfb      	ldrb	r3, [r7, #23]
 800493a:	2b00      	cmp	r3, #0
 800493c:	f040 8086 	bne.w	8004a4c <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004944:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004948:	f023 0301 	bic.w	r3, r3, #1
 800494c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a42      	ldr	r2, [pc, #264]	; (8004a64 <HAL_ADC_Start+0x188>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d002      	beq.n	8004964 <HAL_ADC_Start+0x88>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	e001      	b.n	8004968 <HAL_ADC_Start+0x8c>
 8004964:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6812      	ldr	r2, [r2, #0]
 800496c:	4293      	cmp	r3, r2
 800496e:	d002      	beq.n	8004976 <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d105      	bne.n	8004982 <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004986:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800498a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800498e:	d106      	bne.n	800499e <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004994:	f023 0206 	bic.w	r2, r3, #6
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	661a      	str	r2, [r3, #96]	; 0x60
 800499c:	e002      	b.n	80049a4 <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	221c      	movs	r2, #28
 80049aa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a2a      	ldr	r2, [pc, #168]	; (8004a64 <HAL_ADC_Start+0x188>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d002      	beq.n	80049c4 <HAL_ADC_Start+0xe8>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	e001      	b.n	80049c8 <HAL_ADC_Start+0xec>
 80049c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d008      	beq.n	80049e2 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d005      	beq.n	80049e2 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	2b05      	cmp	r3, #5
 80049da:	d002      	beq.n	80049e2 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	2b09      	cmp	r3, #9
 80049e0:	d114      	bne.n	8004a0c <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80049f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7ff fd53 	bl	80044b0 <LL_ADC_REG_StartConversion>
 8004a0a:	e026      	b.n	8004a5a <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a10:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a11      	ldr	r2, [pc, #68]	; (8004a64 <HAL_ADC_Start+0x188>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d002      	beq.n	8004a28 <HAL_ADC_Start+0x14c>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	e001      	b.n	8004a2c <HAL_ADC_Start+0x150>
 8004a28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004a2c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d00f      	beq.n	8004a5a <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a42:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a4a:	e006      	b.n	8004a5a <HAL_ADC_Start+0x17e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004a54:	e001      	b.n	8004a5a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004a56:	2302      	movs	r3, #2
 8004a58:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	50000100 	.word	0x50000100
 8004a68:	50000300 	.word	0x50000300
 8004a6c:	50000700 	.word	0x50000700

08004a70 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_ADC_Stop+0x16>
 8004a82:	2302      	movs	r3, #2
 8004a84:	e023      	b.n	8004ace <HAL_ADC_Stop+0x5e>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004a8e:	2103      	movs	r1, #3
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f001 f8d1 	bl	8005c38 <ADC_ConversionStop>
 8004a96:	4603      	mov	r3, r0
 8004a98:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d111      	bne.n	8004ac4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f001 f9e7 	bl	8005e74 <ADC_Disable>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d109      	bne.n	8004ac4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ab4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004ab8:	f023 0301 	bic.w	r3, r3, #1
 8004abc:	f043 0201 	orr.w	r2, r3, #1
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
	...

08004ad8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b088      	sub	sp, #32
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004aea:	d004      	beq.n	8004af6 <HAL_ADC_PollForConversion+0x1e>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a70      	ldr	r2, [pc, #448]	; (8004cb4 <HAL_ADC_PollForConversion+0x1dc>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d101      	bne.n	8004afa <HAL_ADC_PollForConversion+0x22>
 8004af6:	4b70      	ldr	r3, [pc, #448]	; (8004cb8 <HAL_ADC_PollForConversion+0x1e0>)
 8004af8:	e000      	b.n	8004afc <HAL_ADC_PollForConversion+0x24>
 8004afa:	4b70      	ldr	r3, [pc, #448]	; (8004cbc <HAL_ADC_PollForConversion+0x1e4>)
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff fc1f 	bl	8004340 <LL_ADC_GetMultimode>
 8004b02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d102      	bne.n	8004b12 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004b0c:	2308      	movs	r3, #8
 8004b0e:	61fb      	str	r3, [r7, #28]
 8004b10:	e037      	b.n	8004b82 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d005      	beq.n	8004b24 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2b05      	cmp	r3, #5
 8004b1c:	d002      	beq.n	8004b24 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b09      	cmp	r3, #9
 8004b22:	d111      	bne.n	8004b48 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d007      	beq.n	8004b42 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b36:	f043 0220 	orr.w	r2, r3, #32
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e0b3      	b.n	8004caa <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004b42:	2304      	movs	r3, #4
 8004b44:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004b46:	e01c      	b.n	8004b82 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004b50:	d004      	beq.n	8004b5c <HAL_ADC_PollForConversion+0x84>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a57      	ldr	r2, [pc, #348]	; (8004cb4 <HAL_ADC_PollForConversion+0x1dc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d101      	bne.n	8004b60 <HAL_ADC_PollForConversion+0x88>
 8004b5c:	4b56      	ldr	r3, [pc, #344]	; (8004cb8 <HAL_ADC_PollForConversion+0x1e0>)
 8004b5e:	e000      	b.n	8004b62 <HAL_ADC_PollForConversion+0x8a>
 8004b60:	4b56      	ldr	r3, [pc, #344]	; (8004cbc <HAL_ADC_PollForConversion+0x1e4>)
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7ff fbfa 	bl	800435c <LL_ADC_GetMultiDMATransfer>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d007      	beq.n	8004b7e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b72:	f043 0220 	orr.w	r2, r3, #32
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e095      	b.n	8004caa <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004b7e:	2304      	movs	r3, #4
 8004b80:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004b82:	f7ff fa37 	bl	8003ff4 <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004b88:	e021      	b.n	8004bce <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b90:	d01d      	beq.n	8004bce <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004b92:	f7ff fa2f 	bl	8003ff4 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d302      	bcc.n	8004ba8 <HAL_ADC_PollForConversion+0xd0>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d112      	bne.n	8004bce <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10b      	bne.n	8004bce <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bba:	f043 0204 	orr.w	r2, r3, #4
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e06d      	b.n	8004caa <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0d6      	beq.n	8004b8a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff fb01 	bl	80041f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d01c      	beq.n	8004c32 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	7f5b      	ldrb	r3, [r3, #29]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d118      	bne.n	8004c32 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0308 	and.w	r3, r3, #8
 8004c0a:	2b08      	cmp	r3, #8
 8004c0c:	d111      	bne.n	8004c32 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d105      	bne.n	8004c32 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2a:	f043 0201 	orr.w	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a1f      	ldr	r2, [pc, #124]	; (8004cb4 <HAL_ADC_PollForConversion+0x1dc>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d002      	beq.n	8004c42 <HAL_ADC_PollForConversion+0x16a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	e001      	b.n	8004c46 <HAL_ADC_PollForConversion+0x16e>
 8004c42:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d008      	beq.n	8004c60 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d005      	beq.n	8004c60 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	2b05      	cmp	r3, #5
 8004c58:	d002      	beq.n	8004c60 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	2b09      	cmp	r3, #9
 8004c5e:	d104      	bne.n	8004c6a <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	61bb      	str	r3, [r7, #24]
 8004c68:	e00d      	b.n	8004c86 <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a11      	ldr	r2, [pc, #68]	; (8004cb4 <HAL_ADC_PollForConversion+0x1dc>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d002      	beq.n	8004c7a <HAL_ADC_PollForConversion+0x1a2>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	e001      	b.n	8004c7e <HAL_ADC_PollForConversion+0x1a6>
 8004c7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c7e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	d104      	bne.n	8004c96 <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2208      	movs	r2, #8
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	e008      	b.n	8004ca8 <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d103      	bne.n	8004ca8 <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	220c      	movs	r2, #12
 8004ca6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3720      	adds	r7, #32
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	50000100 	.word	0x50000100
 8004cb8:	50000300 	.word	0x50000300
 8004cbc:	50000700 	.word	0x50000700

08004cc0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004cd4:	d004      	beq.n	8004ce0 <HAL_ADC_Start_DMA+0x20>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a57      	ldr	r2, [pc, #348]	; (8004e38 <HAL_ADC_Start_DMA+0x178>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d101      	bne.n	8004ce4 <HAL_ADC_Start_DMA+0x24>
 8004ce0:	4b56      	ldr	r3, [pc, #344]	; (8004e3c <HAL_ADC_Start_DMA+0x17c>)
 8004ce2:	e000      	b.n	8004ce6 <HAL_ADC_Start_DMA+0x26>
 8004ce4:	4b56      	ldr	r3, [pc, #344]	; (8004e40 <HAL_ADC_Start_DMA+0x180>)
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7ff fb2a 	bl	8004340 <LL_ADC_GetMultimode>
 8004cec:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7ff fc04 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	f040 8094 	bne.w	8004e28 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d101      	bne.n	8004d0e <HAL_ADC_Start_DMA+0x4e>
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	e08f      	b.n	8004e2e <HAL_ADC_Start_DMA+0x16e>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a4a      	ldr	r2, [pc, #296]	; (8004e44 <HAL_ADC_Start_DMA+0x184>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d008      	beq.n	8004d32 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	2b05      	cmp	r3, #5
 8004d2a:	d002      	beq.n	8004d32 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	2b09      	cmp	r3, #9
 8004d30:	d173      	bne.n	8004e1a <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f001 f83c 	bl	8005db0 <ADC_Enable>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004d3c:	7dfb      	ldrb	r3, [r7, #23]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d166      	bne.n	8004e10 <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d4a:	f023 0301 	bic.w	r3, r3, #1
 8004d4e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a37      	ldr	r2, [pc, #220]	; (8004e38 <HAL_ADC_Start_DMA+0x178>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d002      	beq.n	8004d66 <HAL_ADC_Start_DMA+0xa6>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	e001      	b.n	8004d6a <HAL_ADC_Start_DMA+0xaa>
 8004d66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	6812      	ldr	r2, [r2, #0]
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d002      	beq.n	8004d78 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d105      	bne.n	8004d84 <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d006      	beq.n	8004d9e <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d94:	f023 0206 	bic.w	r2, r3, #6
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	661a      	str	r2, [r3, #96]	; 0x60
 8004d9c:	e002      	b.n	8004da4 <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da8:	4a27      	ldr	r2, [pc, #156]	; (8004e48 <HAL_ADC_Start_DMA+0x188>)
 8004daa:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db0:	4a26      	ldr	r2, [pc, #152]	; (8004e4c <HAL_ADC_Start_DMA+0x18c>)
 8004db2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db8:	4a25      	ldr	r2, [pc, #148]	; (8004e50 <HAL_ADC_Start_DMA+0x190>)
 8004dba:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	221c      	movs	r2, #28
 8004dc2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f042 0210 	orr.w	r2, r2, #16
 8004dda:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0201 	orr.w	r2, r2, #1
 8004dea:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3340      	adds	r3, #64	; 0x40
 8004df6:	4619      	mov	r1, r3
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f001 fcb4 	bl	8006768 <HAL_DMA_Start_IT>
 8004e00:	4603      	mov	r3, r0
 8004e02:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fb51 	bl	80044b0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004e0e:	e00d      	b.n	8004e2c <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004e18:	e008      	b.n	8004e2c <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004e26:	e001      	b.n	8004e2c <HAL_ADC_Start_DMA+0x16c>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004e28:	2302      	movs	r3, #2
 8004e2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3718      	adds	r7, #24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	50000100 	.word	0x50000100
 8004e3c:	50000300 	.word	0x50000300
 8004e40:	50000700 	.word	0x50000700
 8004e44:	50000400 	.word	0x50000400
 8004e48:	08005f33 	.word	0x08005f33
 8004e4c:	0800600b 	.word	0x0800600b
 8004e50:	08006027 	.word	0x08006027

08004e54 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d101      	bne.n	8004e6a <HAL_ADC_Stop_DMA+0x16>
 8004e66:	2302      	movs	r3, #2
 8004e68:	e051      	b.n	8004f0e <HAL_ADC_Stop_DMA+0xba>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004e72:	2103      	movs	r1, #3
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fedf 	bl	8005c38 <ADC_ConversionStop>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d13f      	bne.n	8004f04 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f022 0201 	bic.w	r2, r2, #1
 8004e92:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e98:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d10f      	bne.n	8004ec2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f001 fcd9 	bl	800685e <HAL_DMA_Abort>
 8004eac:	4603      	mov	r3, r0
 8004eae:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004eb0:	7bfb      	ldrb	r3, [r7, #15]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0210 	bic.w	r2, r2, #16
 8004ed0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8004ed2:	7bfb      	ldrb	r3, [r7, #15]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d105      	bne.n	8004ee4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 ffcb 	bl	8005e74 <ADC_Disable>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	73fb      	strb	r3, [r7, #15]
 8004ee2:	e002      	b.n	8004eea <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 ffc5 	bl	8005e74 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004eea:	7bfb      	ldrb	r3, [r7, #15]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d109      	bne.n	8004f04 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004ef8:	f023 0301 	bic.w	r3, r3, #1
 8004efc:	f043 0201 	orr.w	r2, r3, #1
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b083      	sub	sp, #12
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b08a      	sub	sp, #40	; 0x28
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004f38:	2300      	movs	r3, #0
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f54:	d004      	beq.n	8004f60 <HAL_ADC_IRQHandler+0x30>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a87      	ldr	r2, [pc, #540]	; (8005178 <HAL_ADC_IRQHandler+0x248>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d101      	bne.n	8004f64 <HAL_ADC_IRQHandler+0x34>
 8004f60:	4b86      	ldr	r3, [pc, #536]	; (800517c <HAL_ADC_IRQHandler+0x24c>)
 8004f62:	e000      	b.n	8004f66 <HAL_ADC_IRQHandler+0x36>
 8004f64:	4b86      	ldr	r3, [pc, #536]	; (8005180 <HAL_ADC_IRQHandler+0x250>)
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7ff f9ea 	bl	8004340 <LL_ADC_GetMultimode>
 8004f6c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d017      	beq.n	8004fa8 <HAL_ADC_IRQHandler+0x78>
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d012      	beq.n	8004fa8 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d105      	bne.n	8004f9a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f92:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f001 f93a 	bl	8006214 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2202      	movs	r2, #2
 8004fa6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	f003 0304 	and.w	r3, r3, #4
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d004      	beq.n	8004fbc <HAL_ADC_IRQHandler+0x8c>
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10a      	bne.n	8004fd2 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f000 8085 	beq.w	80050d2 <HAL_ADC_IRQHandler+0x1a2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	f003 0308 	and.w	r3, r3, #8
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d07f      	beq.n	80050d2 <HAL_ADC_IRQHandler+0x1a2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd6:	f003 0310 	and.w	r3, r3, #16
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d105      	bne.n	8004fea <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7ff f900 	bl	80041f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d064      	beq.n	80050c4 <HAL_ADC_IRQHandler+0x194>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a5e      	ldr	r2, [pc, #376]	; (8005178 <HAL_ADC_IRQHandler+0x248>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d002      	beq.n	800500a <HAL_ADC_IRQHandler+0xda>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	e001      	b.n	800500e <HAL_ADC_IRQHandler+0xde>
 800500a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	6812      	ldr	r2, [r2, #0]
 8005012:	4293      	cmp	r3, r2
 8005014:	d008      	beq.n	8005028 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d005      	beq.n	8005028 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2b05      	cmp	r3, #5
 8005020:	d002      	beq.n	8005028 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	2b09      	cmp	r3, #9
 8005026:	d104      	bne.n	8005032 <HAL_ADC_IRQHandler+0x102>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	623b      	str	r3, [r7, #32]
 8005030:	e00d      	b.n	800504e <HAL_ADC_IRQHandler+0x11e>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a50      	ldr	r2, [pc, #320]	; (8005178 <HAL_ADC_IRQHandler+0x248>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d002      	beq.n	8005042 <HAL_ADC_IRQHandler+0x112>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	e001      	b.n	8005046 <HAL_ADC_IRQHandler+0x116>
 8005042:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005046:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800504e:	6a3b      	ldr	r3, [r7, #32]
 8005050:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d135      	bne.n	80050c4 <HAL_ADC_IRQHandler+0x194>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	2b08      	cmp	r3, #8
 8005064:	d12e      	bne.n	80050c4 <HAL_ADC_IRQHandler+0x194>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f7ff fa48 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d11a      	bne.n	80050ac <HAL_ADC_IRQHandler+0x17c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 020c 	bic.w	r2, r2, #12
 8005084:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800508a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005096:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d112      	bne.n	80050c4 <HAL_ADC_IRQHandler+0x194>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a2:	f043 0201 	orr.w	r2, r3, #1
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80050aa:	e00b      	b.n	80050c4 <HAL_ADC_IRQHandler+0x194>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b0:	f043 0210 	orr.w	r2, r3, #16
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050bc:	f043 0201 	orr.w	r2, r3, #1
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f7fd fc13 	bl	80028f0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	220c      	movs	r2, #12
 80050d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	f003 0320 	and.w	r3, r3, #32
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d004      	beq.n	80050e6 <HAL_ADC_IRQHandler+0x1b6>
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	f003 0320 	and.w	r3, r3, #32
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10b      	bne.n	80050fe <HAL_ADC_IRQHandler+0x1ce>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 80a1 	beq.w	8005234 <HAL_ADC_IRQHandler+0x304>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 809b 	beq.w	8005234 <HAL_ADC_IRQHandler+0x304>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005102:	f003 0310 	and.w	r3, r3, #16
 8005106:	2b00      	cmp	r3, #0
 8005108:	d105      	bne.n	8005116 <HAL_ADC_IRQHandler+0x1e6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4618      	mov	r0, r3
 800511c:	f7ff f8a9 	bl	8004272 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005120:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff f864 	bl	80041f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800512c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a11      	ldr	r2, [pc, #68]	; (8005178 <HAL_ADC_IRQHandler+0x248>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d002      	beq.n	800513e <HAL_ADC_IRQHandler+0x20e>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	e001      	b.n	8005142 <HAL_ADC_IRQHandler+0x212>
 800513e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	4293      	cmp	r3, r2
 8005148:	d008      	beq.n	800515c <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d005      	beq.n	800515c <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2b06      	cmp	r3, #6
 8005154:	d002      	beq.n	800515c <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	2b07      	cmp	r3, #7
 800515a:	d104      	bne.n	8005166 <HAL_ADC_IRQHandler+0x236>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	623b      	str	r3, [r7, #32]
 8005164:	e014      	b.n	8005190 <HAL_ADC_IRQHandler+0x260>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a03      	ldr	r2, [pc, #12]	; (8005178 <HAL_ADC_IRQHandler+0x248>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d009      	beq.n	8005184 <HAL_ADC_IRQHandler+0x254>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	e008      	b.n	8005188 <HAL_ADC_IRQHandler+0x258>
 8005176:	bf00      	nop
 8005178:	50000100 	.word	0x50000100
 800517c:	50000300 	.word	0x50000300
 8005180:	50000700 	.word	0x50000700
 8005184:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005188:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d047      	beq.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d007      	beq.n	80051b0 <HAL_ADC_IRQHandler+0x280>
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d03f      	beq.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d13a      	bne.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ba:	2b40      	cmp	r3, #64	; 0x40
 80051bc:	d133      	bne.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d12e      	bne.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff f9be 	bl	800454e <LL_ADC_INJ_IsConversionOngoing>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d11a      	bne.n	800520e <HAL_ADC_IRQHandler+0x2de>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80051e6:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d112      	bne.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005204:	f043 0201 	orr.w	r2, r3, #1
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	65da      	str	r2, [r3, #92]	; 0x5c
 800520c:	e00b      	b.n	8005226 <HAL_ADC_IRQHandler+0x2f6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005212:	f043 0210 	orr.w	r2, r3, #16
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800521e:	f043 0201 	orr.w	r2, r3, #1
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 ffcc 	bl	80061c4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2260      	movs	r2, #96	; 0x60
 8005232:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523a:	2b00      	cmp	r3, #0
 800523c:	d011      	beq.n	8005262 <HAL_ADC_IRQHandler+0x332>
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00c      	beq.n	8005262 <HAL_ADC_IRQHandler+0x332>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 f8af 	bl	80053b8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2280      	movs	r2, #128	; 0x80
 8005260:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005268:	2b00      	cmp	r3, #0
 800526a:	d012      	beq.n	8005292 <HAL_ADC_IRQHandler+0x362>
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00d      	beq.n	8005292 <HAL_ADC_IRQHandler+0x362>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800527a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 ffb2 	bl	80061ec <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005290:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005298:	2b00      	cmp	r3, #0
 800529a:	d012      	beq.n	80052c2 <HAL_ADC_IRQHandler+0x392>
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00d      	beq.n	80052c2 <HAL_ADC_IRQHandler+0x392>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052aa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 ffa4 	bl	8006200 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052c0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	f003 0310 	and.w	r3, r3, #16
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d043      	beq.n	8005354 <HAL_ADC_IRQHandler+0x424>
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	f003 0310 	and.w	r3, r3, #16
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d03e      	beq.n	8005354 <HAL_ADC_IRQHandler+0x424>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d102      	bne.n	80052e4 <HAL_ADC_IRQHandler+0x3b4>
    {
      overrun_error = 1UL;
 80052de:	2301      	movs	r3, #1
 80052e0:	627b      	str	r3, [r7, #36]	; 0x24
 80052e2:	e021      	b.n	8005328 <HAL_ADC_IRQHandler+0x3f8>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d015      	beq.n	8005316 <HAL_ADC_IRQHandler+0x3e6>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052f2:	d004      	beq.n	80052fe <HAL_ADC_IRQHandler+0x3ce>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a27      	ldr	r2, [pc, #156]	; (8005398 <HAL_ADC_IRQHandler+0x468>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d101      	bne.n	8005302 <HAL_ADC_IRQHandler+0x3d2>
 80052fe:	4b27      	ldr	r3, [pc, #156]	; (800539c <HAL_ADC_IRQHandler+0x46c>)
 8005300:	e000      	b.n	8005304 <HAL_ADC_IRQHandler+0x3d4>
 8005302:	4b27      	ldr	r3, [pc, #156]	; (80053a0 <HAL_ADC_IRQHandler+0x470>)
 8005304:	4618      	mov	r0, r3
 8005306:	f7ff f829 	bl	800435c <LL_ADC_GetMultiDMATransfer>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00b      	beq.n	8005328 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 8005310:	2301      	movs	r3, #1
 8005312:	627b      	str	r3, [r7, #36]	; 0x24
 8005314:	e008      	b.n	8005328 <HAL_ADC_IRQHandler+0x3f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d001      	beq.n	8005328 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 8005324:	2301      	movs	r3, #1
 8005326:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532a:	2b01      	cmp	r3, #1
 800532c:	d10e      	bne.n	800534c <HAL_ADC_IRQHandler+0x41c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005332:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800533e:	f043 0202 	orr.w	r2, r3, #2
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f840 	bl	80053cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2210      	movs	r2, #16
 8005352:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800535a:	2b00      	cmp	r3, #0
 800535c:	d018      	beq.n	8005390 <HAL_ADC_IRQHandler+0x460>
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005364:	2b00      	cmp	r3, #0
 8005366:	d013      	beq.n	8005390 <HAL_ADC_IRQHandler+0x460>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005378:	f043 0208 	orr.w	r2, r3, #8
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005388:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 ff24 	bl	80061d8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005390:	bf00      	nop
 8005392:	3728      	adds	r7, #40	; 0x28
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	50000100 	.word	0x50000100
 800539c:	50000300 	.word	0x50000300
 80053a0:	50000700 	.word	0x50000700

080053a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b0b6      	sub	sp, #216	; 0xd8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80053f0:	2300      	movs	r3, #0
 80053f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d102      	bne.n	8005404 <HAL_ADC_ConfigChannel+0x24>
 80053fe:	2302      	movs	r3, #2
 8005400:	f000 bc04 	b.w	8005c0c <HAL_ADC_ConfigChannel+0x82c>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4618      	mov	r0, r3
 8005412:	f7ff f875 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	f040 83e8 	bne.w	8005bee <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6818      	ldr	r0, [r3, #0]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	6859      	ldr	r1, [r3, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	461a      	mov	r2, r3
 800542c:	f7fe fef5 	bl	800421a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4618      	mov	r0, r3
 8005436:	f7ff f863 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 800543a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f7ff f883 	bl	800454e <LL_ADC_INJ_IsConversionOngoing>
 8005448:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800544c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005450:	2b00      	cmp	r3, #0
 8005452:	f040 81d9 	bne.w	8005808 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005456:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800545a:	2b00      	cmp	r3, #0
 800545c:	f040 81d4 	bne.w	8005808 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005468:	d10f      	bne.n	800548a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6818      	ldr	r0, [r3, #0]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2200      	movs	r2, #0
 8005474:	4619      	mov	r1, r3
 8005476:	f7fe ff0f 	bl	8004298 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005482:	4618      	mov	r0, r3
 8005484:	f7fe fea3 	bl	80041ce <LL_ADC_SetSamplingTimeCommonConfig>
 8005488:	e00e      	b.n	80054a8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6818      	ldr	r0, [r3, #0]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	6819      	ldr	r1, [r3, #0]
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	461a      	mov	r2, r3
 8005498:	f7fe fefe 	bl	8004298 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2100      	movs	r1, #0
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fe fe93 	bl	80041ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	695a      	ldr	r2, [r3, #20]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	08db      	lsrs	r3, r3, #3
 80054b4:	f003 0303 	and.w	r3, r3, #3
 80054b8:	005b      	lsls	r3, r3, #1
 80054ba:	fa02 f303 	lsl.w	r3, r2, r3
 80054be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	2b04      	cmp	r3, #4
 80054c8:	d022      	beq.n	8005510 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6818      	ldr	r0, [r3, #0]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	6919      	ldr	r1, [r3, #16]
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80054da:	f7fe fded 	bl	80040b8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6818      	ldr	r0, [r3, #0]
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	6919      	ldr	r1, [r3, #16]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	461a      	mov	r2, r3
 80054ec:	f7fe fe39 	bl	8004162 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	6919      	ldr	r1, [r3, #16]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	7f1b      	ldrb	r3, [r3, #28]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d102      	bne.n	8005506 <HAL_ADC_ConfigChannel+0x126>
 8005500:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005504:	e000      	b.n	8005508 <HAL_ADC_ConfigChannel+0x128>
 8005506:	2300      	movs	r3, #0
 8005508:	461a      	mov	r2, r3
 800550a:	f7fe fe45 	bl	8004198 <LL_ADC_SetOffsetSaturation>
 800550e:	e17b      	b.n	8005808 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2100      	movs	r1, #0
 8005516:	4618      	mov	r0, r3
 8005518:	f7fe fdf2 	bl	8004100 <LL_ADC_GetOffsetChannel>
 800551c:	4603      	mov	r3, r0
 800551e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10a      	bne.n	800553c <HAL_ADC_ConfigChannel+0x15c>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2100      	movs	r1, #0
 800552c:	4618      	mov	r0, r3
 800552e:	f7fe fde7 	bl	8004100 <LL_ADC_GetOffsetChannel>
 8005532:	4603      	mov	r3, r0
 8005534:	0e9b      	lsrs	r3, r3, #26
 8005536:	f003 021f 	and.w	r2, r3, #31
 800553a:	e01e      	b.n	800557a <HAL_ADC_ConfigChannel+0x19a>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2100      	movs	r1, #0
 8005542:	4618      	mov	r0, r3
 8005544:	f7fe fddc 	bl	8004100 <LL_ADC_GetOffsetChannel>
 8005548:	4603      	mov	r3, r0
 800554a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005552:	fa93 f3a3 	rbit	r3, r3
 8005556:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800555a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800555e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005562:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800556a:	2320      	movs	r3, #32
 800556c:	e004      	b.n	8005578 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800556e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005572:	fab3 f383 	clz	r3, r3
 8005576:	b2db      	uxtb	r3, r3
 8005578:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005582:	2b00      	cmp	r3, #0
 8005584:	d105      	bne.n	8005592 <HAL_ADC_ConfigChannel+0x1b2>
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	0e9b      	lsrs	r3, r3, #26
 800558c:	f003 031f 	and.w	r3, r3, #31
 8005590:	e018      	b.n	80055c4 <HAL_ADC_ConfigChannel+0x1e4>
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800559e:	fa93 f3a3 	rbit	r3, r3
 80055a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80055a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80055aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80055ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80055b6:	2320      	movs	r3, #32
 80055b8:	e004      	b.n	80055c4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80055ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80055be:	fab3 f383 	clz	r3, r3
 80055c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d106      	bne.n	80055d6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2200      	movs	r2, #0
 80055ce:	2100      	movs	r1, #0
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7fe fdab 	bl	800412c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2101      	movs	r1, #1
 80055dc:	4618      	mov	r0, r3
 80055de:	f7fe fd8f 	bl	8004100 <LL_ADC_GetOffsetChannel>
 80055e2:	4603      	mov	r3, r0
 80055e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10a      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x222>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2101      	movs	r1, #1
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fe fd84 	bl	8004100 <LL_ADC_GetOffsetChannel>
 80055f8:	4603      	mov	r3, r0
 80055fa:	0e9b      	lsrs	r3, r3, #26
 80055fc:	f003 021f 	and.w	r2, r3, #31
 8005600:	e01e      	b.n	8005640 <HAL_ADC_ConfigChannel+0x260>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2101      	movs	r1, #1
 8005608:	4618      	mov	r0, r3
 800560a:	f7fe fd79 	bl	8004100 <LL_ADC_GetOffsetChannel>
 800560e:	4603      	mov	r3, r0
 8005610:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005614:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005618:	fa93 f3a3 	rbit	r3, r3
 800561c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005620:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005624:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005628:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005630:	2320      	movs	r3, #32
 8005632:	e004      	b.n	800563e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005634:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005638:	fab3 f383 	clz	r3, r3
 800563c:	b2db      	uxtb	r3, r3
 800563e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005648:	2b00      	cmp	r3, #0
 800564a:	d105      	bne.n	8005658 <HAL_ADC_ConfigChannel+0x278>
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	0e9b      	lsrs	r3, r3, #26
 8005652:	f003 031f 	and.w	r3, r3, #31
 8005656:	e018      	b.n	800568a <HAL_ADC_ConfigChannel+0x2aa>
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005660:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005664:	fa93 f3a3 	rbit	r3, r3
 8005668:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800566c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005670:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005674:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800567c:	2320      	movs	r3, #32
 800567e:	e004      	b.n	800568a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005680:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005684:	fab3 f383 	clz	r3, r3
 8005688:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800568a:	429a      	cmp	r2, r3
 800568c:	d106      	bne.n	800569c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2200      	movs	r2, #0
 8005694:	2101      	movs	r1, #1
 8005696:	4618      	mov	r0, r3
 8005698:	f7fe fd48 	bl	800412c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2102      	movs	r1, #2
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fe fd2c 	bl	8004100 <LL_ADC_GetOffsetChannel>
 80056a8:	4603      	mov	r3, r0
 80056aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10a      	bne.n	80056c8 <HAL_ADC_ConfigChannel+0x2e8>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2102      	movs	r1, #2
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fe fd21 	bl	8004100 <LL_ADC_GetOffsetChannel>
 80056be:	4603      	mov	r3, r0
 80056c0:	0e9b      	lsrs	r3, r3, #26
 80056c2:	f003 021f 	and.w	r2, r3, #31
 80056c6:	e01e      	b.n	8005706 <HAL_ADC_ConfigChannel+0x326>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2102      	movs	r1, #2
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fe fd16 	bl	8004100 <LL_ADC_GetOffsetChannel>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056de:	fa93 f3a3 	rbit	r3, r3
 80056e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80056e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80056ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80056f6:	2320      	movs	r3, #32
 80056f8:	e004      	b.n	8005704 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80056fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056fe:	fab3 f383 	clz	r3, r3
 8005702:	b2db      	uxtb	r3, r3
 8005704:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800570e:	2b00      	cmp	r3, #0
 8005710:	d105      	bne.n	800571e <HAL_ADC_ConfigChannel+0x33e>
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	0e9b      	lsrs	r3, r3, #26
 8005718:	f003 031f 	and.w	r3, r3, #31
 800571c:	e016      	b.n	800574c <HAL_ADC_ConfigChannel+0x36c>
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005726:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800572a:	fa93 f3a3 	rbit	r3, r3
 800572e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005730:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005732:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005736:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800573e:	2320      	movs	r3, #32
 8005740:	e004      	b.n	800574c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005742:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005746:	fab3 f383 	clz	r3, r3
 800574a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800574c:	429a      	cmp	r2, r3
 800574e:	d106      	bne.n	800575e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2200      	movs	r2, #0
 8005756:	2102      	movs	r1, #2
 8005758:	4618      	mov	r0, r3
 800575a:	f7fe fce7 	bl	800412c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2103      	movs	r1, #3
 8005764:	4618      	mov	r0, r3
 8005766:	f7fe fccb 	bl	8004100 <LL_ADC_GetOffsetChannel>
 800576a:	4603      	mov	r3, r0
 800576c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005770:	2b00      	cmp	r3, #0
 8005772:	d10a      	bne.n	800578a <HAL_ADC_ConfigChannel+0x3aa>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2103      	movs	r1, #3
 800577a:	4618      	mov	r0, r3
 800577c:	f7fe fcc0 	bl	8004100 <LL_ADC_GetOffsetChannel>
 8005780:	4603      	mov	r3, r0
 8005782:	0e9b      	lsrs	r3, r3, #26
 8005784:	f003 021f 	and.w	r2, r3, #31
 8005788:	e017      	b.n	80057ba <HAL_ADC_ConfigChannel+0x3da>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2103      	movs	r1, #3
 8005790:	4618      	mov	r0, r3
 8005792:	f7fe fcb5 	bl	8004100 <LL_ADC_GetOffsetChannel>
 8005796:	4603      	mov	r3, r0
 8005798:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800579c:	fa93 f3a3 	rbit	r3, r3
 80057a0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80057a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057a4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80057a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80057ac:	2320      	movs	r3, #32
 80057ae:	e003      	b.n	80057b8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80057b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057b2:	fab3 f383 	clz	r3, r3
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d105      	bne.n	80057d2 <HAL_ADC_ConfigChannel+0x3f2>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	0e9b      	lsrs	r3, r3, #26
 80057cc:	f003 031f 	and.w	r3, r3, #31
 80057d0:	e011      	b.n	80057f6 <HAL_ADC_ConfigChannel+0x416>
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80057da:	fa93 f3a3 	rbit	r3, r3
 80057de:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80057e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057e2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80057e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80057ea:	2320      	movs	r3, #32
 80057ec:	e003      	b.n	80057f6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80057ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057f0:	fab3 f383 	clz	r3, r3
 80057f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d106      	bne.n	8005808 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2200      	movs	r2, #0
 8005800:	2103      	movs	r1, #3
 8005802:	4618      	mov	r0, r3
 8005804:	f7fe fc92 	bl	800412c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4618      	mov	r0, r3
 800580e:	f7fe fe29 	bl	8004464 <LL_ADC_IsEnabled>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	f040 813d 	bne.w	8005a94 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	6819      	ldr	r1, [r3, #0]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	461a      	mov	r2, r3
 8005828:	f7fe fd62 	bl	80042f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	4aa2      	ldr	r2, [pc, #648]	; (8005abc <HAL_ADC_ConfigChannel+0x6dc>)
 8005832:	4293      	cmp	r3, r2
 8005834:	f040 812e 	bne.w	8005a94 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10b      	bne.n	8005860 <HAL_ADC_ConfigChannel+0x480>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	0e9b      	lsrs	r3, r3, #26
 800584e:	3301      	adds	r3, #1
 8005850:	f003 031f 	and.w	r3, r3, #31
 8005854:	2b09      	cmp	r3, #9
 8005856:	bf94      	ite	ls
 8005858:	2301      	movls	r3, #1
 800585a:	2300      	movhi	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	e019      	b.n	8005894 <HAL_ADC_ConfigChannel+0x4b4>
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005866:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005868:	fa93 f3a3 	rbit	r3, r3
 800586c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800586e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005870:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005872:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005878:	2320      	movs	r3, #32
 800587a:	e003      	b.n	8005884 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800587c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800587e:	fab3 f383 	clz	r3, r3
 8005882:	b2db      	uxtb	r3, r3
 8005884:	3301      	adds	r3, #1
 8005886:	f003 031f 	and.w	r3, r3, #31
 800588a:	2b09      	cmp	r3, #9
 800588c:	bf94      	ite	ls
 800588e:	2301      	movls	r3, #1
 8005890:	2300      	movhi	r3, #0
 8005892:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005894:	2b00      	cmp	r3, #0
 8005896:	d079      	beq.n	800598c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d107      	bne.n	80058b4 <HAL_ADC_ConfigChannel+0x4d4>
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	0e9b      	lsrs	r3, r3, #26
 80058aa:	3301      	adds	r3, #1
 80058ac:	069b      	lsls	r3, r3, #26
 80058ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80058b2:	e015      	b.n	80058e0 <HAL_ADC_ConfigChannel+0x500>
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058bc:	fa93 f3a3 	rbit	r3, r3
 80058c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80058c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058c4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80058c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80058cc:	2320      	movs	r3, #32
 80058ce:	e003      	b.n	80058d8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80058d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058d2:	fab3 f383 	clz	r3, r3
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	3301      	adds	r3, #1
 80058da:	069b      	lsls	r3, r3, #26
 80058dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d109      	bne.n	8005900 <HAL_ADC_ConfigChannel+0x520>
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	0e9b      	lsrs	r3, r3, #26
 80058f2:	3301      	adds	r3, #1
 80058f4:	f003 031f 	and.w	r3, r3, #31
 80058f8:	2101      	movs	r1, #1
 80058fa:	fa01 f303 	lsl.w	r3, r1, r3
 80058fe:	e017      	b.n	8005930 <HAL_ADC_ConfigChannel+0x550>
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005908:	fa93 f3a3 	rbit	r3, r3
 800590c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800590e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005910:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005918:	2320      	movs	r3, #32
 800591a:	e003      	b.n	8005924 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800591c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800591e:	fab3 f383 	clz	r3, r3
 8005922:	b2db      	uxtb	r3, r3
 8005924:	3301      	adds	r3, #1
 8005926:	f003 031f 	and.w	r3, r3, #31
 800592a:	2101      	movs	r1, #1
 800592c:	fa01 f303 	lsl.w	r3, r1, r3
 8005930:	ea42 0103 	orr.w	r1, r2, r3
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800593c:	2b00      	cmp	r3, #0
 800593e:	d10a      	bne.n	8005956 <HAL_ADC_ConfigChannel+0x576>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	0e9b      	lsrs	r3, r3, #26
 8005946:	3301      	adds	r3, #1
 8005948:	f003 021f 	and.w	r2, r3, #31
 800594c:	4613      	mov	r3, r2
 800594e:	005b      	lsls	r3, r3, #1
 8005950:	4413      	add	r3, r2
 8005952:	051b      	lsls	r3, r3, #20
 8005954:	e018      	b.n	8005988 <HAL_ADC_ConfigChannel+0x5a8>
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800595c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595e:	fa93 f3a3 	rbit	r3, r3
 8005962:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005966:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800596e:	2320      	movs	r3, #32
 8005970:	e003      	b.n	800597a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005974:	fab3 f383 	clz	r3, r3
 8005978:	b2db      	uxtb	r3, r3
 800597a:	3301      	adds	r3, #1
 800597c:	f003 021f 	and.w	r2, r3, #31
 8005980:	4613      	mov	r3, r2
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	4413      	add	r3, r2
 8005986:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005988:	430b      	orrs	r3, r1
 800598a:	e07e      	b.n	8005a8a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005994:	2b00      	cmp	r3, #0
 8005996:	d107      	bne.n	80059a8 <HAL_ADC_ConfigChannel+0x5c8>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	0e9b      	lsrs	r3, r3, #26
 800599e:	3301      	adds	r3, #1
 80059a0:	069b      	lsls	r3, r3, #26
 80059a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80059a6:	e015      	b.n	80059d4 <HAL_ADC_ConfigChannel+0x5f4>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059b0:	fa93 f3a3 	rbit	r3, r3
 80059b4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80059ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d101      	bne.n	80059c4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80059c0:	2320      	movs	r3, #32
 80059c2:	e003      	b.n	80059cc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80059c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c6:	fab3 f383 	clz	r3, r3
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	3301      	adds	r3, #1
 80059ce:	069b      	lsls	r3, r3, #26
 80059d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d109      	bne.n	80059f4 <HAL_ADC_ConfigChannel+0x614>
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	0e9b      	lsrs	r3, r3, #26
 80059e6:	3301      	adds	r3, #1
 80059e8:	f003 031f 	and.w	r3, r3, #31
 80059ec:	2101      	movs	r1, #1
 80059ee:	fa01 f303 	lsl.w	r3, r1, r3
 80059f2:	e017      	b.n	8005a24 <HAL_ADC_ConfigChannel+0x644>
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	fa93 f3a3 	rbit	r3, r3
 8005a00:	61fb      	str	r3, [r7, #28]
  return result;
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005a0c:	2320      	movs	r3, #32
 8005a0e:	e003      	b.n	8005a18 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a12:	fab3 f383 	clz	r3, r3
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	3301      	adds	r3, #1
 8005a1a:	f003 031f 	and.w	r3, r3, #31
 8005a1e:	2101      	movs	r1, #1
 8005a20:	fa01 f303 	lsl.w	r3, r1, r3
 8005a24:	ea42 0103 	orr.w	r1, r2, r3
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10d      	bne.n	8005a50 <HAL_ADC_ConfigChannel+0x670>
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	0e9b      	lsrs	r3, r3, #26
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	f003 021f 	and.w	r2, r3, #31
 8005a40:	4613      	mov	r3, r2
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	4413      	add	r3, r2
 8005a46:	3b1e      	subs	r3, #30
 8005a48:	051b      	lsls	r3, r3, #20
 8005a4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005a4e:	e01b      	b.n	8005a88 <HAL_ADC_ConfigChannel+0x6a8>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	fa93 f3a3 	rbit	r3, r3
 8005a5c:	613b      	str	r3, [r7, #16]
  return result;
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d101      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005a68:	2320      	movs	r3, #32
 8005a6a:	e003      	b.n	8005a74 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	fab3 f383 	clz	r3, r3
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	3301      	adds	r3, #1
 8005a76:	f003 021f 	and.w	r2, r3, #31
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	4413      	add	r3, r2
 8005a80:	3b1e      	subs	r3, #30
 8005a82:	051b      	lsls	r3, r3, #20
 8005a84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	6892      	ldr	r2, [r2, #8]
 8005a8e:	4619      	mov	r1, r3
 8005a90:	f7fe fc02 	bl	8004298 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	4b09      	ldr	r3, [pc, #36]	; (8005ac0 <HAL_ADC_ConfigChannel+0x6e0>)
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 80af 	beq.w	8005c00 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005aaa:	d004      	beq.n	8005ab6 <HAL_ADC_ConfigChannel+0x6d6>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a04      	ldr	r2, [pc, #16]	; (8005ac4 <HAL_ADC_ConfigChannel+0x6e4>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d10a      	bne.n	8005acc <HAL_ADC_ConfigChannel+0x6ec>
 8005ab6:	4b04      	ldr	r3, [pc, #16]	; (8005ac8 <HAL_ADC_ConfigChannel+0x6e8>)
 8005ab8:	e009      	b.n	8005ace <HAL_ADC_ConfigChannel+0x6ee>
 8005aba:	bf00      	nop
 8005abc:	407f0000 	.word	0x407f0000
 8005ac0:	80080000 	.word	0x80080000
 8005ac4:	50000100 	.word	0x50000100
 8005ac8:	50000300 	.word	0x50000300
 8005acc:	4b51      	ldr	r3, [pc, #324]	; (8005c14 <HAL_ADC_ConfigChannel+0x834>)
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7fe fae4 	bl	800409c <LL_ADC_GetCommonPathInternalCh>
 8005ad4:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a4e      	ldr	r2, [pc, #312]	; (8005c18 <HAL_ADC_ConfigChannel+0x838>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d004      	beq.n	8005aec <HAL_ADC_ConfigChannel+0x70c>
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a4d      	ldr	r2, [pc, #308]	; (8005c1c <HAL_ADC_ConfigChannel+0x83c>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d134      	bne.n	8005b56 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005aec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005af0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d12e      	bne.n	8005b56 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b00:	d17e      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b0a:	d004      	beq.n	8005b16 <HAL_ADC_ConfigChannel+0x736>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a43      	ldr	r2, [pc, #268]	; (8005c20 <HAL_ADC_ConfigChannel+0x840>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d101      	bne.n	8005b1a <HAL_ADC_ConfigChannel+0x73a>
 8005b16:	4a43      	ldr	r2, [pc, #268]	; (8005c24 <HAL_ADC_ConfigChannel+0x844>)
 8005b18:	e000      	b.n	8005b1c <HAL_ADC_ConfigChannel+0x73c>
 8005b1a:	4a3e      	ldr	r2, [pc, #248]	; (8005c14 <HAL_ADC_ConfigChannel+0x834>)
 8005b1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005b24:	4619      	mov	r1, r3
 8005b26:	4610      	mov	r0, r2
 8005b28:	f7fe faa5 	bl	8004076 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b2c:	4b3e      	ldr	r3, [pc, #248]	; (8005c28 <HAL_ADC_ConfigChannel+0x848>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	099b      	lsrs	r3, r3, #6
 8005b32:	4a3e      	ldr	r2, [pc, #248]	; (8005c2c <HAL_ADC_ConfigChannel+0x84c>)
 8005b34:	fba2 2303 	umull	r2, r3, r2, r3
 8005b38:	099b      	lsrs	r3, r3, #6
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	005b      	lsls	r3, r3, #1
 8005b40:	4413      	add	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005b46:	e002      	b.n	8005b4e <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1f9      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b54:	e054      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a35      	ldr	r2, [pc, #212]	; (8005c30 <HAL_ADC_ConfigChannel+0x850>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d120      	bne.n	8005ba2 <HAL_ADC_ConfigChannel+0x7c2>
 8005b60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d11a      	bne.n	8005ba2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b74:	d144      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b7e:	d004      	beq.n	8005b8a <HAL_ADC_ConfigChannel+0x7aa>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a26      	ldr	r2, [pc, #152]	; (8005c20 <HAL_ADC_ConfigChannel+0x840>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d101      	bne.n	8005b8e <HAL_ADC_ConfigChannel+0x7ae>
 8005b8a:	4a26      	ldr	r2, [pc, #152]	; (8005c24 <HAL_ADC_ConfigChannel+0x844>)
 8005b8c:	e000      	b.n	8005b90 <HAL_ADC_ConfigChannel+0x7b0>
 8005b8e:	4a21      	ldr	r2, [pc, #132]	; (8005c14 <HAL_ADC_ConfigChannel+0x834>)
 8005b90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005b94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4610      	mov	r0, r2
 8005b9c:	f7fe fa6b 	bl	8004076 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005ba0:	e02e      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a23      	ldr	r2, [pc, #140]	; (8005c34 <HAL_ADC_ConfigChannel+0x854>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d129      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005bac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d123      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a18      	ldr	r2, [pc, #96]	; (8005c20 <HAL_ADC_ConfigChannel+0x840>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d01e      	beq.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005bca:	d004      	beq.n	8005bd6 <HAL_ADC_ConfigChannel+0x7f6>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a13      	ldr	r2, [pc, #76]	; (8005c20 <HAL_ADC_ConfigChannel+0x840>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d101      	bne.n	8005bda <HAL_ADC_ConfigChannel+0x7fa>
 8005bd6:	4a13      	ldr	r2, [pc, #76]	; (8005c24 <HAL_ADC_ConfigChannel+0x844>)
 8005bd8:	e000      	b.n	8005bdc <HAL_ADC_ConfigChannel+0x7fc>
 8005bda:	4a0e      	ldr	r2, [pc, #56]	; (8005c14 <HAL_ADC_ConfigChannel+0x834>)
 8005bdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005be0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005be4:	4619      	mov	r1, r3
 8005be6:	4610      	mov	r0, r2
 8005be8:	f7fe fa45 	bl	8004076 <LL_ADC_SetCommonPathInternalCh>
 8005bec:	e008      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf2:	f043 0220 	orr.w	r2, r3, #32
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005c08:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	37d8      	adds	r7, #216	; 0xd8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	50000700 	.word	0x50000700
 8005c18:	c3210000 	.word	0xc3210000
 8005c1c:	90c00010 	.word	0x90c00010
 8005c20:	50000100 	.word	0x50000100
 8005c24:	50000300 	.word	0x50000300
 8005c28:	20000000 	.word	0x20000000
 8005c2c:	053e2d63 	.word	0x053e2d63
 8005c30:	c7520000 	.word	0xc7520000
 8005c34:	cb840000 	.word	0xcb840000

08005c38 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b088      	sub	sp, #32
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005c42:	2300      	movs	r3, #0
 8005c44:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f7fe fc56 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8005c54:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fe fc77 	bl	800454e <LL_ADC_INJ_IsConversionOngoing>
 8005c60:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d103      	bne.n	8005c70 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 8098 	beq.w	8005da0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d02a      	beq.n	8005cd4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	7f5b      	ldrb	r3, [r3, #29]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d126      	bne.n	8005cd4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	7f1b      	ldrb	r3, [r3, #28]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d122      	bne.n	8005cd4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005c92:	e014      	b.n	8005cbe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4a45      	ldr	r2, [pc, #276]	; (8005dac <ADC_ConversionStop+0x174>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d90d      	bls.n	8005cb8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca0:	f043 0210 	orr.w	r2, r3, #16
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cac:	f043 0201 	orr.w	r2, r3, #1
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e074      	b.n	8005da2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc8:	2b40      	cmp	r3, #64	; 0x40
 8005cca:	d1e3      	bne.n	8005c94 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2240      	movs	r2, #64	; 0x40
 8005cd2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d014      	beq.n	8005d04 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fe fc0e 	bl	8004500 <LL_ADC_REG_IsConversionOngoing>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00c      	beq.n	8005d04 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7fe fbcb 	bl	800448a <LL_ADC_IsDisableOngoing>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d104      	bne.n	8005d04 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fe fbea 	bl	80044d8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d014      	beq.n	8005d34 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7fe fc1d 	bl	800454e <LL_ADC_INJ_IsConversionOngoing>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00c      	beq.n	8005d34 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fe fbb3 	bl	800448a <LL_ADC_IsDisableOngoing>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d104      	bne.n	8005d34 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fe fbf9 	bl	8004526 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d005      	beq.n	8005d46 <ADC_ConversionStop+0x10e>
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	2b03      	cmp	r3, #3
 8005d3e:	d105      	bne.n	8005d4c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005d40:	230c      	movs	r3, #12
 8005d42:	617b      	str	r3, [r7, #20]
        break;
 8005d44:	e005      	b.n	8005d52 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005d46:	2308      	movs	r3, #8
 8005d48:	617b      	str	r3, [r7, #20]
        break;
 8005d4a:	e002      	b.n	8005d52 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005d4c:	2304      	movs	r3, #4
 8005d4e:	617b      	str	r3, [r7, #20]
        break;
 8005d50:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005d52:	f7fe f94f 	bl	8003ff4 <HAL_GetTick>
 8005d56:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005d58:	e01b      	b.n	8005d92 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005d5a:	f7fe f94b 	bl	8003ff4 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	2b05      	cmp	r3, #5
 8005d66:	d914      	bls.n	8005d92 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	4013      	ands	r3, r2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00d      	beq.n	8005d92 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d7a:	f043 0210 	orr.w	r2, r3, #16
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d86:	f043 0201 	orr.w	r2, r3, #1
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e007      	b.n	8005da2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1dc      	bne.n	8005d5a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3720      	adds	r7, #32
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	a33fffff 	.word	0xa33fffff

08005db0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f7fe fb51 	bl	8004464 <LL_ADC_IsEnabled>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d14d      	bne.n	8005e64 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	689a      	ldr	r2, [r3, #8]
 8005dce:	4b28      	ldr	r3, [pc, #160]	; (8005e70 <ADC_Enable+0xc0>)
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00d      	beq.n	8005df2 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dda:	f043 0210 	orr.w	r2, r3, #16
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de6:	f043 0201 	orr.w	r2, r3, #1
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e039      	b.n	8005e66 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fe fb0c 	bl	8004414 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005dfc:	f7fe f8fa 	bl	8003ff4 <HAL_GetTick>
 8005e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e02:	e028      	b.n	8005e56 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7fe fb2b 	bl	8004464 <LL_ADC_IsEnabled>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d104      	bne.n	8005e1e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fe fafb 	bl	8004414 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005e1e:	f7fe f8e9 	bl	8003ff4 <HAL_GetTick>
 8005e22:	4602      	mov	r2, r0
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d914      	bls.n	8005e56 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d00d      	beq.n	8005e56 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e3e:	f043 0210 	orr.w	r2, r3, #16
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e4a:	f043 0201 	orr.w	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e007      	b.n	8005e66 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0301 	and.w	r3, r3, #1
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d1cf      	bne.n	8005e04 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	8000003f 	.word	0x8000003f

08005e74 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7fe fb02 	bl	800448a <LL_ADC_IsDisableOngoing>
 8005e86:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7fe fae9 	bl	8004464 <LL_ADC_IsEnabled>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d047      	beq.n	8005f28 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d144      	bne.n	8005f28 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f003 030d 	and.w	r3, r3, #13
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d10c      	bne.n	8005ec6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fe fac3 	bl	800443c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2203      	movs	r2, #3
 8005ebc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005ebe:	f7fe f899 	bl	8003ff4 <HAL_GetTick>
 8005ec2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005ec4:	e029      	b.n	8005f1a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eca:	f043 0210 	orr.w	r2, r3, #16
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ed6:	f043 0201 	orr.w	r2, r3, #1
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e023      	b.n	8005f2a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005ee2:	f7fe f887 	bl	8003ff4 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d914      	bls.n	8005f1a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00d      	beq.n	8005f1a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f02:	f043 0210 	orr.w	r2, r3, #16
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f0e:	f043 0201 	orr.w	r2, r3, #1
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e007      	b.n	8005f2a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1dc      	bne.n	8005ee2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b084      	sub	sp, #16
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d14b      	bne.n	8005fe4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f50:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d021      	beq.n	8005faa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fe f942 	bl	80041f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d032      	beq.n	8005fdc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d12b      	bne.n	8005fdc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d11f      	bne.n	8005fdc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fa0:	f043 0201 	orr.w	r2, r3, #1
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	65da      	str	r2, [r3, #92]	; 0x5c
 8005fa8:	e018      	b.n	8005fdc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d111      	bne.n	8005fdc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fbc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d105      	bne.n	8005fdc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fd4:	f043 0201 	orr.w	r2, r3, #1
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f7fc fc87 	bl	80028f0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005fe2:	e00e      	b.n	8006002 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe8:	f003 0310 	and.w	r3, r3, #16
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d003      	beq.n	8005ff8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff f9eb 	bl	80053cc <HAL_ADC_ErrorCallback>
}
 8005ff6:	e004      	b.n	8006002 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	4798      	blx	r3
}
 8006002:	bf00      	nop
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006016:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f7ff f9c3 	bl	80053a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800601e:	bf00      	nop
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006032:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006038:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006044:	f043 0204 	orr.w	r2, r3, #4
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	f7ff f9bd 	bl	80053cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006052:	bf00      	nop
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <LL_ADC_IsEnabled>:
{
 800605a:	b480      	push	{r7}
 800605c:	b083      	sub	sp, #12
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	2b01      	cmp	r3, #1
 800606c:	d101      	bne.n	8006072 <LL_ADC_IsEnabled+0x18>
 800606e:	2301      	movs	r3, #1
 8006070:	e000      	b.n	8006074 <LL_ADC_IsEnabled+0x1a>
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <LL_ADC_StartCalibration>:
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006092:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800609c:	4313      	orrs	r3, r2
 800609e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	609a      	str	r2, [r3, #8]
}
 80060a6:	bf00      	nop
 80060a8:	370c      	adds	r7, #12
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr

080060b2 <LL_ADC_IsCalibrationOnGoing>:
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80060c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060c6:	d101      	bne.n	80060cc <LL_ADC_IsCalibrationOnGoing+0x1a>
 80060c8:	2301      	movs	r3, #1
 80060ca:	e000      	b.n	80060ce <LL_ADC_IsCalibrationOnGoing+0x1c>
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <LL_ADC_REG_IsConversionOngoing>:
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f003 0304 	and.w	r3, r3, #4
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	d101      	bne.n	80060f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80060ee:	2301      	movs	r3, #1
 80060f0:	e000      	b.n	80060f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800610a:	2300      	movs	r3, #0
 800610c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006114:	2b01      	cmp	r3, #1
 8006116:	d101      	bne.n	800611c <HAL_ADCEx_Calibration_Start+0x1c>
 8006118:	2302      	movs	r3, #2
 800611a:	e04d      	b.n	80061b8 <HAL_ADCEx_Calibration_Start+0xb8>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff fea5 	bl	8005e74 <ADC_Disable>
 800612a:	4603      	mov	r3, r0
 800612c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800612e:	7bfb      	ldrb	r3, [r7, #15]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d136      	bne.n	80061a2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006138:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800613c:	f023 0302 	bic.w	r3, r3, #2
 8006140:	f043 0202 	orr.w	r2, r3, #2
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6839      	ldr	r1, [r7, #0]
 800614e:	4618      	mov	r0, r3
 8006150:	f7ff ff96 	bl	8006080 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006154:	e014      	b.n	8006180 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	3301      	adds	r3, #1
 800615a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	4a18      	ldr	r2, [pc, #96]	; (80061c0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d90d      	bls.n	8006180 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006168:	f023 0312 	bic.w	r3, r3, #18
 800616c:	f043 0210 	orr.w	r2, r3, #16
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e01b      	b.n	80061b8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff ff94 	bl	80060b2 <LL_ADC_IsCalibrationOnGoing>
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1e2      	bne.n	8006156 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006194:	f023 0303 	bic.w	r3, r3, #3
 8006198:	f043 0201 	orr.w	r2, r3, #1
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	65da      	str	r2, [r3, #92]	; 0x5c
 80061a0:	e005      	b.n	80061ae <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061a6:	f043 0210 	orr.w	r2, r3, #16
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80061b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3710      	adds	r7, #16
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	0004de01 	.word	0x0004de01

080061c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006228:	b590      	push	{r4, r7, lr}
 800622a:	b0a1      	sub	sp, #132	; 0x84
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006232:	2300      	movs	r3, #0
 8006234:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800623e:	2b01      	cmp	r3, #1
 8006240:	d101      	bne.n	8006246 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006242:	2302      	movs	r3, #2
 8006244:	e0cb      	b.n	80063de <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800624e:	2300      	movs	r3, #0
 8006250:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006252:	2300      	movs	r3, #0
 8006254:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800625e:	d102      	bne.n	8006266 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006260:	4b61      	ldr	r3, [pc, #388]	; (80063e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006262:	60bb      	str	r3, [r7, #8]
 8006264:	e001      	b.n	800626a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006266:	2300      	movs	r3, #0
 8006268:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10b      	bne.n	8006288 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006274:	f043 0220 	orr.w	r2, r3, #32
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e0aa      	b.n	80063de <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4618      	mov	r0, r3
 800628c:	f7ff ff25 	bl	80060da <LL_ADC_REG_IsConversionOngoing>
 8006290:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff ff1f 	bl	80060da <LL_ADC_REG_IsConversionOngoing>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f040 808c 	bne.w	80063bc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80062a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f040 8088 	bne.w	80063bc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062b4:	d004      	beq.n	80062c0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a4b      	ldr	r2, [pc, #300]	; (80063e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d101      	bne.n	80062c4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 80062c0:	4b4a      	ldr	r3, [pc, #296]	; (80063ec <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 80062c2:	e000      	b.n	80062c6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80062c4:	4b4a      	ldr	r3, [pc, #296]	; (80063f0 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80062c6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d041      	beq.n	8006354 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80062d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	6859      	ldr	r1, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80062e2:	035b      	lsls	r3, r3, #13
 80062e4:	430b      	orrs	r3, r1
 80062e6:	431a      	orrs	r2, r3
 80062e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062f4:	d004      	beq.n	8006300 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a3b      	ldr	r2, [pc, #236]	; (80063e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d10f      	bne.n	8006320 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8006300:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006304:	f7ff fea9 	bl	800605a <LL_ADC_IsEnabled>
 8006308:	4604      	mov	r4, r0
 800630a:	4837      	ldr	r0, [pc, #220]	; (80063e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800630c:	f7ff fea5 	bl	800605a <LL_ADC_IsEnabled>
 8006310:	4603      	mov	r3, r0
 8006312:	4323      	orrs	r3, r4
 8006314:	2b00      	cmp	r3, #0
 8006316:	bf0c      	ite	eq
 8006318:	2301      	moveq	r3, #1
 800631a:	2300      	movne	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	e008      	b.n	8006332 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8006320:	4834      	ldr	r0, [pc, #208]	; (80063f4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8006322:	f7ff fe9a 	bl	800605a <LL_ADC_IsEnabled>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	bf0c      	ite	eq
 800632c:	2301      	moveq	r3, #1
 800632e:	2300      	movne	r3, #0
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b00      	cmp	r3, #0
 8006334:	d04c      	beq.n	80063d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006336:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800633e:	f023 030f 	bic.w	r3, r3, #15
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	6811      	ldr	r1, [r2, #0]
 8006346:	683a      	ldr	r2, [r7, #0]
 8006348:	6892      	ldr	r2, [r2, #8]
 800634a:	430a      	orrs	r2, r1
 800634c:	431a      	orrs	r2, r3
 800634e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006350:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006352:	e03d      	b.n	80063d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006354:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800635c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800635e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006368:	d004      	beq.n	8006374 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a1e      	ldr	r2, [pc, #120]	; (80063e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d10f      	bne.n	8006394 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8006374:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006378:	f7ff fe6f 	bl	800605a <LL_ADC_IsEnabled>
 800637c:	4604      	mov	r4, r0
 800637e:	481a      	ldr	r0, [pc, #104]	; (80063e8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006380:	f7ff fe6b 	bl	800605a <LL_ADC_IsEnabled>
 8006384:	4603      	mov	r3, r0
 8006386:	4323      	orrs	r3, r4
 8006388:	2b00      	cmp	r3, #0
 800638a:	bf0c      	ite	eq
 800638c:	2301      	moveq	r3, #1
 800638e:	2300      	movne	r3, #0
 8006390:	b2db      	uxtb	r3, r3
 8006392:	e008      	b.n	80063a6 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8006394:	4817      	ldr	r0, [pc, #92]	; (80063f4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8006396:	f7ff fe60 	bl	800605a <LL_ADC_IsEnabled>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	bf0c      	ite	eq
 80063a0:	2301      	moveq	r3, #1
 80063a2:	2300      	movne	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d012      	beq.n	80063d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80063aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80063b2:	f023 030f 	bic.w	r3, r3, #15
 80063b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80063b8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80063ba:	e009      	b.n	80063d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c0:	f043 0220 	orr.w	r2, r3, #32
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80063ce:	e000      	b.n	80063d2 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80063d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80063da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3784      	adds	r7, #132	; 0x84
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd90      	pop	{r4, r7, pc}
 80063e6:	bf00      	nop
 80063e8:	50000100 	.word	0x50000100
 80063ec:	50000300 	.word	0x50000300
 80063f0:	50000700 	.word	0x50000700
 80063f4:	50000400 	.word	0x50000400

080063f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b085      	sub	sp, #20
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f003 0307 	and.w	r3, r3, #7
 8006406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006408:	4b0c      	ldr	r3, [pc, #48]	; (800643c <__NVIC_SetPriorityGrouping+0x44>)
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006414:	4013      	ands	r3, r2
 8006416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006420:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800642a:	4a04      	ldr	r2, [pc, #16]	; (800643c <__NVIC_SetPriorityGrouping+0x44>)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	60d3      	str	r3, [r2, #12]
}
 8006430:	bf00      	nop
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	e000ed00 	.word	0xe000ed00

08006440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006440:	b480      	push	{r7}
 8006442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006444:	4b04      	ldr	r3, [pc, #16]	; (8006458 <__NVIC_GetPriorityGrouping+0x18>)
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	0a1b      	lsrs	r3, r3, #8
 800644a:	f003 0307 	and.w	r3, r3, #7
}
 800644e:	4618      	mov	r0, r3
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr
 8006458:	e000ed00 	.word	0xe000ed00

0800645c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	4603      	mov	r3, r0
 8006464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800646a:	2b00      	cmp	r3, #0
 800646c:	db0b      	blt.n	8006486 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800646e:	79fb      	ldrb	r3, [r7, #7]
 8006470:	f003 021f 	and.w	r2, r3, #31
 8006474:	4907      	ldr	r1, [pc, #28]	; (8006494 <__NVIC_EnableIRQ+0x38>)
 8006476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800647a:	095b      	lsrs	r3, r3, #5
 800647c:	2001      	movs	r0, #1
 800647e:	fa00 f202 	lsl.w	r2, r0, r2
 8006482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	e000e100 	.word	0xe000e100

08006498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	4603      	mov	r3, r0
 80064a0:	6039      	str	r1, [r7, #0]
 80064a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	db0a      	blt.n	80064c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	490c      	ldr	r1, [pc, #48]	; (80064e4 <__NVIC_SetPriority+0x4c>)
 80064b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064b6:	0112      	lsls	r2, r2, #4
 80064b8:	b2d2      	uxtb	r2, r2
 80064ba:	440b      	add	r3, r1
 80064bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80064c0:	e00a      	b.n	80064d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	4908      	ldr	r1, [pc, #32]	; (80064e8 <__NVIC_SetPriority+0x50>)
 80064c8:	79fb      	ldrb	r3, [r7, #7]
 80064ca:	f003 030f 	and.w	r3, r3, #15
 80064ce:	3b04      	subs	r3, #4
 80064d0:	0112      	lsls	r2, r2, #4
 80064d2:	b2d2      	uxtb	r2, r2
 80064d4:	440b      	add	r3, r1
 80064d6:	761a      	strb	r2, [r3, #24]
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr
 80064e4:	e000e100 	.word	0xe000e100
 80064e8:	e000ed00 	.word	0xe000ed00

080064ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b089      	sub	sp, #36	; 0x24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f003 0307 	and.w	r3, r3, #7
 80064fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	f1c3 0307 	rsb	r3, r3, #7
 8006506:	2b04      	cmp	r3, #4
 8006508:	bf28      	it	cs
 800650a:	2304      	movcs	r3, #4
 800650c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	3304      	adds	r3, #4
 8006512:	2b06      	cmp	r3, #6
 8006514:	d902      	bls.n	800651c <NVIC_EncodePriority+0x30>
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	3b03      	subs	r3, #3
 800651a:	e000      	b.n	800651e <NVIC_EncodePriority+0x32>
 800651c:	2300      	movs	r3, #0
 800651e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006520:	f04f 32ff 	mov.w	r2, #4294967295
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	fa02 f303 	lsl.w	r3, r2, r3
 800652a:	43da      	mvns	r2, r3
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	401a      	ands	r2, r3
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006534:	f04f 31ff 	mov.w	r1, #4294967295
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	fa01 f303 	lsl.w	r3, r1, r3
 800653e:	43d9      	mvns	r1, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006544:	4313      	orrs	r3, r2
         );
}
 8006546:	4618      	mov	r0, r3
 8006548:	3724      	adds	r7, #36	; 0x24
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
	...

08006554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3b01      	subs	r3, #1
 8006560:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006564:	d301      	bcc.n	800656a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006566:	2301      	movs	r3, #1
 8006568:	e00f      	b.n	800658a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800656a:	4a0a      	ldr	r2, [pc, #40]	; (8006594 <SysTick_Config+0x40>)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	3b01      	subs	r3, #1
 8006570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006572:	210f      	movs	r1, #15
 8006574:	f04f 30ff 	mov.w	r0, #4294967295
 8006578:	f7ff ff8e 	bl	8006498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800657c:	4b05      	ldr	r3, [pc, #20]	; (8006594 <SysTick_Config+0x40>)
 800657e:	2200      	movs	r2, #0
 8006580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006582:	4b04      	ldr	r3, [pc, #16]	; (8006594 <SysTick_Config+0x40>)
 8006584:	2207      	movs	r2, #7
 8006586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	e000e010 	.word	0xe000e010

08006598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7ff ff29 	bl	80063f8 <__NVIC_SetPriorityGrouping>
}
 80065a6:	bf00      	nop
 80065a8:	3708      	adds	r7, #8
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b086      	sub	sp, #24
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	4603      	mov	r3, r0
 80065b6:	60b9      	str	r1, [r7, #8]
 80065b8:	607a      	str	r2, [r7, #4]
 80065ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80065bc:	f7ff ff40 	bl	8006440 <__NVIC_GetPriorityGrouping>
 80065c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	68b9      	ldr	r1, [r7, #8]
 80065c6:	6978      	ldr	r0, [r7, #20]
 80065c8:	f7ff ff90 	bl	80064ec <NVIC_EncodePriority>
 80065cc:	4602      	mov	r2, r0
 80065ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065d2:	4611      	mov	r1, r2
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7ff ff5f 	bl	8006498 <__NVIC_SetPriority>
}
 80065da:	bf00      	nop
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b082      	sub	sp, #8
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	4603      	mov	r3, r0
 80065ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80065ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff ff33 	bl	800645c <__NVIC_EnableIRQ>
}
 80065f6:	bf00      	nop
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b082      	sub	sp, #8
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7ff ffa4 	bl	8006554 <SysTick_Config>
 800660c:	4603      	mov	r3, r0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3708      	adds	r7, #8
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d101      	bne.n	800662a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e08d      	b.n	8006746 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	461a      	mov	r2, r3
 8006630:	4b47      	ldr	r3, [pc, #284]	; (8006750 <HAL_DMA_Init+0x138>)
 8006632:	429a      	cmp	r2, r3
 8006634:	d80f      	bhi.n	8006656 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	461a      	mov	r2, r3
 800663c:	4b45      	ldr	r3, [pc, #276]	; (8006754 <HAL_DMA_Init+0x13c>)
 800663e:	4413      	add	r3, r2
 8006640:	4a45      	ldr	r2, [pc, #276]	; (8006758 <HAL_DMA_Init+0x140>)
 8006642:	fba2 2303 	umull	r2, r3, r2, r3
 8006646:	091b      	lsrs	r3, r3, #4
 8006648:	009a      	lsls	r2, r3, #2
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a42      	ldr	r2, [pc, #264]	; (800675c <HAL_DMA_Init+0x144>)
 8006652:	641a      	str	r2, [r3, #64]	; 0x40
 8006654:	e00e      	b.n	8006674 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	4b40      	ldr	r3, [pc, #256]	; (8006760 <HAL_DMA_Init+0x148>)
 800665e:	4413      	add	r3, r2
 8006660:	4a3d      	ldr	r2, [pc, #244]	; (8006758 <HAL_DMA_Init+0x140>)
 8006662:	fba2 2303 	umull	r2, r3, r2, r3
 8006666:	091b      	lsrs	r3, r3, #4
 8006668:	009a      	lsls	r2, r3, #2
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a3c      	ldr	r2, [pc, #240]	; (8006764 <HAL_DMA_Init+0x14c>)
 8006672:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2202      	movs	r2, #2
 8006678:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800668a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800668e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006698:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 fa10 	bl	8006aec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066d4:	d102      	bne.n	80066dc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2200      	movs	r2, #0
 80066da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066e4:	b2d2      	uxtb	r2, r2
 80066e6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066f0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d010      	beq.n	800671c <HAL_DMA_Init+0x104>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	2b04      	cmp	r3, #4
 8006700:	d80c      	bhi.n	800671c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fa30 	bl	8006b68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670c:	2200      	movs	r2, #0
 800670e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006718:	605a      	str	r2, [r3, #4]
 800671a:	e008      	b.n	800672e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	40020407 	.word	0x40020407
 8006754:	bffdfff8 	.word	0xbffdfff8
 8006758:	cccccccd 	.word	0xcccccccd
 800675c:	40020000 	.word	0x40020000
 8006760:	bffdfbf8 	.word	0xbffdfbf8
 8006764:	40020400 	.word	0x40020400

08006768 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
 8006774:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <HAL_DMA_Start_IT+0x20>
 8006784:	2302      	movs	r3, #2
 8006786:	e066      	b.n	8006856 <HAL_DMA_Start_IT+0xee>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	d155      	bne.n	8006848 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f022 0201 	bic.w	r2, r2, #1
 80067b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f000 f954 	bl	8006a6e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d008      	beq.n	80067e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f042 020e 	orr.w	r2, r2, #14
 80067dc:	601a      	str	r2, [r3, #0]
 80067de:	e00f      	b.n	8006800 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f022 0204 	bic.w	r2, r2, #4
 80067ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f042 020a 	orr.w	r2, r2, #10
 80067fe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d007      	beq.n	800681e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006818:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800681c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006822:	2b00      	cmp	r3, #0
 8006824:	d007      	beq.n	8006836 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006834:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f042 0201 	orr.w	r2, r2, #1
 8006844:	601a      	str	r2, [r3, #0]
 8006846:	e005      	b.n	8006854 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006850:	2302      	movs	r3, #2
 8006852:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006854:	7dfb      	ldrb	r3, [r7, #23]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3718      	adds	r7, #24
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800685e:	b480      	push	{r7}
 8006860:	b085      	sub	sp, #20
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006866:	2300      	movs	r3, #0
 8006868:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b02      	cmp	r3, #2
 8006874:	d005      	beq.n	8006882 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2204      	movs	r2, #4
 800687a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	73fb      	strb	r3, [r7, #15]
 8006880:	e037      	b.n	80068f2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f022 020e 	bic.w	r2, r2, #14
 8006890:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800689c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80068a0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0201 	bic.w	r2, r2, #1
 80068b0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b6:	f003 021f 	and.w	r2, r3, #31
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	2101      	movs	r1, #1
 80068c0:	fa01 f202 	lsl.w	r2, r1, r2
 80068c4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80068ce:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00c      	beq.n	80068f2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80068e6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80068f0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006902:	7bfb      	ldrb	r3, [r7, #15]
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800692c:	f003 031f 	and.w	r3, r3, #31
 8006930:	2204      	movs	r2, #4
 8006932:	409a      	lsls	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	4013      	ands	r3, r2
 8006938:	2b00      	cmp	r3, #0
 800693a:	d026      	beq.n	800698a <HAL_DMA_IRQHandler+0x7a>
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f003 0304 	and.w	r3, r3, #4
 8006942:	2b00      	cmp	r3, #0
 8006944:	d021      	beq.n	800698a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d107      	bne.n	8006964 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0204 	bic.w	r2, r2, #4
 8006962:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006968:	f003 021f 	and.w	r2, r3, #31
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006970:	2104      	movs	r1, #4
 8006972:	fa01 f202 	lsl.w	r2, r1, r2
 8006976:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697c:	2b00      	cmp	r3, #0
 800697e:	d071      	beq.n	8006a64 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006988:	e06c      	b.n	8006a64 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800698e:	f003 031f 	and.w	r3, r3, #31
 8006992:	2202      	movs	r2, #2
 8006994:	409a      	lsls	r2, r3
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	4013      	ands	r3, r2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d02e      	beq.n	80069fc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d029      	beq.n	80069fc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10b      	bne.n	80069ce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 020a 	bic.w	r2, r2, #10
 80069c4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d2:	f003 021f 	and.w	r2, r3, #31
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069da:	2102      	movs	r1, #2
 80069dc:	fa01 f202 	lsl.w	r2, r1, r2
 80069e0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d038      	beq.n	8006a64 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80069fa:	e033      	b.n	8006a64 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a00:	f003 031f 	and.w	r3, r3, #31
 8006a04:	2208      	movs	r2, #8
 8006a06:	409a      	lsls	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d02a      	beq.n	8006a66 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d025      	beq.n	8006a66 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 020e 	bic.w	r2, r2, #14
 8006a28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2e:	f003 021f 	and.w	r2, r3, #31
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a36:	2101      	movs	r1, #1
 8006a38:	fa01 f202 	lsl.w	r2, r1, r2
 8006a3c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d004      	beq.n	8006a66 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop
}
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b085      	sub	sp, #20
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	60f8      	str	r0, [r7, #12]
 8006a76:	60b9      	str	r1, [r7, #8]
 8006a78:	607a      	str	r2, [r7, #4]
 8006a7a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006a84:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d004      	beq.n	8006a98 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006a96:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a9c:	f003 021f 	and.w	r2, r3, #31
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	fa01 f202 	lsl.w	r2, r1, r2
 8006aaa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	683a      	ldr	r2, [r7, #0]
 8006ab2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	2b10      	cmp	r3, #16
 8006aba:	d108      	bne.n	8006ace <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006acc:	e007      	b.n	8006ade <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	60da      	str	r2, [r3, #12]
}
 8006ade:	bf00      	nop
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
	...

08006aec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	461a      	mov	r2, r3
 8006afa:	4b16      	ldr	r3, [pc, #88]	; (8006b54 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d802      	bhi.n	8006b06 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006b00:	4b15      	ldr	r3, [pc, #84]	; (8006b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006b02:	617b      	str	r3, [r7, #20]
 8006b04:	e001      	b.n	8006b0a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006b06:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006b08:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	3b08      	subs	r3, #8
 8006b16:	4a12      	ldr	r2, [pc, #72]	; (8006b60 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006b18:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1c:	091b      	lsrs	r3, r3, #4
 8006b1e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b24:	089b      	lsrs	r3, r3, #2
 8006b26:	009a      	lsls	r2, r3, #2
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a0b      	ldr	r2, [pc, #44]	; (8006b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006b36:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2201      	movs	r2, #1
 8006b40:	409a      	lsls	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006b46:	bf00      	nop
 8006b48:	371c      	adds	r7, #28
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	40020407 	.word	0x40020407
 8006b58:	40020800 	.word	0x40020800
 8006b5c:	40020820 	.word	0x40020820
 8006b60:	cccccccd 	.word	0xcccccccd
 8006b64:	40020880 	.word	0x40020880

08006b68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	; (8006ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006b7c:	4413      	add	r3, r2
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	461a      	mov	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a08      	ldr	r2, [pc, #32]	; (8006bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006b8a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	f003 031f 	and.w	r3, r3, #31
 8006b94:	2201      	movs	r2, #1
 8006b96:	409a      	lsls	r2, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006b9c:	bf00      	nop
 8006b9e:	3714      	adds	r7, #20
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	1000823f 	.word	0x1000823f
 8006bac:	40020940 	.word	0x40020940

08006bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006bbe:	e15a      	b.n	8006e76 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	2101      	movs	r1, #1
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bcc:	4013      	ands	r3, r2
 8006bce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	f000 814c 	beq.w	8006e70 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f003 0303 	and.w	r3, r3, #3
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d005      	beq.n	8006bf0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	d130      	bne.n	8006c52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	2203      	movs	r2, #3
 8006bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006c00:	43db      	mvns	r3, r3
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4013      	ands	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	005b      	lsls	r3, r3, #1
 8006c10:	fa02 f303 	lsl.w	r3, r2, r3
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c26:	2201      	movs	r2, #1
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2e:	43db      	mvns	r3, r3
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4013      	ands	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	091b      	lsrs	r3, r3, #4
 8006c3c:	f003 0201 	and.w	r2, r3, #1
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	fa02 f303 	lsl.w	r3, r2, r3
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f003 0303 	and.w	r3, r3, #3
 8006c5a:	2b03      	cmp	r3, #3
 8006c5c:	d017      	beq.n	8006c8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	005b      	lsls	r3, r3, #1
 8006c68:	2203      	movs	r2, #3
 8006c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c6e:	43db      	mvns	r3, r3
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	4013      	ands	r3, r2
 8006c74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	689a      	ldr	r2, [r3, #8]
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	005b      	lsls	r3, r3, #1
 8006c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c82:	693a      	ldr	r2, [r7, #16]
 8006c84:	4313      	orrs	r3, r2
 8006c86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	693a      	ldr	r2, [r7, #16]
 8006c8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	f003 0303 	and.w	r3, r3, #3
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d123      	bne.n	8006ce2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	08da      	lsrs	r2, r3, #3
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	3208      	adds	r2, #8
 8006ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	220f      	movs	r2, #15
 8006cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb6:	43db      	mvns	r3, r3
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	4013      	ands	r3, r2
 8006cbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	691a      	ldr	r2, [r3, #16]
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	f003 0307 	and.w	r3, r3, #7
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	fa02 f303 	lsl.w	r3, r2, r3
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	08da      	lsrs	r2, r3, #3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	3208      	adds	r2, #8
 8006cdc:	6939      	ldr	r1, [r7, #16]
 8006cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	005b      	lsls	r3, r3, #1
 8006cec:	2203      	movs	r2, #3
 8006cee:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf2:	43db      	mvns	r3, r3
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f003 0203 	and.w	r2, r3, #3
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	005b      	lsls	r3, r3, #1
 8006d06:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 80a6 	beq.w	8006e70 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d24:	4b5b      	ldr	r3, [pc, #364]	; (8006e94 <HAL_GPIO_Init+0x2e4>)
 8006d26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d28:	4a5a      	ldr	r2, [pc, #360]	; (8006e94 <HAL_GPIO_Init+0x2e4>)
 8006d2a:	f043 0301 	orr.w	r3, r3, #1
 8006d2e:	6613      	str	r3, [r2, #96]	; 0x60
 8006d30:	4b58      	ldr	r3, [pc, #352]	; (8006e94 <HAL_GPIO_Init+0x2e4>)
 8006d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	60bb      	str	r3, [r7, #8]
 8006d3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d3c:	4a56      	ldr	r2, [pc, #344]	; (8006e98 <HAL_GPIO_Init+0x2e8>)
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	089b      	lsrs	r3, r3, #2
 8006d42:	3302      	adds	r3, #2
 8006d44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f003 0303 	and.w	r3, r3, #3
 8006d50:	009b      	lsls	r3, r3, #2
 8006d52:	220f      	movs	r2, #15
 8006d54:	fa02 f303 	lsl.w	r3, r2, r3
 8006d58:	43db      	mvns	r3, r3
 8006d5a:	693a      	ldr	r2, [r7, #16]
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006d66:	d01f      	beq.n	8006da8 <HAL_GPIO_Init+0x1f8>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a4c      	ldr	r2, [pc, #304]	; (8006e9c <HAL_GPIO_Init+0x2ec>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d019      	beq.n	8006da4 <HAL_GPIO_Init+0x1f4>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a4b      	ldr	r2, [pc, #300]	; (8006ea0 <HAL_GPIO_Init+0x2f0>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d013      	beq.n	8006da0 <HAL_GPIO_Init+0x1f0>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a4a      	ldr	r2, [pc, #296]	; (8006ea4 <HAL_GPIO_Init+0x2f4>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d00d      	beq.n	8006d9c <HAL_GPIO_Init+0x1ec>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a49      	ldr	r2, [pc, #292]	; (8006ea8 <HAL_GPIO_Init+0x2f8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d007      	beq.n	8006d98 <HAL_GPIO_Init+0x1e8>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a48      	ldr	r2, [pc, #288]	; (8006eac <HAL_GPIO_Init+0x2fc>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d101      	bne.n	8006d94 <HAL_GPIO_Init+0x1e4>
 8006d90:	2305      	movs	r3, #5
 8006d92:	e00a      	b.n	8006daa <HAL_GPIO_Init+0x1fa>
 8006d94:	2306      	movs	r3, #6
 8006d96:	e008      	b.n	8006daa <HAL_GPIO_Init+0x1fa>
 8006d98:	2304      	movs	r3, #4
 8006d9a:	e006      	b.n	8006daa <HAL_GPIO_Init+0x1fa>
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e004      	b.n	8006daa <HAL_GPIO_Init+0x1fa>
 8006da0:	2302      	movs	r3, #2
 8006da2:	e002      	b.n	8006daa <HAL_GPIO_Init+0x1fa>
 8006da4:	2301      	movs	r3, #1
 8006da6:	e000      	b.n	8006daa <HAL_GPIO_Init+0x1fa>
 8006da8:	2300      	movs	r3, #0
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	f002 0203 	and.w	r2, r2, #3
 8006db0:	0092      	lsls	r2, r2, #2
 8006db2:	4093      	lsls	r3, r2
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006dba:	4937      	ldr	r1, [pc, #220]	; (8006e98 <HAL_GPIO_Init+0x2e8>)
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	089b      	lsrs	r3, r3, #2
 8006dc0:	3302      	adds	r3, #2
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006dc8:	4b39      	ldr	r3, [pc, #228]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	43db      	mvns	r3, r3
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d003      	beq.n	8006dec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006dec:	4a30      	ldr	r2, [pc, #192]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006df2:	4b2f      	ldr	r3, [pc, #188]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	43db      	mvns	r3, r3
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4013      	ands	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d003      	beq.n	8006e16 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006e16:	4a26      	ldr	r2, [pc, #152]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006e1c:	4b24      	ldr	r3, [pc, #144]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	43db      	mvns	r3, r3
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	4013      	ands	r3, r2
 8006e2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d003      	beq.n	8006e40 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006e40:	4a1b      	ldr	r2, [pc, #108]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006e46:	4b1a      	ldr	r3, [pc, #104]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	43db      	mvns	r3, r3
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	4013      	ands	r3, r2
 8006e54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d003      	beq.n	8006e6a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006e6a:	4a11      	ldr	r2, [pc, #68]	; (8006eb0 <HAL_GPIO_Init+0x300>)
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	3301      	adds	r3, #1
 8006e74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f47f ae9d 	bne.w	8006bc0 <HAL_GPIO_Init+0x10>
  }
}
 8006e86:	bf00      	nop
 8006e88:	bf00      	nop
 8006e8a:	371c      	adds	r7, #28
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr
 8006e94:	40021000 	.word	0x40021000
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	48000400 	.word	0x48000400
 8006ea0:	48000800 	.word	0x48000800
 8006ea4:	48000c00 	.word	0x48000c00
 8006ea8:	48001000 	.word	0x48001000
 8006eac:	48001400 	.word	0x48001400
 8006eb0:	40010400 	.word	0x40010400

08006eb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	807b      	strh	r3, [r7, #2]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ec4:	787b      	ldrb	r3, [r7, #1]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d003      	beq.n	8006ed2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006eca:	887a      	ldrh	r2, [r7, #2]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006ed0:	e002      	b.n	8006ed8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006ed2:	887a      	ldrh	r2, [r7, #2]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d141      	bne.n	8006f76 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ef2:	4b4b      	ldr	r3, [pc, #300]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006efe:	d131      	bne.n	8006f64 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f00:	4b47      	ldr	r3, [pc, #284]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f06:	4a46      	ldr	r2, [pc, #280]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f10:	4b43      	ldr	r3, [pc, #268]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006f18:	4a41      	ldr	r2, [pc, #260]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f20:	4b40      	ldr	r3, [pc, #256]	; (8007024 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2232      	movs	r2, #50	; 0x32
 8006f26:	fb02 f303 	mul.w	r3, r2, r3
 8006f2a:	4a3f      	ldr	r2, [pc, #252]	; (8007028 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f30:	0c9b      	lsrs	r3, r3, #18
 8006f32:	3301      	adds	r3, #1
 8006f34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f36:	e002      	b.n	8006f3e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f3e:	4b38      	ldr	r3, [pc, #224]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f4a:	d102      	bne.n	8006f52 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1f2      	bne.n	8006f38 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f52:	4b33      	ldr	r3, [pc, #204]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f5e:	d158      	bne.n	8007012 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e057      	b.n	8007014 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f64:	4b2e      	ldr	r3, [pc, #184]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f6a:	4a2d      	ldr	r2, [pc, #180]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006f74:	e04d      	b.n	8007012 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f7c:	d141      	bne.n	8007002 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f7e:	4b28      	ldr	r3, [pc, #160]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f8a:	d131      	bne.n	8006ff0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f8c:	4b24      	ldr	r3, [pc, #144]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f92:	4a23      	ldr	r2, [pc, #140]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f9c:	4b20      	ldr	r3, [pc, #128]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006fa4:	4a1e      	ldr	r2, [pc, #120]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006faa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006fac:	4b1d      	ldr	r3, [pc, #116]	; (8007024 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2232      	movs	r2, #50	; 0x32
 8006fb2:	fb02 f303 	mul.w	r3, r2, r3
 8006fb6:	4a1c      	ldr	r2, [pc, #112]	; (8007028 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fbc:	0c9b      	lsrs	r3, r3, #18
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fc2:	e002      	b.n	8006fca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fca:	4b15      	ldr	r3, [pc, #84]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fd6:	d102      	bne.n	8006fde <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1f2      	bne.n	8006fc4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006fde:	4b10      	ldr	r3, [pc, #64]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fea:	d112      	bne.n	8007012 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e011      	b.n	8007014 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ff0:	4b0b      	ldr	r3, [pc, #44]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ff6:	4a0a      	ldr	r2, [pc, #40]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ffc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007000:	e007      	b.n	8007012 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007002:	4b07      	ldr	r3, [pc, #28]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800700a:	4a05      	ldr	r2, [pc, #20]	; (8007020 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800700c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007010:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	40007000 	.word	0x40007000
 8007024:	20000000 	.word	0x20000000
 8007028:	431bde83 	.word	0x431bde83

0800702c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800702c:	b480      	push	{r7}
 800702e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007030:	4b05      	ldr	r3, [pc, #20]	; (8007048 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	4a04      	ldr	r2, [pc, #16]	; (8007048 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007036:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800703a:	6093      	str	r3, [r2, #8]
}
 800703c:	bf00      	nop
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	40007000 	.word	0x40007000

0800704c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b088      	sub	sp, #32
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e306      	b.n	800766c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	d075      	beq.n	8007156 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800706a:	4b97      	ldr	r3, [pc, #604]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f003 030c 	and.w	r3, r3, #12
 8007072:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007074:	4b94      	ldr	r3, [pc, #592]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f003 0303 	and.w	r3, r3, #3
 800707c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	2b0c      	cmp	r3, #12
 8007082:	d102      	bne.n	800708a <HAL_RCC_OscConfig+0x3e>
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	2b03      	cmp	r3, #3
 8007088:	d002      	beq.n	8007090 <HAL_RCC_OscConfig+0x44>
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	2b08      	cmp	r3, #8
 800708e:	d10b      	bne.n	80070a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007090:	4b8d      	ldr	r3, [pc, #564]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d05b      	beq.n	8007154 <HAL_RCC_OscConfig+0x108>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d157      	bne.n	8007154 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e2e1      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b0:	d106      	bne.n	80070c0 <HAL_RCC_OscConfig+0x74>
 80070b2:	4b85      	ldr	r3, [pc, #532]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a84      	ldr	r2, [pc, #528]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070bc:	6013      	str	r3, [r2, #0]
 80070be:	e01d      	b.n	80070fc <HAL_RCC_OscConfig+0xb0>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070c8:	d10c      	bne.n	80070e4 <HAL_RCC_OscConfig+0x98>
 80070ca:	4b7f      	ldr	r3, [pc, #508]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a7e      	ldr	r2, [pc, #504]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	4b7c      	ldr	r3, [pc, #496]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a7b      	ldr	r2, [pc, #492]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	e00b      	b.n	80070fc <HAL_RCC_OscConfig+0xb0>
 80070e4:	4b78      	ldr	r3, [pc, #480]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a77      	ldr	r2, [pc, #476]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	4b75      	ldr	r3, [pc, #468]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a74      	ldr	r2, [pc, #464]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80070f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d013      	beq.n	800712c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007104:	f7fc ff76 	bl	8003ff4 <HAL_GetTick>
 8007108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800710a:	e008      	b.n	800711e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800710c:	f7fc ff72 	bl	8003ff4 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	2b64      	cmp	r3, #100	; 0x64
 8007118:	d901      	bls.n	800711e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e2a6      	b.n	800766c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800711e:	4b6a      	ldr	r3, [pc, #424]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d0f0      	beq.n	800710c <HAL_RCC_OscConfig+0xc0>
 800712a:	e014      	b.n	8007156 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800712c:	f7fc ff62 	bl	8003ff4 <HAL_GetTick>
 8007130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007132:	e008      	b.n	8007146 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007134:	f7fc ff5e 	bl	8003ff4 <HAL_GetTick>
 8007138:	4602      	mov	r2, r0
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	2b64      	cmp	r3, #100	; 0x64
 8007140:	d901      	bls.n	8007146 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007142:	2303      	movs	r3, #3
 8007144:	e292      	b.n	800766c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007146:	4b60      	ldr	r3, [pc, #384]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1f0      	bne.n	8007134 <HAL_RCC_OscConfig+0xe8>
 8007152:	e000      	b.n	8007156 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d075      	beq.n	800724e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007162:	4b59      	ldr	r3, [pc, #356]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f003 030c 	and.w	r3, r3, #12
 800716a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800716c:	4b56      	ldr	r3, [pc, #344]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f003 0303 	and.w	r3, r3, #3
 8007174:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	2b0c      	cmp	r3, #12
 800717a:	d102      	bne.n	8007182 <HAL_RCC_OscConfig+0x136>
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	2b02      	cmp	r3, #2
 8007180:	d002      	beq.n	8007188 <HAL_RCC_OscConfig+0x13c>
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	2b04      	cmp	r3, #4
 8007186:	d11f      	bne.n	80071c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007188:	4b4f      	ldr	r3, [pc, #316]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007190:	2b00      	cmp	r3, #0
 8007192:	d005      	beq.n	80071a0 <HAL_RCC_OscConfig+0x154>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e265      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071a0:	4b49      	ldr	r3, [pc, #292]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	061b      	lsls	r3, r3, #24
 80071ae:	4946      	ldr	r1, [pc, #280]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80071b4:	4b45      	ldr	r3, [pc, #276]	; (80072cc <HAL_RCC_OscConfig+0x280>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7fc fecf 	bl	8003f5c <HAL_InitTick>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d043      	beq.n	800724c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e251      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d023      	beq.n	8007218 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071d0:	4b3d      	ldr	r3, [pc, #244]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a3c      	ldr	r2, [pc, #240]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80071d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071dc:	f7fc ff0a 	bl	8003ff4 <HAL_GetTick>
 80071e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071e2:	e008      	b.n	80071f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071e4:	f7fc ff06 	bl	8003ff4 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d901      	bls.n	80071f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e23a      	b.n	800766c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071f6:	4b34      	ldr	r3, [pc, #208]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d0f0      	beq.n	80071e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007202:	4b31      	ldr	r3, [pc, #196]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	061b      	lsls	r3, r3, #24
 8007210:	492d      	ldr	r1, [pc, #180]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007212:	4313      	orrs	r3, r2
 8007214:	604b      	str	r3, [r1, #4]
 8007216:	e01a      	b.n	800724e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007218:	4b2b      	ldr	r3, [pc, #172]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a2a      	ldr	r2, [pc, #168]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800721e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007222:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007224:	f7fc fee6 	bl	8003ff4 <HAL_GetTick>
 8007228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800722a:	e008      	b.n	800723e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800722c:	f7fc fee2 	bl	8003ff4 <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	2b02      	cmp	r3, #2
 8007238:	d901      	bls.n	800723e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e216      	b.n	800766c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800723e:	4b22      	ldr	r3, [pc, #136]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1f0      	bne.n	800722c <HAL_RCC_OscConfig+0x1e0>
 800724a:	e000      	b.n	800724e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800724c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0308 	and.w	r3, r3, #8
 8007256:	2b00      	cmp	r3, #0
 8007258:	d041      	beq.n	80072de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d01c      	beq.n	800729c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007262:	4b19      	ldr	r3, [pc, #100]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 8007264:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007268:	4a17      	ldr	r2, [pc, #92]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800726a:	f043 0301 	orr.w	r3, r3, #1
 800726e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007272:	f7fc febf 	bl	8003ff4 <HAL_GetTick>
 8007276:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007278:	e008      	b.n	800728c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800727a:	f7fc febb 	bl	8003ff4 <HAL_GetTick>
 800727e:	4602      	mov	r2, r0
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	2b02      	cmp	r3, #2
 8007286:	d901      	bls.n	800728c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007288:	2303      	movs	r3, #3
 800728a:	e1ef      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800728c:	4b0e      	ldr	r3, [pc, #56]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800728e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007292:	f003 0302 	and.w	r3, r3, #2
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0ef      	beq.n	800727a <HAL_RCC_OscConfig+0x22e>
 800729a:	e020      	b.n	80072de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800729c:	4b0a      	ldr	r3, [pc, #40]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 800729e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072a2:	4a09      	ldr	r2, [pc, #36]	; (80072c8 <HAL_RCC_OscConfig+0x27c>)
 80072a4:	f023 0301 	bic.w	r3, r3, #1
 80072a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ac:	f7fc fea2 	bl	8003ff4 <HAL_GetTick>
 80072b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072b2:	e00d      	b.n	80072d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072b4:	f7fc fe9e 	bl	8003ff4 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d906      	bls.n	80072d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80072c2:	2303      	movs	r3, #3
 80072c4:	e1d2      	b.n	800766c <HAL_RCC_OscConfig+0x620>
 80072c6:	bf00      	nop
 80072c8:	40021000 	.word	0x40021000
 80072cc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072d0:	4b8c      	ldr	r3, [pc, #560]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80072d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072d6:	f003 0302 	and.w	r3, r3, #2
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1ea      	bne.n	80072b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0304 	and.w	r3, r3, #4
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 80a6 	beq.w	8007438 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072ec:	2300      	movs	r3, #0
 80072ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80072f0:	4b84      	ldr	r3, [pc, #528]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80072f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d101      	bne.n	8007300 <HAL_RCC_OscConfig+0x2b4>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e000      	b.n	8007302 <HAL_RCC_OscConfig+0x2b6>
 8007300:	2300      	movs	r3, #0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00d      	beq.n	8007322 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007306:	4b7f      	ldr	r3, [pc, #508]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800730a:	4a7e      	ldr	r2, [pc, #504]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800730c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007310:	6593      	str	r3, [r2, #88]	; 0x58
 8007312:	4b7c      	ldr	r3, [pc, #496]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800731a:	60fb      	str	r3, [r7, #12]
 800731c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800731e:	2301      	movs	r3, #1
 8007320:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007322:	4b79      	ldr	r3, [pc, #484]	; (8007508 <HAL_RCC_OscConfig+0x4bc>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800732a:	2b00      	cmp	r3, #0
 800732c:	d118      	bne.n	8007360 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800732e:	4b76      	ldr	r3, [pc, #472]	; (8007508 <HAL_RCC_OscConfig+0x4bc>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a75      	ldr	r2, [pc, #468]	; (8007508 <HAL_RCC_OscConfig+0x4bc>)
 8007334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007338:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800733a:	f7fc fe5b 	bl	8003ff4 <HAL_GetTick>
 800733e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007340:	e008      	b.n	8007354 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007342:	f7fc fe57 	bl	8003ff4 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b02      	cmp	r3, #2
 800734e:	d901      	bls.n	8007354 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e18b      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007354:	4b6c      	ldr	r3, [pc, #432]	; (8007508 <HAL_RCC_OscConfig+0x4bc>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800735c:	2b00      	cmp	r3, #0
 800735e:	d0f0      	beq.n	8007342 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	2b01      	cmp	r3, #1
 8007366:	d108      	bne.n	800737a <HAL_RCC_OscConfig+0x32e>
 8007368:	4b66      	ldr	r3, [pc, #408]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800736a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800736e:	4a65      	ldr	r2, [pc, #404]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007370:	f043 0301 	orr.w	r3, r3, #1
 8007374:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007378:	e024      	b.n	80073c4 <HAL_RCC_OscConfig+0x378>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	2b05      	cmp	r3, #5
 8007380:	d110      	bne.n	80073a4 <HAL_RCC_OscConfig+0x358>
 8007382:	4b60      	ldr	r3, [pc, #384]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007384:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007388:	4a5e      	ldr	r2, [pc, #376]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800738a:	f043 0304 	orr.w	r3, r3, #4
 800738e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007392:	4b5c      	ldr	r3, [pc, #368]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007398:	4a5a      	ldr	r2, [pc, #360]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800739a:	f043 0301 	orr.w	r3, r3, #1
 800739e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80073a2:	e00f      	b.n	80073c4 <HAL_RCC_OscConfig+0x378>
 80073a4:	4b57      	ldr	r3, [pc, #348]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80073a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073aa:	4a56      	ldr	r2, [pc, #344]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80073ac:	f023 0301 	bic.w	r3, r3, #1
 80073b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80073b4:	4b53      	ldr	r3, [pc, #332]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80073b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ba:	4a52      	ldr	r2, [pc, #328]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80073bc:	f023 0304 	bic.w	r3, r3, #4
 80073c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d016      	beq.n	80073fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073cc:	f7fc fe12 	bl	8003ff4 <HAL_GetTick>
 80073d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073d2:	e00a      	b.n	80073ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d4:	f7fc fe0e 	bl	8003ff4 <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	f241 3288 	movw	r2, #5000	; 0x1388
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e140      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073ea:	4b46      	ldr	r3, [pc, #280]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80073ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073f0:	f003 0302 	and.w	r3, r3, #2
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d0ed      	beq.n	80073d4 <HAL_RCC_OscConfig+0x388>
 80073f8:	e015      	b.n	8007426 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073fa:	f7fc fdfb 	bl	8003ff4 <HAL_GetTick>
 80073fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007400:	e00a      	b.n	8007418 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007402:	f7fc fdf7 	bl	8003ff4 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007410:	4293      	cmp	r3, r2
 8007412:	d901      	bls.n	8007418 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e129      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007418:	4b3a      	ldr	r3, [pc, #232]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800741a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1ed      	bne.n	8007402 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007426:	7ffb      	ldrb	r3, [r7, #31]
 8007428:	2b01      	cmp	r3, #1
 800742a:	d105      	bne.n	8007438 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800742c:	4b35      	ldr	r3, [pc, #212]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800742e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007430:	4a34      	ldr	r2, [pc, #208]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007432:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007436:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0320 	and.w	r3, r3, #32
 8007440:	2b00      	cmp	r3, #0
 8007442:	d03c      	beq.n	80074be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	699b      	ldr	r3, [r3, #24]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01c      	beq.n	8007486 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800744c:	4b2d      	ldr	r3, [pc, #180]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800744e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007452:	4a2c      	ldr	r2, [pc, #176]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007454:	f043 0301 	orr.w	r3, r3, #1
 8007458:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800745c:	f7fc fdca 	bl	8003ff4 <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007462:	e008      	b.n	8007476 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007464:	f7fc fdc6 	bl	8003ff4 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d901      	bls.n	8007476 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e0fa      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007476:	4b23      	ldr	r3, [pc, #140]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007478:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b00      	cmp	r3, #0
 8007482:	d0ef      	beq.n	8007464 <HAL_RCC_OscConfig+0x418>
 8007484:	e01b      	b.n	80074be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007486:	4b1f      	ldr	r3, [pc, #124]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 8007488:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800748c:	4a1d      	ldr	r2, [pc, #116]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 800748e:	f023 0301 	bic.w	r3, r3, #1
 8007492:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007496:	f7fc fdad 	bl	8003ff4 <HAL_GetTick>
 800749a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800749c:	e008      	b.n	80074b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800749e:	f7fc fda9 	bl	8003ff4 <HAL_GetTick>
 80074a2:	4602      	mov	r2, r0
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d901      	bls.n	80074b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e0dd      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80074b0:	4b14      	ldr	r3, [pc, #80]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80074b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1ef      	bne.n	800749e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 80d1 	beq.w	800766a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074c8:	4b0e      	ldr	r3, [pc, #56]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f003 030c 	and.w	r3, r3, #12
 80074d0:	2b0c      	cmp	r3, #12
 80074d2:	f000 808b 	beq.w	80075ec <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d15e      	bne.n	800759c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074de:	4b09      	ldr	r3, [pc, #36]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a08      	ldr	r2, [pc, #32]	; (8007504 <HAL_RCC_OscConfig+0x4b8>)
 80074e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80074e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074ea:	f7fc fd83 	bl	8003ff4 <HAL_GetTick>
 80074ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074f0:	e00c      	b.n	800750c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074f2:	f7fc fd7f 	bl	8003ff4 <HAL_GetTick>
 80074f6:	4602      	mov	r2, r0
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	1ad3      	subs	r3, r2, r3
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d905      	bls.n	800750c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007500:	2303      	movs	r3, #3
 8007502:	e0b3      	b.n	800766c <HAL_RCC_OscConfig+0x620>
 8007504:	40021000 	.word	0x40021000
 8007508:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800750c:	4b59      	ldr	r3, [pc, #356]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1ec      	bne.n	80074f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007518:	4b56      	ldr	r3, [pc, #344]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 800751a:	68da      	ldr	r2, [r3, #12]
 800751c:	4b56      	ldr	r3, [pc, #344]	; (8007678 <HAL_RCC_OscConfig+0x62c>)
 800751e:	4013      	ands	r3, r2
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	6a11      	ldr	r1, [r2, #32]
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007528:	3a01      	subs	r2, #1
 800752a:	0112      	lsls	r2, r2, #4
 800752c:	4311      	orrs	r1, r2
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007532:	0212      	lsls	r2, r2, #8
 8007534:	4311      	orrs	r1, r2
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800753a:	0852      	lsrs	r2, r2, #1
 800753c:	3a01      	subs	r2, #1
 800753e:	0552      	lsls	r2, r2, #21
 8007540:	4311      	orrs	r1, r2
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007546:	0852      	lsrs	r2, r2, #1
 8007548:	3a01      	subs	r2, #1
 800754a:	0652      	lsls	r2, r2, #25
 800754c:	4311      	orrs	r1, r2
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007552:	06d2      	lsls	r2, r2, #27
 8007554:	430a      	orrs	r2, r1
 8007556:	4947      	ldr	r1, [pc, #284]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 8007558:	4313      	orrs	r3, r2
 800755a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800755c:	4b45      	ldr	r3, [pc, #276]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a44      	ldr	r2, [pc, #272]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 8007562:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007566:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007568:	4b42      	ldr	r3, [pc, #264]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	4a41      	ldr	r2, [pc, #260]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 800756e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007572:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007574:	f7fc fd3e 	bl	8003ff4 <HAL_GetTick>
 8007578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800757a:	e008      	b.n	800758e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800757c:	f7fc fd3a 	bl	8003ff4 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	2b02      	cmp	r3, #2
 8007588:	d901      	bls.n	800758e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e06e      	b.n	800766c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800758e:	4b39      	ldr	r3, [pc, #228]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0f0      	beq.n	800757c <HAL_RCC_OscConfig+0x530>
 800759a:	e066      	b.n	800766a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800759c:	4b35      	ldr	r3, [pc, #212]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a34      	ldr	r2, [pc, #208]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075a6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80075a8:	4b32      	ldr	r3, [pc, #200]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	4a31      	ldr	r2, [pc, #196]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075ae:	f023 0303 	bic.w	r3, r3, #3
 80075b2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80075b4:	4b2f      	ldr	r3, [pc, #188]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	4a2e      	ldr	r2, [pc, #184]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075ba:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80075be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075c4:	f7fc fd16 	bl	8003ff4 <HAL_GetTick>
 80075c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075ca:	e008      	b.n	80075de <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075cc:	f7fc fd12 	bl	8003ff4 <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d901      	bls.n	80075de <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e046      	b.n	800766c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075de:	4b25      	ldr	r3, [pc, #148]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1f0      	bne.n	80075cc <HAL_RCC_OscConfig+0x580>
 80075ea:	e03e      	b.n	800766a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	69db      	ldr	r3, [r3, #28]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d101      	bne.n	80075f8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e039      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80075f8:	4b1e      	ldr	r3, [pc, #120]	; (8007674 <HAL_RCC_OscConfig+0x628>)
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	f003 0203 	and.w	r2, r3, #3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	429a      	cmp	r2, r3
 800760a:	d12c      	bne.n	8007666 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007616:	3b01      	subs	r3, #1
 8007618:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800761a:	429a      	cmp	r2, r3
 800761c:	d123      	bne.n	8007666 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007628:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800762a:	429a      	cmp	r2, r3
 800762c:	d11b      	bne.n	8007666 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007638:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800763a:	429a      	cmp	r2, r3
 800763c:	d113      	bne.n	8007666 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007648:	085b      	lsrs	r3, r3, #1
 800764a:	3b01      	subs	r3, #1
 800764c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800764e:	429a      	cmp	r2, r3
 8007650:	d109      	bne.n	8007666 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800765c:	085b      	lsrs	r3, r3, #1
 800765e:	3b01      	subs	r3, #1
 8007660:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007662:	429a      	cmp	r2, r3
 8007664:	d001      	beq.n	800766a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e000      	b.n	800766c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3720      	adds	r7, #32
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	40021000 	.word	0x40021000
 8007678:	019f800c 	.word	0x019f800c

0800767c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b086      	sub	sp, #24
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007686:	2300      	movs	r3, #0
 8007688:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	e11e      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007694:	4b91      	ldr	r3, [pc, #580]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 030f 	and.w	r3, r3, #15
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d910      	bls.n	80076c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076a2:	4b8e      	ldr	r3, [pc, #568]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f023 020f 	bic.w	r2, r3, #15
 80076aa:	498c      	ldr	r1, [pc, #560]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076b2:	4b8a      	ldr	r3, [pc, #552]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 030f 	and.w	r3, r3, #15
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d001      	beq.n	80076c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e106      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 0301 	and.w	r3, r3, #1
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d073      	beq.n	80077b8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	2b03      	cmp	r3, #3
 80076d6:	d129      	bne.n	800772c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076d8:	4b81      	ldr	r3, [pc, #516]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0f4      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80076e8:	f000 f99c 	bl	8007a24 <RCC_GetSysClockFreqFromPLLSource>
 80076ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	4a7c      	ldr	r2, [pc, #496]	; (80078e4 <HAL_RCC_ClockConfig+0x268>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d93f      	bls.n	8007776 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80076f6:	4b7a      	ldr	r3, [pc, #488]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d009      	beq.n	8007716 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800770a:	2b00      	cmp	r3, #0
 800770c:	d033      	beq.n	8007776 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007712:	2b00      	cmp	r3, #0
 8007714:	d12f      	bne.n	8007776 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007716:	4b72      	ldr	r3, [pc, #456]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800771e:	4a70      	ldr	r2, [pc, #448]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007724:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007726:	2380      	movs	r3, #128	; 0x80
 8007728:	617b      	str	r3, [r7, #20]
 800772a:	e024      	b.n	8007776 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	2b02      	cmp	r3, #2
 8007732:	d107      	bne.n	8007744 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007734:	4b6a      	ldr	r3, [pc, #424]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800773c:	2b00      	cmp	r3, #0
 800773e:	d109      	bne.n	8007754 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e0c6      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007744:	4b66      	ldr	r3, [pc, #408]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e0be      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007754:	f000 f8ce 	bl	80078f4 <HAL_RCC_GetSysClockFreq>
 8007758:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	4a61      	ldr	r2, [pc, #388]	; (80078e4 <HAL_RCC_ClockConfig+0x268>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d909      	bls.n	8007776 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007762:	4b5f      	ldr	r3, [pc, #380]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800776a:	4a5d      	ldr	r2, [pc, #372]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 800776c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007770:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007772:	2380      	movs	r3, #128	; 0x80
 8007774:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007776:	4b5a      	ldr	r3, [pc, #360]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f023 0203 	bic.w	r2, r3, #3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	4957      	ldr	r1, [pc, #348]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007784:	4313      	orrs	r3, r2
 8007786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007788:	f7fc fc34 	bl	8003ff4 <HAL_GetTick>
 800778c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800778e:	e00a      	b.n	80077a6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007790:	f7fc fc30 	bl	8003ff4 <HAL_GetTick>
 8007794:	4602      	mov	r2, r0
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	f241 3288 	movw	r2, #5000	; 0x1388
 800779e:	4293      	cmp	r3, r2
 80077a0:	d901      	bls.n	80077a6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e095      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077a6:	4b4e      	ldr	r3, [pc, #312]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f003 020c 	and.w	r2, r3, #12
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d1eb      	bne.n	8007790 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d023      	beq.n	800780c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d005      	beq.n	80077dc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077d0:	4b43      	ldr	r3, [pc, #268]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	4a42      	ldr	r2, [pc, #264]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80077d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80077da:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0308 	and.w	r3, r3, #8
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d007      	beq.n	80077f8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80077e8:	4b3d      	ldr	r3, [pc, #244]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80077f0:	4a3b      	ldr	r2, [pc, #236]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80077f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80077f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077f8:	4b39      	ldr	r3, [pc, #228]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	4936      	ldr	r1, [pc, #216]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007806:	4313      	orrs	r3, r2
 8007808:	608b      	str	r3, [r1, #8]
 800780a:	e008      	b.n	800781e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	2b80      	cmp	r3, #128	; 0x80
 8007810:	d105      	bne.n	800781e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007812:	4b33      	ldr	r3, [pc, #204]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	4a32      	ldr	r2, [pc, #200]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007818:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800781c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800781e:	4b2f      	ldr	r3, [pc, #188]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 030f 	and.w	r3, r3, #15
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	429a      	cmp	r2, r3
 800782a:	d21d      	bcs.n	8007868 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800782c:	4b2b      	ldr	r3, [pc, #172]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f023 020f 	bic.w	r2, r3, #15
 8007834:	4929      	ldr	r1, [pc, #164]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	4313      	orrs	r3, r2
 800783a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800783c:	f7fc fbda 	bl	8003ff4 <HAL_GetTick>
 8007840:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007842:	e00a      	b.n	800785a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007844:	f7fc fbd6 	bl	8003ff4 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007852:	4293      	cmp	r3, r2
 8007854:	d901      	bls.n	800785a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e03b      	b.n	80078d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800785a:	4b20      	ldr	r3, [pc, #128]	; (80078dc <HAL_RCC_ClockConfig+0x260>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f003 030f 	and.w	r3, r3, #15
 8007862:	683a      	ldr	r2, [r7, #0]
 8007864:	429a      	cmp	r2, r3
 8007866:	d1ed      	bne.n	8007844 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0304 	and.w	r3, r3, #4
 8007870:	2b00      	cmp	r3, #0
 8007872:	d008      	beq.n	8007886 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007874:	4b1a      	ldr	r3, [pc, #104]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	4917      	ldr	r1, [pc, #92]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007882:	4313      	orrs	r3, r2
 8007884:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 0308 	and.w	r3, r3, #8
 800788e:	2b00      	cmp	r3, #0
 8007890:	d009      	beq.n	80078a6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007892:	4b13      	ldr	r3, [pc, #76]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	00db      	lsls	r3, r3, #3
 80078a0:	490f      	ldr	r1, [pc, #60]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80078a6:	f000 f825 	bl	80078f4 <HAL_RCC_GetSysClockFreq>
 80078aa:	4602      	mov	r2, r0
 80078ac:	4b0c      	ldr	r3, [pc, #48]	; (80078e0 <HAL_RCC_ClockConfig+0x264>)
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	091b      	lsrs	r3, r3, #4
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	490c      	ldr	r1, [pc, #48]	; (80078e8 <HAL_RCC_ClockConfig+0x26c>)
 80078b8:	5ccb      	ldrb	r3, [r1, r3]
 80078ba:	f003 031f 	and.w	r3, r3, #31
 80078be:	fa22 f303 	lsr.w	r3, r2, r3
 80078c2:	4a0a      	ldr	r2, [pc, #40]	; (80078ec <HAL_RCC_ClockConfig+0x270>)
 80078c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80078c6:	4b0a      	ldr	r3, [pc, #40]	; (80078f0 <HAL_RCC_ClockConfig+0x274>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fc fb46 	bl	8003f5c <HAL_InitTick>
 80078d0:	4603      	mov	r3, r0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3718      	adds	r7, #24
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	40022000 	.word	0x40022000
 80078e0:	40021000 	.word	0x40021000
 80078e4:	04c4b400 	.word	0x04c4b400
 80078e8:	0800dcf8 	.word	0x0800dcf8
 80078ec:	20000000 	.word	0x20000000
 80078f0:	20000004 	.word	0x20000004

080078f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80078fa:	4b2c      	ldr	r3, [pc, #176]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f003 030c 	and.w	r3, r3, #12
 8007902:	2b04      	cmp	r3, #4
 8007904:	d102      	bne.n	800790c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007906:	4b2a      	ldr	r3, [pc, #168]	; (80079b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007908:	613b      	str	r3, [r7, #16]
 800790a:	e047      	b.n	800799c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800790c:	4b27      	ldr	r3, [pc, #156]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f003 030c 	and.w	r3, r3, #12
 8007914:	2b08      	cmp	r3, #8
 8007916:	d102      	bne.n	800791e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007918:	4b25      	ldr	r3, [pc, #148]	; (80079b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800791a:	613b      	str	r3, [r7, #16]
 800791c:	e03e      	b.n	800799c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800791e:	4b23      	ldr	r3, [pc, #140]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 030c 	and.w	r3, r3, #12
 8007926:	2b0c      	cmp	r3, #12
 8007928:	d136      	bne.n	8007998 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800792a:	4b20      	ldr	r3, [pc, #128]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007934:	4b1d      	ldr	r3, [pc, #116]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	091b      	lsrs	r3, r3, #4
 800793a:	f003 030f 	and.w	r3, r3, #15
 800793e:	3301      	adds	r3, #1
 8007940:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2b03      	cmp	r3, #3
 8007946:	d10c      	bne.n	8007962 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007948:	4a19      	ldr	r2, [pc, #100]	; (80079b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007950:	4a16      	ldr	r2, [pc, #88]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8007952:	68d2      	ldr	r2, [r2, #12]
 8007954:	0a12      	lsrs	r2, r2, #8
 8007956:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800795a:	fb02 f303 	mul.w	r3, r2, r3
 800795e:	617b      	str	r3, [r7, #20]
      break;
 8007960:	e00c      	b.n	800797c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007962:	4a13      	ldr	r2, [pc, #76]	; (80079b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	fbb2 f3f3 	udiv	r3, r2, r3
 800796a:	4a10      	ldr	r2, [pc, #64]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800796c:	68d2      	ldr	r2, [r2, #12]
 800796e:	0a12      	lsrs	r2, r2, #8
 8007970:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007974:	fb02 f303 	mul.w	r3, r2, r3
 8007978:	617b      	str	r3, [r7, #20]
      break;
 800797a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800797c:	4b0b      	ldr	r3, [pc, #44]	; (80079ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	0e5b      	lsrs	r3, r3, #25
 8007982:	f003 0303 	and.w	r3, r3, #3
 8007986:	3301      	adds	r3, #1
 8007988:	005b      	lsls	r3, r3, #1
 800798a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800798c:	697a      	ldr	r2, [r7, #20]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	fbb2 f3f3 	udiv	r3, r2, r3
 8007994:	613b      	str	r3, [r7, #16]
 8007996:	e001      	b.n	800799c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800799c:	693b      	ldr	r3, [r7, #16]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	371c      	adds	r7, #28
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	40021000 	.word	0x40021000
 80079b0:	00f42400 	.word	0x00f42400

080079b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079b4:	b480      	push	{r7}
 80079b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079b8:	4b03      	ldr	r3, [pc, #12]	; (80079c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80079ba:	681b      	ldr	r3, [r3, #0]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	20000000 	.word	0x20000000

080079cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80079d0:	f7ff fff0 	bl	80079b4 <HAL_RCC_GetHCLKFreq>
 80079d4:	4602      	mov	r2, r0
 80079d6:	4b06      	ldr	r3, [pc, #24]	; (80079f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	0a1b      	lsrs	r3, r3, #8
 80079dc:	f003 0307 	and.w	r3, r3, #7
 80079e0:	4904      	ldr	r1, [pc, #16]	; (80079f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80079e2:	5ccb      	ldrb	r3, [r1, r3]
 80079e4:	f003 031f 	and.w	r3, r3, #31
 80079e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	40021000 	.word	0x40021000
 80079f4:	0800dd08 	.word	0x0800dd08

080079f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80079fc:	f7ff ffda 	bl	80079b4 <HAL_RCC_GetHCLKFreq>
 8007a00:	4602      	mov	r2, r0
 8007a02:	4b06      	ldr	r3, [pc, #24]	; (8007a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	0adb      	lsrs	r3, r3, #11
 8007a08:	f003 0307 	and.w	r3, r3, #7
 8007a0c:	4904      	ldr	r1, [pc, #16]	; (8007a20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007a0e:	5ccb      	ldrb	r3, [r1, r3]
 8007a10:	f003 031f 	and.w	r3, r3, #31
 8007a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	0800dd08 	.word	0x0800dd08

08007a24 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b087      	sub	sp, #28
 8007a28:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a2a:	4b1e      	ldr	r3, [pc, #120]	; (8007aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a34:	4b1b      	ldr	r3, [pc, #108]	; (8007aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	091b      	lsrs	r3, r3, #4
 8007a3a:	f003 030f 	and.w	r3, r3, #15
 8007a3e:	3301      	adds	r3, #1
 8007a40:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	2b03      	cmp	r3, #3
 8007a46:	d10c      	bne.n	8007a62 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a48:	4a17      	ldr	r2, [pc, #92]	; (8007aa8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a50:	4a14      	ldr	r2, [pc, #80]	; (8007aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a52:	68d2      	ldr	r2, [r2, #12]
 8007a54:	0a12      	lsrs	r2, r2, #8
 8007a56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007a5a:	fb02 f303 	mul.w	r3, r2, r3
 8007a5e:	617b      	str	r3, [r7, #20]
    break;
 8007a60:	e00c      	b.n	8007a7c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a62:	4a11      	ldr	r2, [pc, #68]	; (8007aa8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a6a:	4a0e      	ldr	r2, [pc, #56]	; (8007aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a6c:	68d2      	ldr	r2, [r2, #12]
 8007a6e:	0a12      	lsrs	r2, r2, #8
 8007a70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007a74:	fb02 f303 	mul.w	r3, r2, r3
 8007a78:	617b      	str	r3, [r7, #20]
    break;
 8007a7a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a7c:	4b09      	ldr	r3, [pc, #36]	; (8007aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	0e5b      	lsrs	r3, r3, #25
 8007a82:	f003 0303 	and.w	r3, r3, #3
 8007a86:	3301      	adds	r3, #1
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a94:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007a96:	687b      	ldr	r3, [r7, #4]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	371c      	adds	r7, #28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr
 8007aa4:	40021000 	.word	0x40021000
 8007aa8:	00f42400 	.word	0x00f42400

08007aac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007ab8:	2300      	movs	r3, #0
 8007aba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 8098 	beq.w	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007aca:	2300      	movs	r3, #0
 8007acc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ace:	4b43      	ldr	r3, [pc, #268]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10d      	bne.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ada:	4b40      	ldr	r3, [pc, #256]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ade:	4a3f      	ldr	r2, [pc, #252]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8007ae6:	4b3d      	ldr	r3, [pc, #244]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aee:	60bb      	str	r3, [r7, #8]
 8007af0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007af2:	2301      	movs	r3, #1
 8007af4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007af6:	4b3a      	ldr	r3, [pc, #232]	; (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a39      	ldr	r2, [pc, #228]	; (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b02:	f7fc fa77 	bl	8003ff4 <HAL_GetTick>
 8007b06:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b08:	e009      	b.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b0a:	f7fc fa73 	bl	8003ff4 <HAL_GetTick>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d902      	bls.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	74fb      	strb	r3, [r7, #19]
        break;
 8007b1c:	e005      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b1e:	4b30      	ldr	r3, [pc, #192]	; (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d0ef      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007b2a:	7cfb      	ldrb	r3, [r7, #19]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d159      	bne.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007b30:	4b2a      	ldr	r3, [pc, #168]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b3a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d01e      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d019      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007b4c:	4b23      	ldr	r3, [pc, #140]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007b58:	4b20      	ldr	r3, [pc, #128]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b5e:	4a1f      	ldr	r2, [pc, #124]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b68:	4b1c      	ldr	r3, [pc, #112]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b6e:	4a1b      	ldr	r2, [pc, #108]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007b78:	4a18      	ldr	r2, [pc, #96]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f003 0301 	and.w	r3, r3, #1
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d016      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8a:	f7fc fa33 	bl	8003ff4 <HAL_GetTick>
 8007b8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b90:	e00b      	b.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b92:	f7fc fa2f 	bl	8003ff4 <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d902      	bls.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	74fb      	strb	r3, [r7, #19]
            break;
 8007ba8:	e006      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007baa:	4b0c      	ldr	r3, [pc, #48]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bb0:	f003 0302 	and.w	r3, r3, #2
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d0ec      	beq.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007bb8:	7cfb      	ldrb	r3, [r7, #19]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10b      	bne.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bbe:	4b07      	ldr	r3, [pc, #28]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bcc:	4903      	ldr	r1, [pc, #12]	; (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007bd4:	e008      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007bd6:	7cfb      	ldrb	r3, [r7, #19]
 8007bd8:	74bb      	strb	r3, [r7, #18]
 8007bda:	e005      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007bdc:	40021000 	.word	0x40021000
 8007be0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007be4:	7cfb      	ldrb	r3, [r7, #19]
 8007be6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007be8:	7c7b      	ldrb	r3, [r7, #17]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d105      	bne.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bee:	4ba7      	ldr	r3, [pc, #668]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf2:	4aa6      	ldr	r2, [pc, #664]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bf8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c06:	4ba1      	ldr	r3, [pc, #644]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c0c:	f023 0203 	bic.w	r2, r3, #3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	499d      	ldr	r1, [pc, #628]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c16:	4313      	orrs	r3, r2
 8007c18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c28:	4b98      	ldr	r3, [pc, #608]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c2e:	f023 020c 	bic.w	r2, r3, #12
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	4995      	ldr	r1, [pc, #596]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 0304 	and.w	r3, r3, #4
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c4a:	4b90      	ldr	r3, [pc, #576]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c50:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	498c      	ldr	r1, [pc, #560]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0308 	and.w	r3, r3, #8
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007c6c:	4b87      	ldr	r3, [pc, #540]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c72:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	4984      	ldr	r1, [pc, #528]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0310 	and.w	r3, r3, #16
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c8e:	4b7f      	ldr	r3, [pc, #508]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	695b      	ldr	r3, [r3, #20]
 8007c9c:	497b      	ldr	r1, [pc, #492]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0320 	and.w	r3, r3, #32
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d00a      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007cb0:	4b76      	ldr	r3, [pc, #472]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cb6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	4973      	ldr	r1, [pc, #460]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007cd2:	4b6e      	ldr	r3, [pc, #440]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cd8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	69db      	ldr	r3, [r3, #28]
 8007ce0:	496a      	ldr	r1, [pc, #424]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00a      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007cf4:	4b65      	ldr	r3, [pc, #404]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cfa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	4962      	ldr	r1, [pc, #392]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00a      	beq.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d16:	4b5d      	ldr	r3, [pc, #372]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d24:	4959      	ldr	r1, [pc, #356]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00a      	beq.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d38:	4b54      	ldr	r3, [pc, #336]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d3e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d46:	4951      	ldr	r1, [pc, #324]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d015      	beq.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d5a:	4b4c      	ldr	r3, [pc, #304]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d60:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d68:	4948      	ldr	r1, [pc, #288]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d78:	d105      	bne.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d7a:	4b44      	ldr	r3, [pc, #272]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d7c:	68db      	ldr	r3, [r3, #12]
 8007d7e:	4a43      	ldr	r2, [pc, #268]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d84:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d015      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007d92:	4b3e      	ldr	r3, [pc, #248]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da0:	493a      	ldr	r1, [pc, #232]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007da2:	4313      	orrs	r3, r2
 8007da4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007db0:	d105      	bne.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007db2:	4b36      	ldr	r3, [pc, #216]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	4a35      	ldr	r2, [pc, #212]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007db8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007dbc:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d015      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007dca:	4b30      	ldr	r3, [pc, #192]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dd0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd8:	492c      	ldr	r1, [pc, #176]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007de8:	d105      	bne.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007dea:	4b28      	ldr	r3, [pc, #160]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	4a27      	ldr	r2, [pc, #156]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007df0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007df4:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d015      	beq.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e02:	4b22      	ldr	r3, [pc, #136]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e08:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e10:	491e      	ldr	r1, [pc, #120]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e12:	4313      	orrs	r3, r2
 8007e14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e20:	d105      	bne.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e22:	4b1a      	ldr	r3, [pc, #104]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	4a19      	ldr	r2, [pc, #100]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e2c:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d015      	beq.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e3a:	4b14      	ldr	r3, [pc, #80]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e40:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e48:	4910      	ldr	r1, [pc, #64]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e58:	d105      	bne.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e5a:	4b0c      	ldr	r3, [pc, #48]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	4a0b      	ldr	r2, [pc, #44]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e64:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d018      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007e72:	4b06      	ldr	r3, [pc, #24]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e78:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e80:	4902      	ldr	r1, [pc, #8]	; (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e82:	4313      	orrs	r3, r2
 8007e84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	e001      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007e8c:	40021000 	.word	0x40021000
 8007e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e96:	d105      	bne.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007e98:	4b21      	ldr	r3, [pc, #132]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	4a20      	ldr	r2, [pc, #128]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ea2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d015      	beq.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007eb0:	4b1b      	ldr	r3, [pc, #108]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007eb6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ebe:	4918      	ldr	r1, [pc, #96]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ece:	d105      	bne.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ed0:	4b13      	ldr	r3, [pc, #76]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	4a12      	ldr	r2, [pc, #72]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007eda:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d015      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007ee8:	4b0d      	ldr	r3, [pc, #52]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007eee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ef6:	490a      	ldr	r1, [pc, #40]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f06:	d105      	bne.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f08:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	4a04      	ldr	r2, [pc, #16]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007f0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007f14:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	40021000 	.word	0x40021000

08007f24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e09d      	b.n	8008072 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d108      	bne.n	8007f50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f46:	d009      	beq.n	8007f5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	61da      	str	r2, [r3, #28]
 8007f4e:	e005      	b.n	8007f5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d106      	bne.n	8007f7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f7fb fb04 	bl	8003584 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2202      	movs	r2, #2
 8007f80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f9c:	d902      	bls.n	8007fa4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60fb      	str	r3, [r7, #12]
 8007fa2:	e002      	b.n	8007faa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007fa8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007fb2:	d007      	beq.n	8007fc4 <HAL_SPI_Init+0xa0>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007fbc:	d002      	beq.n	8007fc4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	f003 0302 	and.w	r3, r3, #2
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	695b      	ldr	r3, [r3, #20]
 8007fe4:	f003 0301 	and.w	r3, r3, #1
 8007fe8:	431a      	orrs	r2, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	699b      	ldr	r3, [r3, #24]
 8007fee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ff2:	431a      	orrs	r2, r3
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	69db      	ldr	r3, [r3, #28]
 8007ff8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007ffc:	431a      	orrs	r2, r3
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a1b      	ldr	r3, [r3, #32]
 8008002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008006:	ea42 0103 	orr.w	r1, r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800800e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	430a      	orrs	r2, r1
 8008018:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	699b      	ldr	r3, [r3, #24]
 800801e:	0c1b      	lsrs	r3, r3, #16
 8008020:	f003 0204 	and.w	r2, r3, #4
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008028:	f003 0310 	and.w	r3, r3, #16
 800802c:	431a      	orrs	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008032:	f003 0308 	and.w	r3, r3, #8
 8008036:	431a      	orrs	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008040:	ea42 0103 	orr.w	r1, r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	430a      	orrs	r2, r1
 8008050:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	69da      	ldr	r2, [r3, #28]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008060:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800807a:	b580      	push	{r7, lr}
 800807c:	b088      	sub	sp, #32
 800807e:	af00      	add	r7, sp, #0
 8008080:	60f8      	str	r0, [r7, #12]
 8008082:	60b9      	str	r1, [r7, #8]
 8008084:	603b      	str	r3, [r7, #0]
 8008086:	4613      	mov	r3, r2
 8008088:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800808a:	2300      	movs	r3, #0
 800808c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008094:	2b01      	cmp	r3, #1
 8008096:	d101      	bne.n	800809c <HAL_SPI_Transmit+0x22>
 8008098:	2302      	movs	r3, #2
 800809a:	e158      	b.n	800834e <HAL_SPI_Transmit+0x2d4>
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080a4:	f7fb ffa6 	bl	8003ff4 <HAL_GetTick>
 80080a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80080aa:	88fb      	ldrh	r3, [r7, #6]
 80080ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d002      	beq.n	80080c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80080ba:	2302      	movs	r3, #2
 80080bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80080be:	e13d      	b.n	800833c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d002      	beq.n	80080cc <HAL_SPI_Transmit+0x52>
 80080c6:	88fb      	ldrh	r3, [r7, #6]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d102      	bne.n	80080d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80080d0:	e134      	b.n	800833c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2203      	movs	r2, #3
 80080d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	68ba      	ldr	r2, [r7, #8]
 80080e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	88fa      	ldrh	r2, [r7, #6]
 80080ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	88fa      	ldrh	r2, [r7, #6]
 80080f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2200      	movs	r2, #0
 8008104:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800811c:	d10f      	bne.n	800813e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800812c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800813c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008148:	2b40      	cmp	r3, #64	; 0x40
 800814a:	d007      	beq.n	800815c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800815a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008164:	d94b      	bls.n	80081fe <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d002      	beq.n	8008174 <HAL_SPI_Transmit+0xfa>
 800816e:	8afb      	ldrh	r3, [r7, #22]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d13e      	bne.n	80081f2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008178:	881a      	ldrh	r2, [r3, #0]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008184:	1c9a      	adds	r2, r3, #2
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800818e:	b29b      	uxth	r3, r3
 8008190:	3b01      	subs	r3, #1
 8008192:	b29a      	uxth	r2, r3
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008198:	e02b      	b.n	80081f2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f003 0302 	and.w	r3, r3, #2
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d112      	bne.n	80081ce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ac:	881a      	ldrh	r2, [r3, #0]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b8:	1c9a      	adds	r2, r3, #2
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	3b01      	subs	r3, #1
 80081c6:	b29a      	uxth	r2, r3
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80081cc:	e011      	b.n	80081f2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081ce:	f7fb ff11 	bl	8003ff4 <HAL_GetTick>
 80081d2:	4602      	mov	r2, r0
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	683a      	ldr	r2, [r7, #0]
 80081da:	429a      	cmp	r2, r3
 80081dc:	d803      	bhi.n	80081e6 <HAL_SPI_Transmit+0x16c>
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e4:	d102      	bne.n	80081ec <HAL_SPI_Transmit+0x172>
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d102      	bne.n	80081f2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80081f0:	e0a4      	b.n	800833c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1ce      	bne.n	800819a <HAL_SPI_Transmit+0x120>
 80081fc:	e07c      	b.n	80082f8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d002      	beq.n	800820c <HAL_SPI_Transmit+0x192>
 8008206:	8afb      	ldrh	r3, [r7, #22]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d170      	bne.n	80082ee <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008210:	b29b      	uxth	r3, r3
 8008212:	2b01      	cmp	r3, #1
 8008214:	d912      	bls.n	800823c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800821a:	881a      	ldrh	r2, [r3, #0]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008226:	1c9a      	adds	r2, r3, #2
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008230:	b29b      	uxth	r3, r3
 8008232:	3b02      	subs	r3, #2
 8008234:	b29a      	uxth	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	87da      	strh	r2, [r3, #62]	; 0x3e
 800823a:	e058      	b.n	80082ee <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	330c      	adds	r3, #12
 8008246:	7812      	ldrb	r2, [r2, #0]
 8008248:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824e:	1c5a      	adds	r2, r3, #1
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008258:	b29b      	uxth	r3, r3
 800825a:	3b01      	subs	r3, #1
 800825c:	b29a      	uxth	r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008262:	e044      	b.n	80082ee <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	f003 0302 	and.w	r3, r3, #2
 800826e:	2b02      	cmp	r3, #2
 8008270:	d12b      	bne.n	80082ca <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008276:	b29b      	uxth	r3, r3
 8008278:	2b01      	cmp	r3, #1
 800827a:	d912      	bls.n	80082a2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008280:	881a      	ldrh	r2, [r3, #0]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828c:	1c9a      	adds	r2, r3, #2
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008296:	b29b      	uxth	r3, r3
 8008298:	3b02      	subs	r3, #2
 800829a:	b29a      	uxth	r2, r3
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80082a0:	e025      	b.n	80082ee <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	330c      	adds	r3, #12
 80082ac:	7812      	ldrb	r2, [r2, #0]
 80082ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082b4:	1c5a      	adds	r2, r3, #1
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082be:	b29b      	uxth	r3, r3
 80082c0:	3b01      	subs	r3, #1
 80082c2:	b29a      	uxth	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80082c8:	e011      	b.n	80082ee <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082ca:	f7fb fe93 	bl	8003ff4 <HAL_GetTick>
 80082ce:	4602      	mov	r2, r0
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	1ad3      	subs	r3, r2, r3
 80082d4:	683a      	ldr	r2, [r7, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d803      	bhi.n	80082e2 <HAL_SPI_Transmit+0x268>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e0:	d102      	bne.n	80082e8 <HAL_SPI_Transmit+0x26e>
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d102      	bne.n	80082ee <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80082e8:	2303      	movs	r3, #3
 80082ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80082ec:	e026      	b.n	800833c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1b5      	bne.n	8008264 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80082f8:	69ba      	ldr	r2, [r7, #24]
 80082fa:	6839      	ldr	r1, [r7, #0]
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f000 fce3 	bl	8008cc8 <SPI_EndRxTxTransaction>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2220      	movs	r2, #32
 800830c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10a      	bne.n	800832c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008316:	2300      	movs	r3, #0
 8008318:	613b      	str	r3, [r7, #16]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	613b      	str	r3, [r7, #16]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	613b      	str	r3, [r7, #16]
 800832a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008330:	2b00      	cmp	r3, #0
 8008332:	d002      	beq.n	800833a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	77fb      	strb	r3, [r7, #31]
 8008338:	e000      	b.n	800833c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800833a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800834c:	7ffb      	ldrb	r3, [r7, #31]
}
 800834e:	4618      	mov	r0, r3
 8008350:	3720      	adds	r7, #32
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b088      	sub	sp, #32
 800835a:	af02      	add	r7, sp, #8
 800835c:	60f8      	str	r0, [r7, #12]
 800835e:	60b9      	str	r1, [r7, #8]
 8008360:	603b      	str	r3, [r7, #0]
 8008362:	4613      	mov	r3, r2
 8008364:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008366:	2300      	movs	r3, #0
 8008368:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008372:	d112      	bne.n	800839a <HAL_SPI_Receive+0x44>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10e      	bne.n	800839a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2204      	movs	r2, #4
 8008380:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008384:	88fa      	ldrh	r2, [r7, #6]
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	4613      	mov	r3, r2
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	68b9      	ldr	r1, [r7, #8]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f000 f910 	bl	80085b6 <HAL_SPI_TransmitReceive>
 8008396:	4603      	mov	r3, r0
 8008398:	e109      	b.n	80085ae <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d101      	bne.n	80083a8 <HAL_SPI_Receive+0x52>
 80083a4:	2302      	movs	r3, #2
 80083a6:	e102      	b.n	80085ae <HAL_SPI_Receive+0x258>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083b0:	f7fb fe20 	bl	8003ff4 <HAL_GetTick>
 80083b4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d002      	beq.n	80083c8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80083c2:	2302      	movs	r3, #2
 80083c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80083c6:	e0e9      	b.n	800859c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d002      	beq.n	80083d4 <HAL_SPI_Receive+0x7e>
 80083ce:	88fb      	ldrh	r3, [r7, #6]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d102      	bne.n	80083da <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80083d8:	e0e0      	b.n	800859c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2204      	movs	r2, #4
 80083de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	68ba      	ldr	r2, [r7, #8]
 80083ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	88fa      	ldrh	r2, [r7, #6]
 80083f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	88fa      	ldrh	r2, [r7, #6]
 80083fa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2200      	movs	r2, #0
 800840e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008424:	d908      	bls.n	8008438 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008434:	605a      	str	r2, [r3, #4]
 8008436:	e007      	b.n	8008448 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	685a      	ldr	r2, [r3, #4]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008446:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008450:	d10f      	bne.n	8008472 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008460:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008470:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800847c:	2b40      	cmp	r3, #64	; 0x40
 800847e:	d007      	beq.n	8008490 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800848e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008498:	d867      	bhi.n	800856a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800849a:	e030      	b.n	80084fe <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d117      	bne.n	80084da <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f103 020c 	add.w	r2, r3, #12
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b6:	7812      	ldrb	r2, [r2, #0]
 80084b8:	b2d2      	uxtb	r2, r2
 80084ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	3b01      	subs	r3, #1
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80084d8:	e011      	b.n	80084fe <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084da:	f7fb fd8b 	bl	8003ff4 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	683a      	ldr	r2, [r7, #0]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d803      	bhi.n	80084f2 <HAL_SPI_Receive+0x19c>
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f0:	d102      	bne.n	80084f8 <HAL_SPI_Receive+0x1a2>
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d102      	bne.n	80084fe <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80084f8:	2303      	movs	r3, #3
 80084fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80084fc:	e04e      	b.n	800859c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008504:	b29b      	uxth	r3, r3
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1c8      	bne.n	800849c <HAL_SPI_Receive+0x146>
 800850a:	e034      	b.n	8008576 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	f003 0301 	and.w	r3, r3, #1
 8008516:	2b01      	cmp	r3, #1
 8008518:	d115      	bne.n	8008546 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68da      	ldr	r2, [r3, #12]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008524:	b292      	uxth	r2, r2
 8008526:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852c:	1c9a      	adds	r2, r3, #2
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008538:	b29b      	uxth	r3, r3
 800853a:	3b01      	subs	r3, #1
 800853c:	b29a      	uxth	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008544:	e011      	b.n	800856a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008546:	f7fb fd55 	bl	8003ff4 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	429a      	cmp	r2, r3
 8008554:	d803      	bhi.n	800855e <HAL_SPI_Receive+0x208>
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800855c:	d102      	bne.n	8008564 <HAL_SPI_Receive+0x20e>
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d102      	bne.n	800856a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008564:	2303      	movs	r3, #3
 8008566:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008568:	e018      	b.n	800859c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008570:	b29b      	uxth	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1ca      	bne.n	800850c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	6839      	ldr	r1, [r7, #0]
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f000 fb4c 	bl	8008c18 <SPI_EndRxTransaction>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d002      	beq.n	800858c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2220      	movs	r2, #32
 800858a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008590:	2b00      	cmp	r3, #0
 8008592:	d002      	beq.n	800859a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	75fb      	strb	r3, [r7, #23]
 8008598:	e000      	b.n	800859c <HAL_SPI_Receive+0x246>
  }

error :
 800859a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80085ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3718      	adds	r7, #24
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b08a      	sub	sp, #40	; 0x28
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	60f8      	str	r0, [r7, #12]
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	607a      	str	r2, [r7, #4]
 80085c2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80085c4:	2301      	movs	r3, #1
 80085c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80085c8:	2300      	movs	r3, #0
 80085ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d101      	bne.n	80085dc <HAL_SPI_TransmitReceive+0x26>
 80085d8:	2302      	movs	r3, #2
 80085da:	e1fb      	b.n	80089d4 <HAL_SPI_TransmitReceive+0x41e>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2201      	movs	r2, #1
 80085e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085e4:	f7fb fd06 	bl	8003ff4 <HAL_GetTick>
 80085e8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80085f0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80085f8:	887b      	ldrh	r3, [r7, #2]
 80085fa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80085fc:	887b      	ldrh	r3, [r7, #2]
 80085fe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008600:	7efb      	ldrb	r3, [r7, #27]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d00e      	beq.n	8008624 <HAL_SPI_TransmitReceive+0x6e>
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800860c:	d106      	bne.n	800861c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d102      	bne.n	800861c <HAL_SPI_TransmitReceive+0x66>
 8008616:	7efb      	ldrb	r3, [r7, #27]
 8008618:	2b04      	cmp	r3, #4
 800861a:	d003      	beq.n	8008624 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800861c:	2302      	movs	r3, #2
 800861e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008622:	e1cd      	b.n	80089c0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <HAL_SPI_TransmitReceive+0x80>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <HAL_SPI_TransmitReceive+0x80>
 8008630:	887b      	ldrh	r3, [r7, #2]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d103      	bne.n	800863e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800863c:	e1c0      	b.n	80089c0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b04      	cmp	r3, #4
 8008648:	d003      	beq.n	8008652 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2205      	movs	r2, #5
 800864e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2200      	movs	r2, #0
 8008656:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	887a      	ldrh	r2, [r7, #2]
 8008662:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	887a      	ldrh	r2, [r7, #2]
 800866a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	68ba      	ldr	r2, [r7, #8]
 8008672:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	887a      	ldrh	r2, [r7, #2]
 8008678:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	887a      	ldrh	r2, [r7, #2]
 800867e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2200      	movs	r2, #0
 800868a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008694:	d802      	bhi.n	800869c <HAL_SPI_TransmitReceive+0xe6>
 8008696:	8a3b      	ldrh	r3, [r7, #16]
 8008698:	2b01      	cmp	r3, #1
 800869a:	d908      	bls.n	80086ae <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	685a      	ldr	r2, [r3, #4]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80086aa:	605a      	str	r2, [r3, #4]
 80086ac:	e007      	b.n	80086be <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	685a      	ldr	r2, [r3, #4]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086bc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c8:	2b40      	cmp	r3, #64	; 0x40
 80086ca:	d007      	beq.n	80086dc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086e4:	d97c      	bls.n	80087e0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d002      	beq.n	80086f4 <HAL_SPI_TransmitReceive+0x13e>
 80086ee:	8a7b      	ldrh	r3, [r7, #18]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d169      	bne.n	80087c8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f8:	881a      	ldrh	r2, [r3, #0]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008704:	1c9a      	adds	r2, r3, #2
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800870e:	b29b      	uxth	r3, r3
 8008710:	3b01      	subs	r3, #1
 8008712:	b29a      	uxth	r2, r3
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008718:	e056      	b.n	80087c8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	f003 0302 	and.w	r3, r3, #2
 8008724:	2b02      	cmp	r3, #2
 8008726:	d11b      	bne.n	8008760 <HAL_SPI_TransmitReceive+0x1aa>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800872c:	b29b      	uxth	r3, r3
 800872e:	2b00      	cmp	r3, #0
 8008730:	d016      	beq.n	8008760 <HAL_SPI_TransmitReceive+0x1aa>
 8008732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008734:	2b01      	cmp	r3, #1
 8008736:	d113      	bne.n	8008760 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800873c:	881a      	ldrh	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008748:	1c9a      	adds	r2, r3, #2
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008752:	b29b      	uxth	r3, r3
 8008754:	3b01      	subs	r3, #1
 8008756:	b29a      	uxth	r2, r3
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800875c:	2300      	movs	r3, #0
 800875e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	2b01      	cmp	r3, #1
 800876c:	d11c      	bne.n	80087a8 <HAL_SPI_TransmitReceive+0x1f2>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008774:	b29b      	uxth	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d016      	beq.n	80087a8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	68da      	ldr	r2, [r3, #12]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008784:	b292      	uxth	r2, r2
 8008786:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878c:	1c9a      	adds	r2, r3, #2
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008798:	b29b      	uxth	r3, r3
 800879a:	3b01      	subs	r3, #1
 800879c:	b29a      	uxth	r2, r3
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80087a4:	2301      	movs	r3, #1
 80087a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80087a8:	f7fb fc24 	bl	8003ff4 <HAL_GetTick>
 80087ac:	4602      	mov	r2, r0
 80087ae:	69fb      	ldr	r3, [r7, #28]
 80087b0:	1ad3      	subs	r3, r2, r3
 80087b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d807      	bhi.n	80087c8 <HAL_SPI_TransmitReceive+0x212>
 80087b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087be:	d003      	beq.n	80087c8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80087c6:	e0fb      	b.n	80089c0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1a3      	bne.n	800871a <HAL_SPI_TransmitReceive+0x164>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087d8:	b29b      	uxth	r3, r3
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d19d      	bne.n	800871a <HAL_SPI_TransmitReceive+0x164>
 80087de:	e0df      	b.n	80089a0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d003      	beq.n	80087f0 <HAL_SPI_TransmitReceive+0x23a>
 80087e8:	8a7b      	ldrh	r3, [r7, #18]
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	f040 80cb 	bne.w	8008986 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d912      	bls.n	8008820 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fe:	881a      	ldrh	r2, [r3, #0]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880a:	1c9a      	adds	r2, r3, #2
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008814:	b29b      	uxth	r3, r3
 8008816:	3b02      	subs	r3, #2
 8008818:	b29a      	uxth	r2, r3
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800881e:	e0b2      	b.n	8008986 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	330c      	adds	r3, #12
 800882a:	7812      	ldrb	r2, [r2, #0]
 800882c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008832:	1c5a      	adds	r2, r3, #1
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800883c:	b29b      	uxth	r3, r3
 800883e:	3b01      	subs	r3, #1
 8008840:	b29a      	uxth	r2, r3
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008846:	e09e      	b.n	8008986 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	f003 0302 	and.w	r3, r3, #2
 8008852:	2b02      	cmp	r3, #2
 8008854:	d134      	bne.n	80088c0 <HAL_SPI_TransmitReceive+0x30a>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800885a:	b29b      	uxth	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	d02f      	beq.n	80088c0 <HAL_SPI_TransmitReceive+0x30a>
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	2b01      	cmp	r3, #1
 8008864:	d12c      	bne.n	80088c0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800886a:	b29b      	uxth	r3, r3
 800886c:	2b01      	cmp	r3, #1
 800886e:	d912      	bls.n	8008896 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008874:	881a      	ldrh	r2, [r3, #0]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008880:	1c9a      	adds	r2, r3, #2
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800888a:	b29b      	uxth	r3, r3
 800888c:	3b02      	subs	r3, #2
 800888e:	b29a      	uxth	r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008894:	e012      	b.n	80088bc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	330c      	adds	r3, #12
 80088a0:	7812      	ldrb	r2, [r2, #0]
 80088a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a8:	1c5a      	adds	r2, r3, #1
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	3b01      	subs	r3, #1
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80088bc:	2300      	movs	r3, #0
 80088be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d148      	bne.n	8008960 <HAL_SPI_TransmitReceive+0x3aa>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d042      	beq.n	8008960 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d923      	bls.n	800892e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68da      	ldr	r2, [r3, #12]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f0:	b292      	uxth	r2, r2
 80088f2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f8:	1c9a      	adds	r2, r3, #2
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008904:	b29b      	uxth	r3, r3
 8008906:	3b02      	subs	r3, #2
 8008908:	b29a      	uxth	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008916:	b29b      	uxth	r3, r3
 8008918:	2b01      	cmp	r3, #1
 800891a:	d81f      	bhi.n	800895c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	685a      	ldr	r2, [r3, #4]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800892a:	605a      	str	r2, [r3, #4]
 800892c:	e016      	b.n	800895c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f103 020c 	add.w	r2, r3, #12
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800893a:	7812      	ldrb	r2, [r2, #0]
 800893c:	b2d2      	uxtb	r2, r2
 800893e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008944:	1c5a      	adds	r2, r3, #1
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008950:	b29b      	uxth	r3, r3
 8008952:	3b01      	subs	r3, #1
 8008954:	b29a      	uxth	r2, r3
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800895c:	2301      	movs	r3, #1
 800895e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008960:	f7fb fb48 	bl	8003ff4 <HAL_GetTick>
 8008964:	4602      	mov	r2, r0
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	1ad3      	subs	r3, r2, r3
 800896a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800896c:	429a      	cmp	r2, r3
 800896e:	d803      	bhi.n	8008978 <HAL_SPI_TransmitReceive+0x3c2>
 8008970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008976:	d102      	bne.n	800897e <HAL_SPI_TransmitReceive+0x3c8>
 8008978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800897a:	2b00      	cmp	r3, #0
 800897c:	d103      	bne.n	8008986 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008984:	e01c      	b.n	80089c0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800898a:	b29b      	uxth	r3, r3
 800898c:	2b00      	cmp	r3, #0
 800898e:	f47f af5b 	bne.w	8008848 <HAL_SPI_TransmitReceive+0x292>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008998:	b29b      	uxth	r3, r3
 800899a:	2b00      	cmp	r3, #0
 800899c:	f47f af54 	bne.w	8008848 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089a0:	69fa      	ldr	r2, [r7, #28]
 80089a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f000 f98f 	bl	8008cc8 <SPI_EndRxTxTransaction>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d006      	beq.n	80089be <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2220      	movs	r2, #32
 80089ba:	661a      	str	r2, [r3, #96]	; 0x60
 80089bc:	e000      	b.n	80089c0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80089be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80089d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3728      	adds	r7, #40	; 0x28
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b088      	sub	sp, #32
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	603b      	str	r3, [r7, #0]
 80089e8:	4613      	mov	r3, r2
 80089ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80089ec:	f7fb fb02 	bl	8003ff4 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f4:	1a9b      	subs	r3, r3, r2
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	4413      	add	r3, r2
 80089fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80089fc:	f7fb fafa 	bl	8003ff4 <HAL_GetTick>
 8008a00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a02:	4b39      	ldr	r3, [pc, #228]	; (8008ae8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	015b      	lsls	r3, r3, #5
 8008a08:	0d1b      	lsrs	r3, r3, #20
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	fb02 f303 	mul.w	r3, r2, r3
 8008a10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a12:	e054      	b.n	8008abe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a1a:	d050      	beq.n	8008abe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a1c:	f7fb faea 	bl	8003ff4 <HAL_GetTick>
 8008a20:	4602      	mov	r2, r0
 8008a22:	69bb      	ldr	r3, [r7, #24]
 8008a24:	1ad3      	subs	r3, r2, r3
 8008a26:	69fa      	ldr	r2, [r7, #28]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d902      	bls.n	8008a32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d13d      	bne.n	8008aae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	685a      	ldr	r2, [r3, #4]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a4a:	d111      	bne.n	8008a70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a54:	d004      	beq.n	8008a60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a5e:	d107      	bne.n	8008a70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a78:	d10f      	bne.n	8008a9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a88:	601a      	str	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e017      	b.n	8008ade <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d101      	bne.n	8008ab8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	3b01      	subs	r3, #1
 8008abc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	4013      	ands	r3, r2
 8008ac8:	68ba      	ldr	r2, [r7, #8]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	bf0c      	ite	eq
 8008ace:	2301      	moveq	r3, #1
 8008ad0:	2300      	movne	r3, #0
 8008ad2:	b2db      	uxtb	r3, r3
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	79fb      	ldrb	r3, [r7, #7]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d19b      	bne.n	8008a14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3720      	adds	r7, #32
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20000000 	.word	0x20000000

08008aec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b08a      	sub	sp, #40	; 0x28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
 8008af8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008afa:	2300      	movs	r3, #0
 8008afc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008afe:	f7fb fa79 	bl	8003ff4 <HAL_GetTick>
 8008b02:	4602      	mov	r2, r0
 8008b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b06:	1a9b      	subs	r3, r3, r2
 8008b08:	683a      	ldr	r2, [r7, #0]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008b0e:	f7fb fa71 	bl	8003ff4 <HAL_GetTick>
 8008b12:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	330c      	adds	r3, #12
 8008b1a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008b1c:	4b3d      	ldr	r3, [pc, #244]	; (8008c14 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	4613      	mov	r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4413      	add	r3, r2
 8008b26:	00da      	lsls	r2, r3, #3
 8008b28:	1ad3      	subs	r3, r2, r3
 8008b2a:	0d1b      	lsrs	r3, r3, #20
 8008b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b2e:	fb02 f303 	mul.w	r3, r2, r3
 8008b32:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008b34:	e060      	b.n	8008bf8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008b3c:	d107      	bne.n	8008b4e <SPI_WaitFifoStateUntilTimeout+0x62>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d104      	bne.n	8008b4e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008b4c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b54:	d050      	beq.n	8008bf8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008b56:	f7fb fa4d 	bl	8003ff4 <HAL_GetTick>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d902      	bls.n	8008b6c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d13d      	bne.n	8008be8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008b7a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b84:	d111      	bne.n	8008baa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b8e:	d004      	beq.n	8008b9a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b98:	d107      	bne.n	8008baa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ba8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bb2:	d10f      	bne.n	8008bd4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008bc2:	601a      	str	r2, [r3, #0]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008bd2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2200      	movs	r2, #0
 8008be0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e010      	b.n	8008c0a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	689a      	ldr	r2, [r3, #8]
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	4013      	ands	r3, r2
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d196      	bne.n	8008b36 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3728      	adds	r7, #40	; 0x28
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	20000000 	.word	0x20000000

08008c18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af02      	add	r7, sp, #8
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c2c:	d111      	bne.n	8008c52 <SPI_EndRxTransaction+0x3a>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c36:	d004      	beq.n	8008c42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c40:	d107      	bne.n	8008c52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c50:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	2180      	movs	r1, #128	; 0x80
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f7ff febd 	bl	80089dc <SPI_WaitFlagStateUntilTimeout>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d007      	beq.n	8008c78 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c6c:	f043 0220 	orr.w	r2, r3, #32
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008c74:	2303      	movs	r3, #3
 8008c76:	e023      	b.n	8008cc0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c80:	d11d      	bne.n	8008cbe <SPI_EndRxTransaction+0xa6>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c8a:	d004      	beq.n	8008c96 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c94:	d113      	bne.n	8008cbe <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008ca2:	68f8      	ldr	r0, [r7, #12]
 8008ca4:	f7ff ff22 	bl	8008aec <SPI_WaitFifoStateUntilTimeout>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d007      	beq.n	8008cbe <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cb2:	f043 0220 	orr.w	r2, r3, #32
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e000      	b.n	8008cc0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3710      	adds	r7, #16
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b086      	sub	sp, #24
 8008ccc:	af02      	add	r7, sp, #8
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	9300      	str	r3, [sp, #0]
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008ce0:	68f8      	ldr	r0, [r7, #12]
 8008ce2:	f7ff ff03 	bl	8008aec <SPI_WaitFifoStateUntilTimeout>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d007      	beq.n	8008cfc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cf0:	f043 0220 	orr.w	r2, r3, #32
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008cf8:	2303      	movs	r3, #3
 8008cfa:	e027      	b.n	8008d4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2200      	movs	r2, #0
 8008d04:	2180      	movs	r1, #128	; 0x80
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f7ff fe68 	bl	80089dc <SPI_WaitFlagStateUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d007      	beq.n	8008d22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d16:	f043 0220 	orr.w	r2, r3, #32
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	e014      	b.n	8008d4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	9300      	str	r3, [sp, #0]
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008d2e:	68f8      	ldr	r0, [r7, #12]
 8008d30:	f7ff fedc 	bl	8008aec <SPI_WaitFifoStateUntilTimeout>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d007      	beq.n	8008d4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d3e:	f043 0220 	orr.w	r2, r3, #32
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008d46:	2303      	movs	r3, #3
 8008d48:	e000      	b.n	8008d4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d101      	bne.n	8008d66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	e049      	b.n	8008dfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d106      	bne.n	8008d80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f7fa ff40 	bl	8003c00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2202      	movs	r2, #2
 8008d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681a      	ldr	r2, [r3, #0]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	3304      	adds	r3, #4
 8008d90:	4619      	mov	r1, r3
 8008d92:	4610      	mov	r0, r2
 8008d94:	f000 fd6c 	bl	8009870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2201      	movs	r2, #1
 8008dcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2201      	movs	r2, #1
 8008de4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008df8:	2300      	movs	r3, #0
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3708      	adds	r7, #8
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
	...

08008e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b085      	sub	sp, #20
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d001      	beq.n	8008e1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	e04f      	b.n	8008ebc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2202      	movs	r2, #2
 8008e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f042 0201 	orr.w	r2, r2, #1
 8008e32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a23      	ldr	r2, [pc, #140]	; (8008ec8 <HAL_TIM_Base_Start_IT+0xc4>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d01d      	beq.n	8008e7a <HAL_TIM_Base_Start_IT+0x76>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e46:	d018      	beq.n	8008e7a <HAL_TIM_Base_Start_IT+0x76>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a1f      	ldr	r2, [pc, #124]	; (8008ecc <HAL_TIM_Base_Start_IT+0xc8>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d013      	beq.n	8008e7a <HAL_TIM_Base_Start_IT+0x76>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a1e      	ldr	r2, [pc, #120]	; (8008ed0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d00e      	beq.n	8008e7a <HAL_TIM_Base_Start_IT+0x76>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a1c      	ldr	r2, [pc, #112]	; (8008ed4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d009      	beq.n	8008e7a <HAL_TIM_Base_Start_IT+0x76>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a1b      	ldr	r2, [pc, #108]	; (8008ed8 <HAL_TIM_Base_Start_IT+0xd4>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d004      	beq.n	8008e7a <HAL_TIM_Base_Start_IT+0x76>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a19      	ldr	r2, [pc, #100]	; (8008edc <HAL_TIM_Base_Start_IT+0xd8>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d115      	bne.n	8008ea6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	689a      	ldr	r2, [r3, #8]
 8008e80:	4b17      	ldr	r3, [pc, #92]	; (8008ee0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008e82:	4013      	ands	r3, r2
 8008e84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b06      	cmp	r3, #6
 8008e8a:	d015      	beq.n	8008eb8 <HAL_TIM_Base_Start_IT+0xb4>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e92:	d011      	beq.n	8008eb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f042 0201 	orr.w	r2, r2, #1
 8008ea2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ea4:	e008      	b.n	8008eb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f042 0201 	orr.w	r2, r2, #1
 8008eb4:	601a      	str	r2, [r3, #0]
 8008eb6:	e000      	b.n	8008eba <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eb8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3714      	adds	r7, #20
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr
 8008ec8:	40012c00 	.word	0x40012c00
 8008ecc:	40000400 	.word	0x40000400
 8008ed0:	40000800 	.word	0x40000800
 8008ed4:	40013400 	.word	0x40013400
 8008ed8:	40014000 	.word	0x40014000
 8008edc:	40015000 	.word	0x40015000
 8008ee0:	00010007 	.word	0x00010007

08008ee4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d101      	bne.n	8008ef6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e049      	b.n	8008f8a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d106      	bne.n	8008f10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f7fa feb2 	bl	8003c74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2202      	movs	r2, #2
 8008f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	3304      	adds	r3, #4
 8008f20:	4619      	mov	r1, r3
 8008f22:	4610      	mov	r0, r2
 8008f24:	f000 fca4 	bl	8009870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2201      	movs	r2, #1
 8008f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2201      	movs	r2, #1
 8008f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3708      	adds	r7, #8
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
	...

08008f94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d109      	bne.n	8008fb8 <HAL_TIM_PWM_Start+0x24>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	bf14      	ite	ne
 8008fb0:	2301      	movne	r3, #1
 8008fb2:	2300      	moveq	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	e03c      	b.n	8009032 <HAL_TIM_PWM_Start+0x9e>
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	2b04      	cmp	r3, #4
 8008fbc:	d109      	bne.n	8008fd2 <HAL_TIM_PWM_Start+0x3e>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	bf14      	ite	ne
 8008fca:	2301      	movne	r3, #1
 8008fcc:	2300      	moveq	r3, #0
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	e02f      	b.n	8009032 <HAL_TIM_PWM_Start+0x9e>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	2b08      	cmp	r3, #8
 8008fd6:	d109      	bne.n	8008fec <HAL_TIM_PWM_Start+0x58>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	bf14      	ite	ne
 8008fe4:	2301      	movne	r3, #1
 8008fe6:	2300      	moveq	r3, #0
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	e022      	b.n	8009032 <HAL_TIM_PWM_Start+0x9e>
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	2b0c      	cmp	r3, #12
 8008ff0:	d109      	bne.n	8009006 <HAL_TIM_PWM_Start+0x72>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	bf14      	ite	ne
 8008ffe:	2301      	movne	r3, #1
 8009000:	2300      	moveq	r3, #0
 8009002:	b2db      	uxtb	r3, r3
 8009004:	e015      	b.n	8009032 <HAL_TIM_PWM_Start+0x9e>
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	2b10      	cmp	r3, #16
 800900a:	d109      	bne.n	8009020 <HAL_TIM_PWM_Start+0x8c>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b01      	cmp	r3, #1
 8009016:	bf14      	ite	ne
 8009018:	2301      	movne	r3, #1
 800901a:	2300      	moveq	r3, #0
 800901c:	b2db      	uxtb	r3, r3
 800901e:	e008      	b.n	8009032 <HAL_TIM_PWM_Start+0x9e>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2b01      	cmp	r3, #1
 800902a:	bf14      	ite	ne
 800902c:	2301      	movne	r3, #1
 800902e:	2300      	moveq	r3, #0
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	d001      	beq.n	800903a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e0a1      	b.n	800917e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d104      	bne.n	800904a <HAL_TIM_PWM_Start+0xb6>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2202      	movs	r2, #2
 8009044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009048:	e023      	b.n	8009092 <HAL_TIM_PWM_Start+0xfe>
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	2b04      	cmp	r3, #4
 800904e:	d104      	bne.n	800905a <HAL_TIM_PWM_Start+0xc6>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2202      	movs	r2, #2
 8009054:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009058:	e01b      	b.n	8009092 <HAL_TIM_PWM_Start+0xfe>
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	2b08      	cmp	r3, #8
 800905e:	d104      	bne.n	800906a <HAL_TIM_PWM_Start+0xd6>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2202      	movs	r2, #2
 8009064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009068:	e013      	b.n	8009092 <HAL_TIM_PWM_Start+0xfe>
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	2b0c      	cmp	r3, #12
 800906e:	d104      	bne.n	800907a <HAL_TIM_PWM_Start+0xe6>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2202      	movs	r2, #2
 8009074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009078:	e00b      	b.n	8009092 <HAL_TIM_PWM_Start+0xfe>
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	2b10      	cmp	r3, #16
 800907e:	d104      	bne.n	800908a <HAL_TIM_PWM_Start+0xf6>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2202      	movs	r2, #2
 8009084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009088:	e003      	b.n	8009092 <HAL_TIM_PWM_Start+0xfe>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2202      	movs	r2, #2
 800908e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2201      	movs	r2, #1
 8009098:	6839      	ldr	r1, [r7, #0]
 800909a:	4618      	mov	r0, r3
 800909c:	f000 ffb0 	bl	800a000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a38      	ldr	r2, [pc, #224]	; (8009188 <HAL_TIM_PWM_Start+0x1f4>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d018      	beq.n	80090dc <HAL_TIM_PWM_Start+0x148>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a37      	ldr	r2, [pc, #220]	; (800918c <HAL_TIM_PWM_Start+0x1f8>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d013      	beq.n	80090dc <HAL_TIM_PWM_Start+0x148>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a35      	ldr	r2, [pc, #212]	; (8009190 <HAL_TIM_PWM_Start+0x1fc>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d00e      	beq.n	80090dc <HAL_TIM_PWM_Start+0x148>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a34      	ldr	r2, [pc, #208]	; (8009194 <HAL_TIM_PWM_Start+0x200>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d009      	beq.n	80090dc <HAL_TIM_PWM_Start+0x148>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a32      	ldr	r2, [pc, #200]	; (8009198 <HAL_TIM_PWM_Start+0x204>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d004      	beq.n	80090dc <HAL_TIM_PWM_Start+0x148>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a31      	ldr	r2, [pc, #196]	; (800919c <HAL_TIM_PWM_Start+0x208>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d101      	bne.n	80090e0 <HAL_TIM_PWM_Start+0x14c>
 80090dc:	2301      	movs	r3, #1
 80090de:	e000      	b.n	80090e2 <HAL_TIM_PWM_Start+0x14e>
 80090e0:	2300      	movs	r3, #0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d007      	beq.n	80090f6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a23      	ldr	r2, [pc, #140]	; (8009188 <HAL_TIM_PWM_Start+0x1f4>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d01d      	beq.n	800913c <HAL_TIM_PWM_Start+0x1a8>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009108:	d018      	beq.n	800913c <HAL_TIM_PWM_Start+0x1a8>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a24      	ldr	r2, [pc, #144]	; (80091a0 <HAL_TIM_PWM_Start+0x20c>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d013      	beq.n	800913c <HAL_TIM_PWM_Start+0x1a8>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a22      	ldr	r2, [pc, #136]	; (80091a4 <HAL_TIM_PWM_Start+0x210>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d00e      	beq.n	800913c <HAL_TIM_PWM_Start+0x1a8>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a1a      	ldr	r2, [pc, #104]	; (800918c <HAL_TIM_PWM_Start+0x1f8>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d009      	beq.n	800913c <HAL_TIM_PWM_Start+0x1a8>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a18      	ldr	r2, [pc, #96]	; (8009190 <HAL_TIM_PWM_Start+0x1fc>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d004      	beq.n	800913c <HAL_TIM_PWM_Start+0x1a8>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a19      	ldr	r2, [pc, #100]	; (800919c <HAL_TIM_PWM_Start+0x208>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d115      	bne.n	8009168 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	689a      	ldr	r2, [r3, #8]
 8009142:	4b19      	ldr	r3, [pc, #100]	; (80091a8 <HAL_TIM_PWM_Start+0x214>)
 8009144:	4013      	ands	r3, r2
 8009146:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2b06      	cmp	r3, #6
 800914c:	d015      	beq.n	800917a <HAL_TIM_PWM_Start+0x1e6>
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009154:	d011      	beq.n	800917a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f042 0201 	orr.w	r2, r2, #1
 8009164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009166:	e008      	b.n	800917a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f042 0201 	orr.w	r2, r2, #1
 8009176:	601a      	str	r2, [r3, #0]
 8009178:	e000      	b.n	800917c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800917a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800917c:	2300      	movs	r3, #0
}
 800917e:	4618      	mov	r0, r3
 8009180:	3710      	adds	r7, #16
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	40012c00 	.word	0x40012c00
 800918c:	40013400 	.word	0x40013400
 8009190:	40014000 	.word	0x40014000
 8009194:	40014400 	.word	0x40014400
 8009198:	40014800 	.word	0x40014800
 800919c:	40015000 	.word	0x40015000
 80091a0:	40000400 	.word	0x40000400
 80091a4:	40000800 	.word	0x40000800
 80091a8:	00010007 	.word	0x00010007

080091ac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2200      	movs	r2, #0
 80091bc:	6839      	ldr	r1, [r7, #0]
 80091be:	4618      	mov	r0, r3
 80091c0:	f000 ff1e 	bl	800a000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a40      	ldr	r2, [pc, #256]	; (80092cc <HAL_TIM_PWM_Stop+0x120>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d018      	beq.n	8009200 <HAL_TIM_PWM_Stop+0x54>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4a3f      	ldr	r2, [pc, #252]	; (80092d0 <HAL_TIM_PWM_Stop+0x124>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d013      	beq.n	8009200 <HAL_TIM_PWM_Stop+0x54>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a3d      	ldr	r2, [pc, #244]	; (80092d4 <HAL_TIM_PWM_Stop+0x128>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d00e      	beq.n	8009200 <HAL_TIM_PWM_Stop+0x54>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a3c      	ldr	r2, [pc, #240]	; (80092d8 <HAL_TIM_PWM_Stop+0x12c>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d009      	beq.n	8009200 <HAL_TIM_PWM_Stop+0x54>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a3a      	ldr	r2, [pc, #232]	; (80092dc <HAL_TIM_PWM_Stop+0x130>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d004      	beq.n	8009200 <HAL_TIM_PWM_Stop+0x54>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a39      	ldr	r2, [pc, #228]	; (80092e0 <HAL_TIM_PWM_Stop+0x134>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d101      	bne.n	8009204 <HAL_TIM_PWM_Stop+0x58>
 8009200:	2301      	movs	r3, #1
 8009202:	e000      	b.n	8009206 <HAL_TIM_PWM_Stop+0x5a>
 8009204:	2300      	movs	r3, #0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d017      	beq.n	800923a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	6a1a      	ldr	r2, [r3, #32]
 8009210:	f241 1311 	movw	r3, #4369	; 0x1111
 8009214:	4013      	ands	r3, r2
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10f      	bne.n	800923a <HAL_TIM_PWM_Stop+0x8e>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	6a1a      	ldr	r2, [r3, #32]
 8009220:	f244 4344 	movw	r3, #17476	; 0x4444
 8009224:	4013      	ands	r3, r2
 8009226:	2b00      	cmp	r3, #0
 8009228:	d107      	bne.n	800923a <HAL_TIM_PWM_Stop+0x8e>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009238:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	6a1a      	ldr	r2, [r3, #32]
 8009240:	f241 1311 	movw	r3, #4369	; 0x1111
 8009244:	4013      	ands	r3, r2
 8009246:	2b00      	cmp	r3, #0
 8009248:	d10f      	bne.n	800926a <HAL_TIM_PWM_Stop+0xbe>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	6a1a      	ldr	r2, [r3, #32]
 8009250:	f244 4344 	movw	r3, #17476	; 0x4444
 8009254:	4013      	ands	r3, r2
 8009256:	2b00      	cmp	r3, #0
 8009258:	d107      	bne.n	800926a <HAL_TIM_PWM_Stop+0xbe>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f022 0201 	bic.w	r2, r2, #1
 8009268:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d104      	bne.n	800927a <HAL_TIM_PWM_Stop+0xce>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009278:	e023      	b.n	80092c2 <HAL_TIM_PWM_Stop+0x116>
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	2b04      	cmp	r3, #4
 800927e:	d104      	bne.n	800928a <HAL_TIM_PWM_Stop+0xde>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009288:	e01b      	b.n	80092c2 <HAL_TIM_PWM_Stop+0x116>
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b08      	cmp	r3, #8
 800928e:	d104      	bne.n	800929a <HAL_TIM_PWM_Stop+0xee>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009298:	e013      	b.n	80092c2 <HAL_TIM_PWM_Stop+0x116>
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	2b0c      	cmp	r3, #12
 800929e:	d104      	bne.n	80092aa <HAL_TIM_PWM_Stop+0xfe>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80092a8:	e00b      	b.n	80092c2 <HAL_TIM_PWM_Stop+0x116>
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	2b10      	cmp	r3, #16
 80092ae:	d104      	bne.n	80092ba <HAL_TIM_PWM_Stop+0x10e>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80092b8:	e003      	b.n	80092c2 <HAL_TIM_PWM_Stop+0x116>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2201      	movs	r2, #1
 80092be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3708      	adds	r7, #8
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	40012c00 	.word	0x40012c00
 80092d0:	40013400 	.word	0x40013400
 80092d4:	40014000 	.word	0x40014000
 80092d8:	40014400 	.word	0x40014400
 80092dc:	40014800 	.word	0x40014800
 80092e0:	40015000 	.word	0x40015000

080092e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b082      	sub	sp, #8
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	f003 0302 	and.w	r3, r3, #2
 80092f6:	2b02      	cmp	r3, #2
 80092f8:	d122      	bne.n	8009340 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	f003 0302 	and.w	r3, r3, #2
 8009304:	2b02      	cmp	r3, #2
 8009306:	d11b      	bne.n	8009340 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f06f 0202 	mvn.w	r2, #2
 8009310:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2201      	movs	r2, #1
 8009316:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	699b      	ldr	r3, [r3, #24]
 800931e:	f003 0303 	and.w	r3, r3, #3
 8009322:	2b00      	cmp	r3, #0
 8009324:	d003      	beq.n	800932e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f000 fa84 	bl	8009834 <HAL_TIM_IC_CaptureCallback>
 800932c:	e005      	b.n	800933a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 fa76 	bl	8009820 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f000 fa87 	bl	8009848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2200      	movs	r2, #0
 800933e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	f003 0304 	and.w	r3, r3, #4
 800934a:	2b04      	cmp	r3, #4
 800934c:	d122      	bne.n	8009394 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	f003 0304 	and.w	r3, r3, #4
 8009358:	2b04      	cmp	r3, #4
 800935a:	d11b      	bne.n	8009394 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f06f 0204 	mvn.w	r2, #4
 8009364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2202      	movs	r2, #2
 800936a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	699b      	ldr	r3, [r3, #24]
 8009372:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009376:	2b00      	cmp	r3, #0
 8009378:	d003      	beq.n	8009382 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 fa5a 	bl	8009834 <HAL_TIM_IC_CaptureCallback>
 8009380:	e005      	b.n	800938e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fa4c 	bl	8009820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 fa5d 	bl	8009848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	f003 0308 	and.w	r3, r3, #8
 800939e:	2b08      	cmp	r3, #8
 80093a0:	d122      	bne.n	80093e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	f003 0308 	and.w	r3, r3, #8
 80093ac:	2b08      	cmp	r3, #8
 80093ae:	d11b      	bne.n	80093e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f06f 0208 	mvn.w	r2, #8
 80093b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2204      	movs	r2, #4
 80093be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f003 0303 	and.w	r3, r3, #3
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d003      	beq.n	80093d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 fa30 	bl	8009834 <HAL_TIM_IC_CaptureCallback>
 80093d4:	e005      	b.n	80093e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 fa22 	bl	8009820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 fa33 	bl	8009848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	691b      	ldr	r3, [r3, #16]
 80093ee:	f003 0310 	and.w	r3, r3, #16
 80093f2:	2b10      	cmp	r3, #16
 80093f4:	d122      	bne.n	800943c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68db      	ldr	r3, [r3, #12]
 80093fc:	f003 0310 	and.w	r3, r3, #16
 8009400:	2b10      	cmp	r3, #16
 8009402:	d11b      	bne.n	800943c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f06f 0210 	mvn.w	r2, #16
 800940c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2208      	movs	r2, #8
 8009412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	69db      	ldr	r3, [r3, #28]
 800941a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800941e:	2b00      	cmp	r3, #0
 8009420:	d003      	beq.n	800942a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 fa06 	bl	8009834 <HAL_TIM_IC_CaptureCallback>
 8009428:	e005      	b.n	8009436 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 f9f8 	bl	8009820 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fa09 	bl	8009848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	f003 0301 	and.w	r3, r3, #1
 8009446:	2b01      	cmp	r3, #1
 8009448:	d10e      	bne.n	8009468 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	f003 0301 	and.w	r3, r3, #1
 8009454:	2b01      	cmp	r3, #1
 8009456:	d107      	bne.n	8009468 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f06f 0201 	mvn.w	r2, #1
 8009460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 f9d2 	bl	800980c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	691b      	ldr	r3, [r3, #16]
 800946e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009472:	2b80      	cmp	r3, #128	; 0x80
 8009474:	d10e      	bne.n	8009494 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009480:	2b80      	cmp	r3, #128	; 0x80
 8009482:	d107      	bne.n	8009494 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800948c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 ff26 	bl	800a2e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800949e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094a2:	d10e      	bne.n	80094c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094ae:	2b80      	cmp	r3, #128	; 0x80
 80094b0:	d107      	bne.n	80094c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80094ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 ff19 	bl	800a2f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	691b      	ldr	r3, [r3, #16]
 80094c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094cc:	2b40      	cmp	r3, #64	; 0x40
 80094ce:	d10e      	bne.n	80094ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094da:	2b40      	cmp	r3, #64	; 0x40
 80094dc:	d107      	bne.n	80094ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 f9b7 	bl	800985c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	f003 0320 	and.w	r3, r3, #32
 80094f8:	2b20      	cmp	r3, #32
 80094fa:	d10e      	bne.n	800951a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	f003 0320 	and.w	r3, r3, #32
 8009506:	2b20      	cmp	r3, #32
 8009508:	d107      	bne.n	800951a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f06f 0220 	mvn.w	r2, #32
 8009512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f000 fed9 	bl	800a2cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	691b      	ldr	r3, [r3, #16]
 8009520:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009524:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009528:	d10f      	bne.n	800954a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009534:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009538:	d107      	bne.n	800954a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 fedf 	bl	800a308 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009554:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009558:	d10f      	bne.n	800957a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009564:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009568:	d107      	bne.n	800957a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8009572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 fed1 	bl	800a31c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009584:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009588:	d10f      	bne.n	80095aa <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009594:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009598:	d107      	bne.n	80095aa <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80095a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 fec3 	bl	800a330 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	691b      	ldr	r3, [r3, #16]
 80095b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80095b8:	d10f      	bne.n	80095da <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80095c8:	d107      	bne.n	80095da <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80095d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 feb5 	bl	800a344 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80095da:	bf00      	nop
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
	...

080095e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b086      	sub	sp, #24
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095f0:	2300      	movs	r3, #0
 80095f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d101      	bne.n	8009602 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80095fe:	2302      	movs	r3, #2
 8009600:	e0ff      	b.n	8009802 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2201      	movs	r2, #1
 8009606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b14      	cmp	r3, #20
 800960e:	f200 80f0 	bhi.w	80097f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009612:	a201      	add	r2, pc, #4	; (adr r2, 8009618 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009618:	0800966d 	.word	0x0800966d
 800961c:	080097f3 	.word	0x080097f3
 8009620:	080097f3 	.word	0x080097f3
 8009624:	080097f3 	.word	0x080097f3
 8009628:	080096ad 	.word	0x080096ad
 800962c:	080097f3 	.word	0x080097f3
 8009630:	080097f3 	.word	0x080097f3
 8009634:	080097f3 	.word	0x080097f3
 8009638:	080096ef 	.word	0x080096ef
 800963c:	080097f3 	.word	0x080097f3
 8009640:	080097f3 	.word	0x080097f3
 8009644:	080097f3 	.word	0x080097f3
 8009648:	0800972f 	.word	0x0800972f
 800964c:	080097f3 	.word	0x080097f3
 8009650:	080097f3 	.word	0x080097f3
 8009654:	080097f3 	.word	0x080097f3
 8009658:	08009771 	.word	0x08009771
 800965c:	080097f3 	.word	0x080097f3
 8009660:	080097f3 	.word	0x080097f3
 8009664:	080097f3 	.word	0x080097f3
 8009668:	080097b1 	.word	0x080097b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	68b9      	ldr	r1, [r7, #8]
 8009672:	4618      	mov	r0, r3
 8009674:	f000 f99a 	bl	80099ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	699a      	ldr	r2, [r3, #24]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f042 0208 	orr.w	r2, r2, #8
 8009686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	699a      	ldr	r2, [r3, #24]
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f022 0204 	bic.w	r2, r2, #4
 8009696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	6999      	ldr	r1, [r3, #24]
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	691a      	ldr	r2, [r3, #16]
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	430a      	orrs	r2, r1
 80096a8:	619a      	str	r2, [r3, #24]
      break;
 80096aa:	e0a5      	b.n	80097f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	68b9      	ldr	r1, [r7, #8]
 80096b2:	4618      	mov	r0, r3
 80096b4:	f000 fa14 	bl	8009ae0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	699a      	ldr	r2, [r3, #24]
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	699a      	ldr	r2, [r3, #24]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	6999      	ldr	r1, [r3, #24]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	691b      	ldr	r3, [r3, #16]
 80096e2:	021a      	lsls	r2, r3, #8
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	430a      	orrs	r2, r1
 80096ea:	619a      	str	r2, [r3, #24]
      break;
 80096ec:	e084      	b.n	80097f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68b9      	ldr	r1, [r7, #8]
 80096f4:	4618      	mov	r0, r3
 80096f6:	f000 fa87 	bl	8009c08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	69da      	ldr	r2, [r3, #28]
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f042 0208 	orr.w	r2, r2, #8
 8009708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	69da      	ldr	r2, [r3, #28]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f022 0204 	bic.w	r2, r2, #4
 8009718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	69d9      	ldr	r1, [r3, #28]
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	691a      	ldr	r2, [r3, #16]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	430a      	orrs	r2, r1
 800972a:	61da      	str	r2, [r3, #28]
      break;
 800972c:	e064      	b.n	80097f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	68b9      	ldr	r1, [r7, #8]
 8009734:	4618      	mov	r0, r3
 8009736:	f000 faf9 	bl	8009d2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	69da      	ldr	r2, [r3, #28]
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009748:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	69da      	ldr	r2, [r3, #28]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009758:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	69d9      	ldr	r1, [r3, #28]
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	021a      	lsls	r2, r3, #8
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	430a      	orrs	r2, r1
 800976c:	61da      	str	r2, [r3, #28]
      break;
 800976e:	e043      	b.n	80097f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	68b9      	ldr	r1, [r7, #8]
 8009776:	4618      	mov	r0, r3
 8009778:	f000 fb6c 	bl	8009e54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f042 0208 	orr.w	r2, r2, #8
 800978a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f022 0204 	bic.w	r2, r2, #4
 800979a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	691a      	ldr	r2, [r3, #16]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80097ae:	e023      	b.n	80097f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	68b9      	ldr	r1, [r7, #8]
 80097b6:	4618      	mov	r0, r3
 80097b8:	f000 fbb6 	bl	8009f28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097da:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	691b      	ldr	r3, [r3, #16]
 80097e6:	021a      	lsls	r2, r3, #8
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	430a      	orrs	r2, r1
 80097ee:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80097f0:	e002      	b.n	80097f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80097f2:	2301      	movs	r3, #1
 80097f4:	75fb      	strb	r3, [r7, #23]
      break;
 80097f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2200      	movs	r2, #0
 80097fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009800:	7dfb      	ldrb	r3, [r7, #23]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3718      	adds	r7, #24
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop

0800980c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009814:	bf00      	nop
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009820:	b480      	push	{r7}
 8009822:	b083      	sub	sp, #12
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009828:	bf00      	nop
 800982a:	370c      	adds	r7, #12
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr

08009834 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800983c:	bf00      	nop
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr

08009848 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009850:	bf00      	nop
 8009852:	370c      	adds	r7, #12
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800985c:	b480      	push	{r7}
 800985e:	b083      	sub	sp, #12
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009864:	bf00      	nop
 8009866:	370c      	adds	r7, #12
 8009868:	46bd      	mov	sp, r7
 800986a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986e:	4770      	bx	lr

08009870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	4a42      	ldr	r2, [pc, #264]	; (800998c <TIM_Base_SetConfig+0x11c>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d013      	beq.n	80098b0 <TIM_Base_SetConfig+0x40>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800988e:	d00f      	beq.n	80098b0 <TIM_Base_SetConfig+0x40>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4a3f      	ldr	r2, [pc, #252]	; (8009990 <TIM_Base_SetConfig+0x120>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d00b      	beq.n	80098b0 <TIM_Base_SetConfig+0x40>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4a3e      	ldr	r2, [pc, #248]	; (8009994 <TIM_Base_SetConfig+0x124>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d007      	beq.n	80098b0 <TIM_Base_SetConfig+0x40>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a3d      	ldr	r2, [pc, #244]	; (8009998 <TIM_Base_SetConfig+0x128>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d003      	beq.n	80098b0 <TIM_Base_SetConfig+0x40>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	4a3c      	ldr	r2, [pc, #240]	; (800999c <TIM_Base_SetConfig+0x12c>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d108      	bne.n	80098c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	4313      	orrs	r3, r2
 80098c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a31      	ldr	r2, [pc, #196]	; (800998c <TIM_Base_SetConfig+0x11c>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d01f      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d0:	d01b      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	4a2e      	ldr	r2, [pc, #184]	; (8009990 <TIM_Base_SetConfig+0x120>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d017      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	4a2d      	ldr	r2, [pc, #180]	; (8009994 <TIM_Base_SetConfig+0x124>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d013      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	4a2c      	ldr	r2, [pc, #176]	; (8009998 <TIM_Base_SetConfig+0x128>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d00f      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a2c      	ldr	r2, [pc, #176]	; (80099a0 <TIM_Base_SetConfig+0x130>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d00b      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a2b      	ldr	r2, [pc, #172]	; (80099a4 <TIM_Base_SetConfig+0x134>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d007      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a2a      	ldr	r2, [pc, #168]	; (80099a8 <TIM_Base_SetConfig+0x138>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d003      	beq.n	800990a <TIM_Base_SetConfig+0x9a>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a25      	ldr	r2, [pc, #148]	; (800999c <TIM_Base_SetConfig+0x12c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d108      	bne.n	800991c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	68db      	ldr	r3, [r3, #12]
 8009916:	68fa      	ldr	r2, [r7, #12]
 8009918:	4313      	orrs	r3, r2
 800991a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	695b      	ldr	r3, [r3, #20]
 8009926:	4313      	orrs	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	689a      	ldr	r2, [r3, #8]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4a12      	ldr	r2, [pc, #72]	; (800998c <TIM_Base_SetConfig+0x11c>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d013      	beq.n	8009970 <TIM_Base_SetConfig+0x100>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	4a13      	ldr	r2, [pc, #76]	; (8009998 <TIM_Base_SetConfig+0x128>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d00f      	beq.n	8009970 <TIM_Base_SetConfig+0x100>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	4a13      	ldr	r2, [pc, #76]	; (80099a0 <TIM_Base_SetConfig+0x130>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d00b      	beq.n	8009970 <TIM_Base_SetConfig+0x100>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a12      	ldr	r2, [pc, #72]	; (80099a4 <TIM_Base_SetConfig+0x134>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d007      	beq.n	8009970 <TIM_Base_SetConfig+0x100>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a11      	ldr	r2, [pc, #68]	; (80099a8 <TIM_Base_SetConfig+0x138>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d003      	beq.n	8009970 <TIM_Base_SetConfig+0x100>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a0c      	ldr	r2, [pc, #48]	; (800999c <TIM_Base_SetConfig+0x12c>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d103      	bne.n	8009978 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	691a      	ldr	r2, [r3, #16]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	615a      	str	r2, [r3, #20]
}
 800997e:	bf00      	nop
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	40012c00 	.word	0x40012c00
 8009990:	40000400 	.word	0x40000400
 8009994:	40000800 	.word	0x40000800
 8009998:	40013400 	.word	0x40013400
 800999c:	40015000 	.word	0x40015000
 80099a0:	40014000 	.word	0x40014000
 80099a4:	40014400 	.word	0x40014400
 80099a8:	40014800 	.word	0x40014800

080099ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b087      	sub	sp, #28
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	f023 0201 	bic.w	r2, r3, #1
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f023 0303 	bic.w	r3, r3, #3
 80099e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	68fa      	ldr	r2, [r7, #12]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f023 0302 	bic.w	r3, r3, #2
 80099f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	689b      	ldr	r3, [r3, #8]
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	4313      	orrs	r3, r2
 8009a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	4a30      	ldr	r2, [pc, #192]	; (8009ac8 <TIM_OC1_SetConfig+0x11c>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d013      	beq.n	8009a34 <TIM_OC1_SetConfig+0x88>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	4a2f      	ldr	r2, [pc, #188]	; (8009acc <TIM_OC1_SetConfig+0x120>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d00f      	beq.n	8009a34 <TIM_OC1_SetConfig+0x88>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	4a2e      	ldr	r2, [pc, #184]	; (8009ad0 <TIM_OC1_SetConfig+0x124>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d00b      	beq.n	8009a34 <TIM_OC1_SetConfig+0x88>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	4a2d      	ldr	r2, [pc, #180]	; (8009ad4 <TIM_OC1_SetConfig+0x128>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d007      	beq.n	8009a34 <TIM_OC1_SetConfig+0x88>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	4a2c      	ldr	r2, [pc, #176]	; (8009ad8 <TIM_OC1_SetConfig+0x12c>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d003      	beq.n	8009a34 <TIM_OC1_SetConfig+0x88>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	4a2b      	ldr	r2, [pc, #172]	; (8009adc <TIM_OC1_SetConfig+0x130>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d10c      	bne.n	8009a4e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	f023 0308 	bic.w	r3, r3, #8
 8009a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	68db      	ldr	r3, [r3, #12]
 8009a40:	697a      	ldr	r2, [r7, #20]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	f023 0304 	bic.w	r3, r3, #4
 8009a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a1d      	ldr	r2, [pc, #116]	; (8009ac8 <TIM_OC1_SetConfig+0x11c>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d013      	beq.n	8009a7e <TIM_OC1_SetConfig+0xd2>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	4a1c      	ldr	r2, [pc, #112]	; (8009acc <TIM_OC1_SetConfig+0x120>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d00f      	beq.n	8009a7e <TIM_OC1_SetConfig+0xd2>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	4a1b      	ldr	r2, [pc, #108]	; (8009ad0 <TIM_OC1_SetConfig+0x124>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d00b      	beq.n	8009a7e <TIM_OC1_SetConfig+0xd2>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	4a1a      	ldr	r2, [pc, #104]	; (8009ad4 <TIM_OC1_SetConfig+0x128>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d007      	beq.n	8009a7e <TIM_OC1_SetConfig+0xd2>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	4a19      	ldr	r2, [pc, #100]	; (8009ad8 <TIM_OC1_SetConfig+0x12c>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d003      	beq.n	8009a7e <TIM_OC1_SetConfig+0xd2>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	4a18      	ldr	r2, [pc, #96]	; (8009adc <TIM_OC1_SetConfig+0x130>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d111      	bne.n	8009aa2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	695b      	ldr	r3, [r3, #20]
 8009a92:	693a      	ldr	r2, [r7, #16]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	693a      	ldr	r2, [r7, #16]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	693a      	ldr	r2, [r7, #16]
 8009aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	685a      	ldr	r2, [r3, #4]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	697a      	ldr	r2, [r7, #20]
 8009aba:	621a      	str	r2, [r3, #32]
}
 8009abc:	bf00      	nop
 8009abe:	371c      	adds	r7, #28
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr
 8009ac8:	40012c00 	.word	0x40012c00
 8009acc:	40013400 	.word	0x40013400
 8009ad0:	40014000 	.word	0x40014000
 8009ad4:	40014400 	.word	0x40014400
 8009ad8:	40014800 	.word	0x40014800
 8009adc:	40015000 	.word	0x40015000

08009ae0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b087      	sub	sp, #28
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a1b      	ldr	r3, [r3, #32]
 8009aee:	f023 0210 	bic.w	r2, r3, #16
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a1b      	ldr	r3, [r3, #32]
 8009afa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	699b      	ldr	r3, [r3, #24]
 8009b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	021b      	lsls	r3, r3, #8
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	f023 0320 	bic.w	r3, r3, #32
 8009b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	011b      	lsls	r3, r3, #4
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a2c      	ldr	r2, [pc, #176]	; (8009bf0 <TIM_OC2_SetConfig+0x110>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d007      	beq.n	8009b54 <TIM_OC2_SetConfig+0x74>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a2b      	ldr	r2, [pc, #172]	; (8009bf4 <TIM_OC2_SetConfig+0x114>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d003      	beq.n	8009b54 <TIM_OC2_SetConfig+0x74>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a2a      	ldr	r2, [pc, #168]	; (8009bf8 <TIM_OC2_SetConfig+0x118>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d10d      	bne.n	8009b70 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	011b      	lsls	r3, r3, #4
 8009b62:	697a      	ldr	r2, [r7, #20]
 8009b64:	4313      	orrs	r3, r2
 8009b66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a1f      	ldr	r2, [pc, #124]	; (8009bf0 <TIM_OC2_SetConfig+0x110>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d013      	beq.n	8009ba0 <TIM_OC2_SetConfig+0xc0>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a1e      	ldr	r2, [pc, #120]	; (8009bf4 <TIM_OC2_SetConfig+0x114>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00f      	beq.n	8009ba0 <TIM_OC2_SetConfig+0xc0>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a1e      	ldr	r2, [pc, #120]	; (8009bfc <TIM_OC2_SetConfig+0x11c>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d00b      	beq.n	8009ba0 <TIM_OC2_SetConfig+0xc0>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a1d      	ldr	r2, [pc, #116]	; (8009c00 <TIM_OC2_SetConfig+0x120>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d007      	beq.n	8009ba0 <TIM_OC2_SetConfig+0xc0>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a1c      	ldr	r2, [pc, #112]	; (8009c04 <TIM_OC2_SetConfig+0x124>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d003      	beq.n	8009ba0 <TIM_OC2_SetConfig+0xc0>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a17      	ldr	r2, [pc, #92]	; (8009bf8 <TIM_OC2_SetConfig+0x118>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d113      	bne.n	8009bc8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ba6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009bae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	695b      	ldr	r3, [r3, #20]
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	693a      	ldr	r2, [r7, #16]
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	699b      	ldr	r3, [r3, #24]
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	693a      	ldr	r2, [r7, #16]
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	693a      	ldr	r2, [r7, #16]
 8009bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	685a      	ldr	r2, [r3, #4]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	697a      	ldr	r2, [r7, #20]
 8009be0:	621a      	str	r2, [r3, #32]
}
 8009be2:	bf00      	nop
 8009be4:	371c      	adds	r7, #28
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr
 8009bee:	bf00      	nop
 8009bf0:	40012c00 	.word	0x40012c00
 8009bf4:	40013400 	.word	0x40013400
 8009bf8:	40015000 	.word	0x40015000
 8009bfc:	40014000 	.word	0x40014000
 8009c00:	40014400 	.word	0x40014400
 8009c04:	40014800 	.word	0x40014800

08009c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b087      	sub	sp, #28
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6a1b      	ldr	r3, [r3, #32]
 8009c16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6a1b      	ldr	r3, [r3, #32]
 8009c22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	685b      	ldr	r3, [r3, #4]
 8009c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	69db      	ldr	r3, [r3, #28]
 8009c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f023 0303 	bic.w	r3, r3, #3
 8009c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	021b      	lsls	r3, r3, #8
 8009c5c:	697a      	ldr	r2, [r7, #20]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4a2b      	ldr	r2, [pc, #172]	; (8009d14 <TIM_OC3_SetConfig+0x10c>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d007      	beq.n	8009c7a <TIM_OC3_SetConfig+0x72>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	4a2a      	ldr	r2, [pc, #168]	; (8009d18 <TIM_OC3_SetConfig+0x110>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d003      	beq.n	8009c7a <TIM_OC3_SetConfig+0x72>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	4a29      	ldr	r2, [pc, #164]	; (8009d1c <TIM_OC3_SetConfig+0x114>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d10d      	bne.n	8009c96 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	021b      	lsls	r3, r3, #8
 8009c88:	697a      	ldr	r2, [r7, #20]
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	4a1e      	ldr	r2, [pc, #120]	; (8009d14 <TIM_OC3_SetConfig+0x10c>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d013      	beq.n	8009cc6 <TIM_OC3_SetConfig+0xbe>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	4a1d      	ldr	r2, [pc, #116]	; (8009d18 <TIM_OC3_SetConfig+0x110>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d00f      	beq.n	8009cc6 <TIM_OC3_SetConfig+0xbe>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	4a1d      	ldr	r2, [pc, #116]	; (8009d20 <TIM_OC3_SetConfig+0x118>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d00b      	beq.n	8009cc6 <TIM_OC3_SetConfig+0xbe>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	4a1c      	ldr	r2, [pc, #112]	; (8009d24 <TIM_OC3_SetConfig+0x11c>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d007      	beq.n	8009cc6 <TIM_OC3_SetConfig+0xbe>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	4a1b      	ldr	r2, [pc, #108]	; (8009d28 <TIM_OC3_SetConfig+0x120>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d003      	beq.n	8009cc6 <TIM_OC3_SetConfig+0xbe>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	4a16      	ldr	r2, [pc, #88]	; (8009d1c <TIM_OC3_SetConfig+0x114>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d113      	bne.n	8009cee <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cc6:	693b      	ldr	r3, [r7, #16]
 8009cc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ccc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	695b      	ldr	r3, [r3, #20]
 8009cda:	011b      	lsls	r3, r3, #4
 8009cdc:	693a      	ldr	r2, [r7, #16]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	011b      	lsls	r3, r3, #4
 8009ce8:	693a      	ldr	r2, [r7, #16]
 8009cea:	4313      	orrs	r3, r2
 8009cec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	693a      	ldr	r2, [r7, #16]
 8009cf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	685a      	ldr	r2, [r3, #4]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	697a      	ldr	r2, [r7, #20]
 8009d06:	621a      	str	r2, [r3, #32]
}
 8009d08:	bf00      	nop
 8009d0a:	371c      	adds	r7, #28
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr
 8009d14:	40012c00 	.word	0x40012c00
 8009d18:	40013400 	.word	0x40013400
 8009d1c:	40015000 	.word	0x40015000
 8009d20:	40014000 	.word	0x40014000
 8009d24:	40014400 	.word	0x40014400
 8009d28:	40014800 	.word	0x40014800

08009d2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b087      	sub	sp, #28
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6a1b      	ldr	r3, [r3, #32]
 8009d3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6a1b      	ldr	r3, [r3, #32]
 8009d46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	69db      	ldr	r3, [r3, #28]
 8009d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	021b      	lsls	r3, r3, #8
 8009d6e:	68fa      	ldr	r2, [r7, #12]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	689b      	ldr	r3, [r3, #8]
 8009d80:	031b      	lsls	r3, r3, #12
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	4313      	orrs	r3, r2
 8009d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	4a2c      	ldr	r2, [pc, #176]	; (8009e3c <TIM_OC4_SetConfig+0x110>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d007      	beq.n	8009da0 <TIM_OC4_SetConfig+0x74>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	4a2b      	ldr	r2, [pc, #172]	; (8009e40 <TIM_OC4_SetConfig+0x114>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d003      	beq.n	8009da0 <TIM_OC4_SetConfig+0x74>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a2a      	ldr	r2, [pc, #168]	; (8009e44 <TIM_OC4_SetConfig+0x118>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d10d      	bne.n	8009dbc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	031b      	lsls	r3, r3, #12
 8009dae:	697a      	ldr	r2, [r7, #20]
 8009db0:	4313      	orrs	r3, r2
 8009db2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009dba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a1f      	ldr	r2, [pc, #124]	; (8009e3c <TIM_OC4_SetConfig+0x110>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d013      	beq.n	8009dec <TIM_OC4_SetConfig+0xc0>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a1e      	ldr	r2, [pc, #120]	; (8009e40 <TIM_OC4_SetConfig+0x114>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d00f      	beq.n	8009dec <TIM_OC4_SetConfig+0xc0>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	4a1e      	ldr	r2, [pc, #120]	; (8009e48 <TIM_OC4_SetConfig+0x11c>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d00b      	beq.n	8009dec <TIM_OC4_SetConfig+0xc0>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a1d      	ldr	r2, [pc, #116]	; (8009e4c <TIM_OC4_SetConfig+0x120>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d007      	beq.n	8009dec <TIM_OC4_SetConfig+0xc0>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4a1c      	ldr	r2, [pc, #112]	; (8009e50 <TIM_OC4_SetConfig+0x124>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d003      	beq.n	8009dec <TIM_OC4_SetConfig+0xc0>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	4a17      	ldr	r2, [pc, #92]	; (8009e44 <TIM_OC4_SetConfig+0x118>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d113      	bne.n	8009e14 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009df2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009dfa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	695b      	ldr	r3, [r3, #20]
 8009e00:	019b      	lsls	r3, r3, #6
 8009e02:	693a      	ldr	r2, [r7, #16]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	699b      	ldr	r3, [r3, #24]
 8009e0c:	019b      	lsls	r3, r3, #6
 8009e0e:	693a      	ldr	r2, [r7, #16]
 8009e10:	4313      	orrs	r3, r2
 8009e12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	68fa      	ldr	r2, [r7, #12]
 8009e1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	685a      	ldr	r2, [r3, #4]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	697a      	ldr	r2, [r7, #20]
 8009e2c:	621a      	str	r2, [r3, #32]
}
 8009e2e:	bf00      	nop
 8009e30:	371c      	adds	r7, #28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	40012c00 	.word	0x40012c00
 8009e40:	40013400 	.word	0x40013400
 8009e44:	40015000 	.word	0x40015000
 8009e48:	40014000 	.word	0x40014000
 8009e4c:	40014400 	.word	0x40014400
 8009e50:	40014800 	.word	0x40014800

08009e54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b087      	sub	sp, #28
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6a1b      	ldr	r3, [r3, #32]
 8009e62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	68fa      	ldr	r2, [r7, #12]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009e98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	041b      	lsls	r3, r3, #16
 8009ea0:	693a      	ldr	r2, [r7, #16]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a19      	ldr	r2, [pc, #100]	; (8009f10 <TIM_OC5_SetConfig+0xbc>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d013      	beq.n	8009ed6 <TIM_OC5_SetConfig+0x82>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4a18      	ldr	r2, [pc, #96]	; (8009f14 <TIM_OC5_SetConfig+0xc0>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d00f      	beq.n	8009ed6 <TIM_OC5_SetConfig+0x82>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	4a17      	ldr	r2, [pc, #92]	; (8009f18 <TIM_OC5_SetConfig+0xc4>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d00b      	beq.n	8009ed6 <TIM_OC5_SetConfig+0x82>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	4a16      	ldr	r2, [pc, #88]	; (8009f1c <TIM_OC5_SetConfig+0xc8>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d007      	beq.n	8009ed6 <TIM_OC5_SetConfig+0x82>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	4a15      	ldr	r2, [pc, #84]	; (8009f20 <TIM_OC5_SetConfig+0xcc>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d003      	beq.n	8009ed6 <TIM_OC5_SetConfig+0x82>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	4a14      	ldr	r2, [pc, #80]	; (8009f24 <TIM_OC5_SetConfig+0xd0>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d109      	bne.n	8009eea <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009edc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	695b      	ldr	r3, [r3, #20]
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	697a      	ldr	r2, [r7, #20]
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	697a      	ldr	r2, [r7, #20]
 8009eee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	68fa      	ldr	r2, [r7, #12]
 8009ef4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	685a      	ldr	r2, [r3, #4]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	693a      	ldr	r2, [r7, #16]
 8009f02:	621a      	str	r2, [r3, #32]
}
 8009f04:	bf00      	nop
 8009f06:	371c      	adds	r7, #28
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	40012c00 	.word	0x40012c00
 8009f14:	40013400 	.word	0x40013400
 8009f18:	40014000 	.word	0x40014000
 8009f1c:	40014400 	.word	0x40014400
 8009f20:	40014800 	.word	0x40014800
 8009f24:	40015000 	.word	0x40015000

08009f28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b087      	sub	sp, #28
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	021b      	lsls	r3, r3, #8
 8009f62:	68fa      	ldr	r2, [r7, #12]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	051b      	lsls	r3, r3, #20
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a1a      	ldr	r2, [pc, #104]	; (8009fe8 <TIM_OC6_SetConfig+0xc0>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d013      	beq.n	8009fac <TIM_OC6_SetConfig+0x84>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	4a19      	ldr	r2, [pc, #100]	; (8009fec <TIM_OC6_SetConfig+0xc4>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d00f      	beq.n	8009fac <TIM_OC6_SetConfig+0x84>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	4a18      	ldr	r2, [pc, #96]	; (8009ff0 <TIM_OC6_SetConfig+0xc8>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d00b      	beq.n	8009fac <TIM_OC6_SetConfig+0x84>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a17      	ldr	r2, [pc, #92]	; (8009ff4 <TIM_OC6_SetConfig+0xcc>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d007      	beq.n	8009fac <TIM_OC6_SetConfig+0x84>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a16      	ldr	r2, [pc, #88]	; (8009ff8 <TIM_OC6_SetConfig+0xd0>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d003      	beq.n	8009fac <TIM_OC6_SetConfig+0x84>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a15      	ldr	r2, [pc, #84]	; (8009ffc <TIM_OC6_SetConfig+0xd4>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d109      	bne.n	8009fc0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	029b      	lsls	r3, r3, #10
 8009fba:	697a      	ldr	r2, [r7, #20]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	697a      	ldr	r2, [r7, #20]
 8009fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	685a      	ldr	r2, [r3, #4]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	693a      	ldr	r2, [r7, #16]
 8009fd8:	621a      	str	r2, [r3, #32]
}
 8009fda:	bf00      	nop
 8009fdc:	371c      	adds	r7, #28
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe4:	4770      	bx	lr
 8009fe6:	bf00      	nop
 8009fe8:	40012c00 	.word	0x40012c00
 8009fec:	40013400 	.word	0x40013400
 8009ff0:	40014000 	.word	0x40014000
 8009ff4:	40014400 	.word	0x40014400
 8009ff8:	40014800 	.word	0x40014800
 8009ffc:	40015000 	.word	0x40015000

0800a000 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a000:	b480      	push	{r7}
 800a002:	b087      	sub	sp, #28
 800a004:	af00      	add	r7, sp, #0
 800a006:	60f8      	str	r0, [r7, #12]
 800a008:	60b9      	str	r1, [r7, #8]
 800a00a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	f003 031f 	and.w	r3, r3, #31
 800a012:	2201      	movs	r2, #1
 800a014:	fa02 f303 	lsl.w	r3, r2, r3
 800a018:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6a1a      	ldr	r2, [r3, #32]
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	43db      	mvns	r3, r3
 800a022:	401a      	ands	r2, r3
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	6a1a      	ldr	r2, [r3, #32]
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	f003 031f 	and.w	r3, r3, #31
 800a032:	6879      	ldr	r1, [r7, #4]
 800a034:	fa01 f303 	lsl.w	r3, r1, r3
 800a038:	431a      	orrs	r2, r3
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	621a      	str	r2, [r3, #32]
}
 800a03e:	bf00      	nop
 800a040:	371c      	adds	r7, #28
 800a042:	46bd      	mov	sp, r7
 800a044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a048:	4770      	bx	lr
	...

0800a04c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b085      	sub	sp, #20
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d101      	bne.n	800a064 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a060:	2302      	movs	r3, #2
 800a062:	e06f      	b.n	800a144 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2202      	movs	r2, #2
 800a070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a31      	ldr	r2, [pc, #196]	; (800a150 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d009      	beq.n	800a0a2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4a30      	ldr	r2, [pc, #192]	; (800a154 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d004      	beq.n	800a0a2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a2e      	ldr	r2, [pc, #184]	; (800a158 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d108      	bne.n	800a0b4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a0a8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a0ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	68fa      	ldr	r2, [r7, #12]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68fa      	ldr	r2, [r7, #12]
 800a0d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a1e      	ldr	r2, [pc, #120]	; (800a150 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d01d      	beq.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0e4:	d018      	beq.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a1c      	ldr	r2, [pc, #112]	; (800a15c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d013      	beq.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a1a      	ldr	r2, [pc, #104]	; (800a160 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d00e      	beq.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a15      	ldr	r2, [pc, #84]	; (800a154 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d009      	beq.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a16      	ldr	r2, [pc, #88]	; (800a164 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d004      	beq.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a11      	ldr	r2, [pc, #68]	; (800a158 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d10c      	bne.n	800a132 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a11e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	4313      	orrs	r3, r2
 800a128:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68ba      	ldr	r2, [r7, #8]
 800a130:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2201      	movs	r2, #1
 800a136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2200      	movs	r2, #0
 800a13e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a142:	2300      	movs	r3, #0
}
 800a144:	4618      	mov	r0, r3
 800a146:	3714      	adds	r7, #20
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr
 800a150:	40012c00 	.word	0x40012c00
 800a154:	40013400 	.word	0x40013400
 800a158:	40015000 	.word	0x40015000
 800a15c:	40000400 	.word	0x40000400
 800a160:	40000800 	.word	0x40000800
 800a164:	40014000 	.word	0x40014000

0800a168 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a168:	b480      	push	{r7}
 800a16a:	b085      	sub	sp, #20
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a172:	2300      	movs	r3, #0
 800a174:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d101      	bne.n	800a184 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a180:	2302      	movs	r3, #2
 800a182:	e096      	b.n	800a2b2 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2201      	movs	r2, #1
 800a188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	4313      	orrs	r3, r2
 800a198:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	691b      	ldr	r3, [r3, #16]
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	695b      	ldr	r3, [r3, #20]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	041b      	lsls	r3, r3, #16
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4a2f      	ldr	r2, [pc, #188]	; (800a2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d009      	beq.n	800a21c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a2d      	ldr	r2, [pc, #180]	; (800a2c4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d004      	beq.n	800a21c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a2c      	ldr	r2, [pc, #176]	; (800a2c8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d106      	bne.n	800a22a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	69db      	ldr	r3, [r3, #28]
 800a226:	4313      	orrs	r3, r2
 800a228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a24      	ldr	r2, [pc, #144]	; (800a2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d009      	beq.n	800a248 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a22      	ldr	r2, [pc, #136]	; (800a2c4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d004      	beq.n	800a248 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a21      	ldr	r2, [pc, #132]	; (800a2c8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d12b      	bne.n	800a2a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a252:	051b      	lsls	r3, r3, #20
 800a254:	4313      	orrs	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	6a1b      	ldr	r3, [r3, #32]
 800a262:	4313      	orrs	r3, r2
 800a264:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a270:	4313      	orrs	r3, r2
 800a272:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a11      	ldr	r2, [pc, #68]	; (800a2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d009      	beq.n	800a292 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a10      	ldr	r2, [pc, #64]	; (800a2c4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d004      	beq.n	800a292 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a0e      	ldr	r2, [pc, #56]	; (800a2c8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d106      	bne.n	800a2a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a29c:	4313      	orrs	r3, r2
 800a29e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	68fa      	ldr	r2, [r7, #12]
 800a2a6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2b0:	2300      	movs	r3, #0
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	40012c00 	.word	0x40012c00
 800a2c4:	40013400 	.word	0x40013400
 800a2c8:	40015000 	.word	0x40015000

0800a2cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a2e8:	bf00      	nop
 800a2ea:	370c      	adds	r7, #12
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f2:	4770      	bx	lr

0800a2f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a310:	bf00      	nop
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr

0800a31c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a324:	bf00      	nop
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a338:	bf00      	nop
 800a33a:	370c      	adds	r7, #12
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a34c:	bf00      	nop
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d101      	bne.n	800a36a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	e042      	b.n	800a3f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a370:	2b00      	cmp	r3, #0
 800a372:	d106      	bne.n	800a382 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f7f9 fd53 	bl	8003e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2224      	movs	r2, #36	; 0x24
 800a386:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f022 0201 	bic.w	r2, r2, #1
 800a398:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 f8c2 	bl	800a524 <UART_SetConfig>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d101      	bne.n	800a3aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e022      	b.n	800a3f0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d002      	beq.n	800a3b8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fbb2 	bl	800ab1c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	685a      	ldr	r2, [r3, #4]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a3c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	689a      	ldr	r2, [r3, #8]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a3d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f042 0201 	orr.w	r2, r2, #1
 800a3e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fc39 	bl	800ac60 <UART_CheckIdleState>
 800a3ee:	4603      	mov	r3, r0
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}

0800a3f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b08a      	sub	sp, #40	; 0x28
 800a3fc:	af02      	add	r7, sp, #8
 800a3fe:	60f8      	str	r0, [r7, #12]
 800a400:	60b9      	str	r1, [r7, #8]
 800a402:	603b      	str	r3, [r7, #0]
 800a404:	4613      	mov	r3, r2
 800a406:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a40e:	2b20      	cmp	r3, #32
 800a410:	f040 8083 	bne.w	800a51a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d002      	beq.n	800a420 <HAL_UART_Transmit+0x28>
 800a41a:	88fb      	ldrh	r3, [r7, #6]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d101      	bne.n	800a424 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a420:	2301      	movs	r3, #1
 800a422:	e07b      	b.n	800a51c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d101      	bne.n	800a432 <HAL_UART_Transmit+0x3a>
 800a42e:	2302      	movs	r3, #2
 800a430:	e074      	b.n	800a51c <HAL_UART_Transmit+0x124>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2201      	movs	r2, #1
 800a436:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2200      	movs	r2, #0
 800a43e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2221      	movs	r2, #33	; 0x21
 800a446:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a44a:	f7f9 fdd3 	bl	8003ff4 <HAL_GetTick>
 800a44e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	88fa      	ldrh	r2, [r7, #6]
 800a454:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	88fa      	ldrh	r2, [r7, #6]
 800a45c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a468:	d108      	bne.n	800a47c <HAL_UART_Transmit+0x84>
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	691b      	ldr	r3, [r3, #16]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d104      	bne.n	800a47c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800a472:	2300      	movs	r3, #0
 800a474:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	61bb      	str	r3, [r7, #24]
 800a47a:	e003      	b.n	800a484 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a480:	2300      	movs	r3, #0
 800a482:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800a48c:	e02c      	b.n	800a4e8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	9300      	str	r3, [sp, #0]
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	2200      	movs	r2, #0
 800a496:	2180      	movs	r1, #128	; 0x80
 800a498:	68f8      	ldr	r0, [r7, #12]
 800a49a:	f000 fc2c 	bl	800acf6 <UART_WaitOnFlagUntilTimeout>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d001      	beq.n	800a4a8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800a4a4:	2303      	movs	r3, #3
 800a4a6:	e039      	b.n	800a51c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800a4a8:	69fb      	ldr	r3, [r7, #28]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d10b      	bne.n	800a4c6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	881b      	ldrh	r3, [r3, #0]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a4bc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	3302      	adds	r3, #2
 800a4c2:	61bb      	str	r3, [r7, #24]
 800a4c4:	e007      	b.n	800a4d6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	781a      	ldrb	r2, [r3, #0]
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	3b01      	subs	r3, #1
 800a4e0:	b29a      	uxth	r2, r3
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d1cc      	bne.n	800a48e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	2140      	movs	r1, #64	; 0x40
 800a4fe:	68f8      	ldr	r0, [r7, #12]
 800a500:	f000 fbf9 	bl	800acf6 <UART_WaitOnFlagUntilTimeout>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d001      	beq.n	800a50e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800a50a:	2303      	movs	r3, #3
 800a50c:	e006      	b.n	800a51c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2220      	movs	r2, #32
 800a512:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	e000      	b.n	800a51c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800a51a:	2302      	movs	r3, #2
  }
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3720      	adds	r7, #32
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a528:	b08c      	sub	sp, #48	; 0x30
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	689a      	ldr	r2, [r3, #8]
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	691b      	ldr	r3, [r3, #16]
 800a53c:	431a      	orrs	r2, r3
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	695b      	ldr	r3, [r3, #20]
 800a542:	431a      	orrs	r2, r3
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	69db      	ldr	r3, [r3, #28]
 800a548:	4313      	orrs	r3, r2
 800a54a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	4baa      	ldr	r3, [pc, #680]	; (800a7fc <UART_SetConfig+0x2d8>)
 800a554:	4013      	ands	r3, r2
 800a556:	697a      	ldr	r2, [r7, #20]
 800a558:	6812      	ldr	r2, [r2, #0]
 800a55a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a55c:	430b      	orrs	r3, r1
 800a55e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	68da      	ldr	r2, [r3, #12]
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	430a      	orrs	r2, r1
 800a574:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	699b      	ldr	r3, [r3, #24]
 800a57a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a9f      	ldr	r2, [pc, #636]	; (800a800 <UART_SetConfig+0x2dc>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d004      	beq.n	800a590 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	6a1b      	ldr	r3, [r3, #32]
 800a58a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a58c:	4313      	orrs	r3, r2
 800a58e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a59a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a59e:	697a      	ldr	r2, [r7, #20]
 800a5a0:	6812      	ldr	r2, [r2, #0]
 800a5a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a5a4:	430b      	orrs	r3, r1
 800a5a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ae:	f023 010f 	bic.w	r1, r3, #15
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	430a      	orrs	r2, r1
 800a5bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a90      	ldr	r2, [pc, #576]	; (800a804 <UART_SetConfig+0x2e0>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d125      	bne.n	800a614 <UART_SetConfig+0xf0>
 800a5c8:	4b8f      	ldr	r3, [pc, #572]	; (800a808 <UART_SetConfig+0x2e4>)
 800a5ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5ce:	f003 0303 	and.w	r3, r3, #3
 800a5d2:	2b03      	cmp	r3, #3
 800a5d4:	d81a      	bhi.n	800a60c <UART_SetConfig+0xe8>
 800a5d6:	a201      	add	r2, pc, #4	; (adr r2, 800a5dc <UART_SetConfig+0xb8>)
 800a5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5dc:	0800a5ed 	.word	0x0800a5ed
 800a5e0:	0800a5fd 	.word	0x0800a5fd
 800a5e4:	0800a5f5 	.word	0x0800a5f5
 800a5e8:	0800a605 	.word	0x0800a605
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5f2:	e116      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a5f4:	2302      	movs	r3, #2
 800a5f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5fa:	e112      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a5fc:	2304      	movs	r3, #4
 800a5fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a602:	e10e      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a604:	2308      	movs	r3, #8
 800a606:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a60a:	e10a      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a60c:	2310      	movs	r3, #16
 800a60e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a612:	e106      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a7c      	ldr	r2, [pc, #496]	; (800a80c <UART_SetConfig+0x2e8>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d138      	bne.n	800a690 <UART_SetConfig+0x16c>
 800a61e:	4b7a      	ldr	r3, [pc, #488]	; (800a808 <UART_SetConfig+0x2e4>)
 800a620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a624:	f003 030c 	and.w	r3, r3, #12
 800a628:	2b0c      	cmp	r3, #12
 800a62a:	d82d      	bhi.n	800a688 <UART_SetConfig+0x164>
 800a62c:	a201      	add	r2, pc, #4	; (adr r2, 800a634 <UART_SetConfig+0x110>)
 800a62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a632:	bf00      	nop
 800a634:	0800a669 	.word	0x0800a669
 800a638:	0800a689 	.word	0x0800a689
 800a63c:	0800a689 	.word	0x0800a689
 800a640:	0800a689 	.word	0x0800a689
 800a644:	0800a679 	.word	0x0800a679
 800a648:	0800a689 	.word	0x0800a689
 800a64c:	0800a689 	.word	0x0800a689
 800a650:	0800a689 	.word	0x0800a689
 800a654:	0800a671 	.word	0x0800a671
 800a658:	0800a689 	.word	0x0800a689
 800a65c:	0800a689 	.word	0x0800a689
 800a660:	0800a689 	.word	0x0800a689
 800a664:	0800a681 	.word	0x0800a681
 800a668:	2300      	movs	r3, #0
 800a66a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a66e:	e0d8      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a670:	2302      	movs	r3, #2
 800a672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a676:	e0d4      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a678:	2304      	movs	r3, #4
 800a67a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a67e:	e0d0      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a680:	2308      	movs	r3, #8
 800a682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a686:	e0cc      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a688:	2310      	movs	r3, #16
 800a68a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a68e:	e0c8      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a5e      	ldr	r2, [pc, #376]	; (800a810 <UART_SetConfig+0x2ec>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d125      	bne.n	800a6e6 <UART_SetConfig+0x1c2>
 800a69a:	4b5b      	ldr	r3, [pc, #364]	; (800a808 <UART_SetConfig+0x2e4>)
 800a69c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a6a4:	2b30      	cmp	r3, #48	; 0x30
 800a6a6:	d016      	beq.n	800a6d6 <UART_SetConfig+0x1b2>
 800a6a8:	2b30      	cmp	r3, #48	; 0x30
 800a6aa:	d818      	bhi.n	800a6de <UART_SetConfig+0x1ba>
 800a6ac:	2b20      	cmp	r3, #32
 800a6ae:	d00a      	beq.n	800a6c6 <UART_SetConfig+0x1a2>
 800a6b0:	2b20      	cmp	r3, #32
 800a6b2:	d814      	bhi.n	800a6de <UART_SetConfig+0x1ba>
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d002      	beq.n	800a6be <UART_SetConfig+0x19a>
 800a6b8:	2b10      	cmp	r3, #16
 800a6ba:	d008      	beq.n	800a6ce <UART_SetConfig+0x1aa>
 800a6bc:	e00f      	b.n	800a6de <UART_SetConfig+0x1ba>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6c4:	e0ad      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6cc:	e0a9      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a6ce:	2304      	movs	r3, #4
 800a6d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6d4:	e0a5      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a6d6:	2308      	movs	r3, #8
 800a6d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6dc:	e0a1      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a6de:	2310      	movs	r3, #16
 800a6e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a6e4:	e09d      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a4a      	ldr	r2, [pc, #296]	; (800a814 <UART_SetConfig+0x2f0>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d125      	bne.n	800a73c <UART_SetConfig+0x218>
 800a6f0:	4b45      	ldr	r3, [pc, #276]	; (800a808 <UART_SetConfig+0x2e4>)
 800a6f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a6fa:	2bc0      	cmp	r3, #192	; 0xc0
 800a6fc:	d016      	beq.n	800a72c <UART_SetConfig+0x208>
 800a6fe:	2bc0      	cmp	r3, #192	; 0xc0
 800a700:	d818      	bhi.n	800a734 <UART_SetConfig+0x210>
 800a702:	2b80      	cmp	r3, #128	; 0x80
 800a704:	d00a      	beq.n	800a71c <UART_SetConfig+0x1f8>
 800a706:	2b80      	cmp	r3, #128	; 0x80
 800a708:	d814      	bhi.n	800a734 <UART_SetConfig+0x210>
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d002      	beq.n	800a714 <UART_SetConfig+0x1f0>
 800a70e:	2b40      	cmp	r3, #64	; 0x40
 800a710:	d008      	beq.n	800a724 <UART_SetConfig+0x200>
 800a712:	e00f      	b.n	800a734 <UART_SetConfig+0x210>
 800a714:	2300      	movs	r3, #0
 800a716:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a71a:	e082      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a71c:	2302      	movs	r3, #2
 800a71e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a722:	e07e      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a724:	2304      	movs	r3, #4
 800a726:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a72a:	e07a      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a72c:	2308      	movs	r3, #8
 800a72e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a732:	e076      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a734:	2310      	movs	r3, #16
 800a736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a73a:	e072      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a35      	ldr	r2, [pc, #212]	; (800a818 <UART_SetConfig+0x2f4>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d12a      	bne.n	800a79c <UART_SetConfig+0x278>
 800a746:	4b30      	ldr	r3, [pc, #192]	; (800a808 <UART_SetConfig+0x2e4>)
 800a748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a74c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a750:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a754:	d01a      	beq.n	800a78c <UART_SetConfig+0x268>
 800a756:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a75a:	d81b      	bhi.n	800a794 <UART_SetConfig+0x270>
 800a75c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a760:	d00c      	beq.n	800a77c <UART_SetConfig+0x258>
 800a762:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a766:	d815      	bhi.n	800a794 <UART_SetConfig+0x270>
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d003      	beq.n	800a774 <UART_SetConfig+0x250>
 800a76c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a770:	d008      	beq.n	800a784 <UART_SetConfig+0x260>
 800a772:	e00f      	b.n	800a794 <UART_SetConfig+0x270>
 800a774:	2300      	movs	r3, #0
 800a776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a77a:	e052      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a77c:	2302      	movs	r3, #2
 800a77e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a782:	e04e      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a784:	2304      	movs	r3, #4
 800a786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a78a:	e04a      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a78c:	2308      	movs	r3, #8
 800a78e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a792:	e046      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a794:	2310      	movs	r3, #16
 800a796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a79a:	e042      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a17      	ldr	r2, [pc, #92]	; (800a800 <UART_SetConfig+0x2dc>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d13a      	bne.n	800a81c <UART_SetConfig+0x2f8>
 800a7a6:	4b18      	ldr	r3, [pc, #96]	; (800a808 <UART_SetConfig+0x2e4>)
 800a7a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a7b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a7b4:	d01a      	beq.n	800a7ec <UART_SetConfig+0x2c8>
 800a7b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a7ba:	d81b      	bhi.n	800a7f4 <UART_SetConfig+0x2d0>
 800a7bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7c0:	d00c      	beq.n	800a7dc <UART_SetConfig+0x2b8>
 800a7c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7c6:	d815      	bhi.n	800a7f4 <UART_SetConfig+0x2d0>
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d003      	beq.n	800a7d4 <UART_SetConfig+0x2b0>
 800a7cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7d0:	d008      	beq.n	800a7e4 <UART_SetConfig+0x2c0>
 800a7d2:	e00f      	b.n	800a7f4 <UART_SetConfig+0x2d0>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a7da:	e022      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a7dc:	2302      	movs	r3, #2
 800a7de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a7e2:	e01e      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a7e4:	2304      	movs	r3, #4
 800a7e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a7ea:	e01a      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a7ec:	2308      	movs	r3, #8
 800a7ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a7f2:	e016      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a7f4:	2310      	movs	r3, #16
 800a7f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a7fa:	e012      	b.n	800a822 <UART_SetConfig+0x2fe>
 800a7fc:	cfff69f3 	.word	0xcfff69f3
 800a800:	40008000 	.word	0x40008000
 800a804:	40013800 	.word	0x40013800
 800a808:	40021000 	.word	0x40021000
 800a80c:	40004400 	.word	0x40004400
 800a810:	40004800 	.word	0x40004800
 800a814:	40004c00 	.word	0x40004c00
 800a818:	40005000 	.word	0x40005000
 800a81c:	2310      	movs	r3, #16
 800a81e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4aae      	ldr	r2, [pc, #696]	; (800aae0 <UART_SetConfig+0x5bc>)
 800a828:	4293      	cmp	r3, r2
 800a82a:	f040 8097 	bne.w	800a95c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a82e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a832:	2b08      	cmp	r3, #8
 800a834:	d823      	bhi.n	800a87e <UART_SetConfig+0x35a>
 800a836:	a201      	add	r2, pc, #4	; (adr r2, 800a83c <UART_SetConfig+0x318>)
 800a838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a83c:	0800a861 	.word	0x0800a861
 800a840:	0800a87f 	.word	0x0800a87f
 800a844:	0800a869 	.word	0x0800a869
 800a848:	0800a87f 	.word	0x0800a87f
 800a84c:	0800a86f 	.word	0x0800a86f
 800a850:	0800a87f 	.word	0x0800a87f
 800a854:	0800a87f 	.word	0x0800a87f
 800a858:	0800a87f 	.word	0x0800a87f
 800a85c:	0800a877 	.word	0x0800a877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a860:	f7fd f8b4 	bl	80079cc <HAL_RCC_GetPCLK1Freq>
 800a864:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a866:	e010      	b.n	800a88a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a868:	4b9e      	ldr	r3, [pc, #632]	; (800aae4 <UART_SetConfig+0x5c0>)
 800a86a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a86c:	e00d      	b.n	800a88a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a86e:	f7fd f841 	bl	80078f4 <HAL_RCC_GetSysClockFreq>
 800a872:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a874:	e009      	b.n	800a88a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a87a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a87c:	e005      	b.n	800a88a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a87e:	2300      	movs	r3, #0
 800a880:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a882:	2301      	movs	r3, #1
 800a884:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a888:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a88a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f000 8130 	beq.w	800aaf2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a896:	4a94      	ldr	r2, [pc, #592]	; (800aae8 <UART_SetConfig+0x5c4>)
 800a898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a89c:	461a      	mov	r2, r3
 800a89e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8a4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	685a      	ldr	r2, [r3, #4]
 800a8aa:	4613      	mov	r3, r2
 800a8ac:	005b      	lsls	r3, r3, #1
 800a8ae:	4413      	add	r3, r2
 800a8b0:	69ba      	ldr	r2, [r7, #24]
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d305      	bcc.n	800a8c2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8bc:	69ba      	ldr	r2, [r7, #24]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d903      	bls.n	800a8ca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a8c8:	e113      	b.n	800aaf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	60bb      	str	r3, [r7, #8]
 800a8d0:	60fa      	str	r2, [r7, #12]
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8d6:	4a84      	ldr	r2, [pc, #528]	; (800aae8 <UART_SetConfig+0x5c4>)
 800a8d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	2200      	movs	r2, #0
 800a8e0:	603b      	str	r3, [r7, #0]
 800a8e2:	607a      	str	r2, [r7, #4]
 800a8e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a8ec:	f7f6 f9d4 	bl	8000c98 <__aeabi_uldivmod>
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	460b      	mov	r3, r1
 800a8f4:	4610      	mov	r0, r2
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	f04f 0200 	mov.w	r2, #0
 800a8fc:	f04f 0300 	mov.w	r3, #0
 800a900:	020b      	lsls	r3, r1, #8
 800a902:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a906:	0202      	lsls	r2, r0, #8
 800a908:	6979      	ldr	r1, [r7, #20]
 800a90a:	6849      	ldr	r1, [r1, #4]
 800a90c:	0849      	lsrs	r1, r1, #1
 800a90e:	2000      	movs	r0, #0
 800a910:	460c      	mov	r4, r1
 800a912:	4605      	mov	r5, r0
 800a914:	eb12 0804 	adds.w	r8, r2, r4
 800a918:	eb43 0905 	adc.w	r9, r3, r5
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	469a      	mov	sl, r3
 800a924:	4693      	mov	fp, r2
 800a926:	4652      	mov	r2, sl
 800a928:	465b      	mov	r3, fp
 800a92a:	4640      	mov	r0, r8
 800a92c:	4649      	mov	r1, r9
 800a92e:	f7f6 f9b3 	bl	8000c98 <__aeabi_uldivmod>
 800a932:	4602      	mov	r2, r0
 800a934:	460b      	mov	r3, r1
 800a936:	4613      	mov	r3, r2
 800a938:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a93a:	6a3b      	ldr	r3, [r7, #32]
 800a93c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a940:	d308      	bcc.n	800a954 <UART_SetConfig+0x430>
 800a942:	6a3b      	ldr	r3, [r7, #32]
 800a944:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a948:	d204      	bcs.n	800a954 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	6a3a      	ldr	r2, [r7, #32]
 800a950:	60da      	str	r2, [r3, #12]
 800a952:	e0ce      	b.n	800aaf2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a954:	2301      	movs	r3, #1
 800a956:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a95a:	e0ca      	b.n	800aaf2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	69db      	ldr	r3, [r3, #28]
 800a960:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a964:	d166      	bne.n	800aa34 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a966:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a96a:	2b08      	cmp	r3, #8
 800a96c:	d827      	bhi.n	800a9be <UART_SetConfig+0x49a>
 800a96e:	a201      	add	r2, pc, #4	; (adr r2, 800a974 <UART_SetConfig+0x450>)
 800a970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a974:	0800a999 	.word	0x0800a999
 800a978:	0800a9a1 	.word	0x0800a9a1
 800a97c:	0800a9a9 	.word	0x0800a9a9
 800a980:	0800a9bf 	.word	0x0800a9bf
 800a984:	0800a9af 	.word	0x0800a9af
 800a988:	0800a9bf 	.word	0x0800a9bf
 800a98c:	0800a9bf 	.word	0x0800a9bf
 800a990:	0800a9bf 	.word	0x0800a9bf
 800a994:	0800a9b7 	.word	0x0800a9b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a998:	f7fd f818 	bl	80079cc <HAL_RCC_GetPCLK1Freq>
 800a99c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a99e:	e014      	b.n	800a9ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9a0:	f7fd f82a 	bl	80079f8 <HAL_RCC_GetPCLK2Freq>
 800a9a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a9a6:	e010      	b.n	800a9ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a9a8:	4b4e      	ldr	r3, [pc, #312]	; (800aae4 <UART_SetConfig+0x5c0>)
 800a9aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a9ac:	e00d      	b.n	800a9ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a9ae:	f7fc ffa1 	bl	80078f4 <HAL_RCC_GetSysClockFreq>
 800a9b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a9b4:	e009      	b.n	800a9ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a9b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a9ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a9bc:	e005      	b.n	800a9ca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a9c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	f000 8090 	beq.w	800aaf2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d6:	4a44      	ldr	r2, [pc, #272]	; (800aae8 <UART_SetConfig+0x5c4>)
 800a9d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9dc:	461a      	mov	r2, r3
 800a9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9e4:	005a      	lsls	r2, r3, #1
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	685b      	ldr	r3, [r3, #4]
 800a9ea:	085b      	lsrs	r3, r3, #1
 800a9ec:	441a      	add	r2, r3
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9f8:	6a3b      	ldr	r3, [r7, #32]
 800a9fa:	2b0f      	cmp	r3, #15
 800a9fc:	d916      	bls.n	800aa2c <UART_SetConfig+0x508>
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa04:	d212      	bcs.n	800aa2c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	f023 030f 	bic.w	r3, r3, #15
 800aa0e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa10:	6a3b      	ldr	r3, [r7, #32]
 800aa12:	085b      	lsrs	r3, r3, #1
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	f003 0307 	and.w	r3, r3, #7
 800aa1a:	b29a      	uxth	r2, r3
 800aa1c:	8bfb      	ldrh	r3, [r7, #30]
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	8bfa      	ldrh	r2, [r7, #30]
 800aa28:	60da      	str	r2, [r3, #12]
 800aa2a:	e062      	b.n	800aaf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800aa32:	e05e      	b.n	800aaf2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aa34:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aa38:	2b08      	cmp	r3, #8
 800aa3a:	d828      	bhi.n	800aa8e <UART_SetConfig+0x56a>
 800aa3c:	a201      	add	r2, pc, #4	; (adr r2, 800aa44 <UART_SetConfig+0x520>)
 800aa3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa42:	bf00      	nop
 800aa44:	0800aa69 	.word	0x0800aa69
 800aa48:	0800aa71 	.word	0x0800aa71
 800aa4c:	0800aa79 	.word	0x0800aa79
 800aa50:	0800aa8f 	.word	0x0800aa8f
 800aa54:	0800aa7f 	.word	0x0800aa7f
 800aa58:	0800aa8f 	.word	0x0800aa8f
 800aa5c:	0800aa8f 	.word	0x0800aa8f
 800aa60:	0800aa8f 	.word	0x0800aa8f
 800aa64:	0800aa87 	.word	0x0800aa87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa68:	f7fc ffb0 	bl	80079cc <HAL_RCC_GetPCLK1Freq>
 800aa6c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800aa6e:	e014      	b.n	800aa9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa70:	f7fc ffc2 	bl	80079f8 <HAL_RCC_GetPCLK2Freq>
 800aa74:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800aa76:	e010      	b.n	800aa9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa78:	4b1a      	ldr	r3, [pc, #104]	; (800aae4 <UART_SetConfig+0x5c0>)
 800aa7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800aa7c:	e00d      	b.n	800aa9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa7e:	f7fc ff39 	bl	80078f4 <HAL_RCC_GetSysClockFreq>
 800aa82:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800aa84:	e009      	b.n	800aa9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa8a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800aa8c:	e005      	b.n	800aa9a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800aa92:	2301      	movs	r3, #1
 800aa94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800aa98:	bf00      	nop
    }

    if (pclk != 0U)
 800aa9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d028      	beq.n	800aaf2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaa4:	4a10      	ldr	r2, [pc, #64]	; (800aae8 <UART_SetConfig+0x5c4>)
 800aaa6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aaaa:	461a      	mov	r2, r3
 800aaac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaae:	fbb3 f2f2 	udiv	r2, r3, r2
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	685b      	ldr	r3, [r3, #4]
 800aab6:	085b      	lsrs	r3, r3, #1
 800aab8:	441a      	add	r2, r3
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	fbb2 f3f3 	udiv	r3, r2, r3
 800aac2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aac4:	6a3b      	ldr	r3, [r7, #32]
 800aac6:	2b0f      	cmp	r3, #15
 800aac8:	d910      	bls.n	800aaec <UART_SetConfig+0x5c8>
 800aaca:	6a3b      	ldr	r3, [r7, #32]
 800aacc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aad0:	d20c      	bcs.n	800aaec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aad2:	6a3b      	ldr	r3, [r7, #32]
 800aad4:	b29a      	uxth	r2, r3
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	60da      	str	r2, [r3, #12]
 800aadc:	e009      	b.n	800aaf2 <UART_SetConfig+0x5ce>
 800aade:	bf00      	nop
 800aae0:	40008000 	.word	0x40008000
 800aae4:	00f42400 	.word	0x00f42400
 800aae8:	0800dd10 	.word	0x0800dd10
      }
      else
      {
        ret = HAL_ERROR;
 800aaec:	2301      	movs	r3, #1
 800aaee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	2200      	movs	r2, #0
 800ab06:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ab0e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3730      	adds	r7, #48	; 0x30
 800ab16:	46bd      	mov	sp, r7
 800ab18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ab1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab28:	f003 0301 	and.w	r3, r3, #1
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d00a      	beq.n	800ab46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	430a      	orrs	r2, r1
 800ab44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab4a:	f003 0302 	and.w	r3, r3, #2
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d00a      	beq.n	800ab68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	430a      	orrs	r2, r1
 800ab66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab6c:	f003 0304 	and.w	r3, r3, #4
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00a      	beq.n	800ab8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	685b      	ldr	r3, [r3, #4]
 800ab7a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	430a      	orrs	r2, r1
 800ab88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab8e:	f003 0308 	and.w	r3, r3, #8
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d00a      	beq.n	800abac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	685b      	ldr	r3, [r3, #4]
 800ab9c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	430a      	orrs	r2, r1
 800abaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abb0:	f003 0310 	and.w	r3, r3, #16
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00a      	beq.n	800abce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	689b      	ldr	r3, [r3, #8]
 800abbe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	430a      	orrs	r2, r1
 800abcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abd2:	f003 0320 	and.w	r3, r3, #32
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d00a      	beq.n	800abf0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	430a      	orrs	r2, r1
 800abee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d01a      	beq.n	800ac32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	430a      	orrs	r2, r1
 800ac10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac1a:	d10a      	bne.n	800ac32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	685b      	ldr	r3, [r3, #4]
 800ac22:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	430a      	orrs	r2, r1
 800ac30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d00a      	beq.n	800ac54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	430a      	orrs	r2, r1
 800ac52:	605a      	str	r2, [r3, #4]
  }
}
 800ac54:	bf00      	nop
 800ac56:	370c      	adds	r7, #12
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5e:	4770      	bx	lr

0800ac60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b086      	sub	sp, #24
 800ac64:	af02      	add	r7, sp, #8
 800ac66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac70:	f7f9 f9c0 	bl	8003ff4 <HAL_GetTick>
 800ac74:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f003 0308 	and.w	r3, r3, #8
 800ac80:	2b08      	cmp	r3, #8
 800ac82:	d10e      	bne.n	800aca2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ac88:	9300      	str	r3, [sp, #0]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 f82f 	bl	800acf6 <UART_WaitOnFlagUntilTimeout>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d001      	beq.n	800aca2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac9e:	2303      	movs	r3, #3
 800aca0:	e025      	b.n	800acee <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f003 0304 	and.w	r3, r3, #4
 800acac:	2b04      	cmp	r3, #4
 800acae:	d10e      	bne.n	800acce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800acb4:	9300      	str	r3, [sp, #0]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2200      	movs	r2, #0
 800acba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f000 f819 	bl	800acf6 <UART_WaitOnFlagUntilTimeout>
 800acc4:	4603      	mov	r3, r0
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d001      	beq.n	800acce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acca:	2303      	movs	r3, #3
 800accc:	e00f      	b.n	800acee <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2220      	movs	r2, #32
 800acd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2220      	movs	r2, #32
 800acda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800acec:	2300      	movs	r3, #0
}
 800acee:	4618      	mov	r0, r3
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}

0800acf6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800acf6:	b580      	push	{r7, lr}
 800acf8:	b09c      	sub	sp, #112	; 0x70
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	60f8      	str	r0, [r7, #12]
 800acfe:	60b9      	str	r1, [r7, #8]
 800ad00:	603b      	str	r3, [r7, #0]
 800ad02:	4613      	mov	r3, r2
 800ad04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad06:	e0a9      	b.n	800ae5c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad0e:	f000 80a5 	beq.w	800ae5c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad12:	f7f9 f96f 	bl	8003ff4 <HAL_GetTick>
 800ad16:	4602      	mov	r2, r0
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d302      	bcc.n	800ad28 <UART_WaitOnFlagUntilTimeout+0x32>
 800ad22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d140      	bne.n	800adaa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad30:	e853 3f00 	ldrex	r3, [r3]
 800ad34:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ad36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad38:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ad3c:	667b      	str	r3, [r7, #100]	; 0x64
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	461a      	mov	r2, r3
 800ad44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ad46:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad48:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ad4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ad4e:	e841 2300 	strex	r3, r2, [r1]
 800ad52:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ad54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d1e6      	bne.n	800ad28 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	3308      	adds	r3, #8
 800ad60:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad64:	e853 3f00 	ldrex	r3, [r3]
 800ad68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad6c:	f023 0301 	bic.w	r3, r3, #1
 800ad70:	663b      	str	r3, [r7, #96]	; 0x60
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	3308      	adds	r3, #8
 800ad78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ad7a:	64ba      	str	r2, [r7, #72]	; 0x48
 800ad7c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ad80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad82:	e841 2300 	strex	r3, r2, [r1]
 800ad86:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ad88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1e5      	bne.n	800ad5a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2220      	movs	r2, #32
 800ad92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2220      	movs	r2, #32
 800ad9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2200      	movs	r2, #0
 800ada2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ada6:	2303      	movs	r3, #3
 800ada8:	e069      	b.n	800ae7e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f003 0304 	and.w	r3, r3, #4
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d051      	beq.n	800ae5c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	69db      	ldr	r3, [r3, #28]
 800adbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800adc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800adc6:	d149      	bne.n	800ae5c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800add0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adda:	e853 3f00 	ldrex	r3, [r3]
 800adde:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ade0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ade6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	461a      	mov	r2, r3
 800adee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800adf0:	637b      	str	r3, [r7, #52]	; 0x34
 800adf2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800adf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800adf8:	e841 2300 	strex	r3, r2, [r1]
 800adfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800adfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d1e6      	bne.n	800add2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	3308      	adds	r3, #8
 800ae0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	e853 3f00 	ldrex	r3, [r3]
 800ae12:	613b      	str	r3, [r7, #16]
   return(result);
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	f023 0301 	bic.w	r3, r3, #1
 800ae1a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	3308      	adds	r3, #8
 800ae22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ae24:	623a      	str	r2, [r7, #32]
 800ae26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae28:	69f9      	ldr	r1, [r7, #28]
 800ae2a:	6a3a      	ldr	r2, [r7, #32]
 800ae2c:	e841 2300 	strex	r3, r2, [r1]
 800ae30:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d1e5      	bne.n	800ae04 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2220      	movs	r2, #32
 800ae3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2220      	movs	r2, #32
 800ae44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2220      	movs	r2, #32
 800ae4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	2200      	movs	r2, #0
 800ae54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ae58:	2303      	movs	r3, #3
 800ae5a:	e010      	b.n	800ae7e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	69da      	ldr	r2, [r3, #28]
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	4013      	ands	r3, r2
 800ae66:	68ba      	ldr	r2, [r7, #8]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	bf0c      	ite	eq
 800ae6c:	2301      	moveq	r3, #1
 800ae6e:	2300      	movne	r3, #0
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	461a      	mov	r2, r3
 800ae74:	79fb      	ldrb	r3, [r7, #7]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	f43f af46 	beq.w	800ad08 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae7c:	2300      	movs	r3, #0
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3770      	adds	r7, #112	; 0x70
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ae86:	b480      	push	{r7}
 800ae88:	b085      	sub	sp, #20
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d101      	bne.n	800ae9c <HAL_UARTEx_DisableFifoMode+0x16>
 800ae98:	2302      	movs	r3, #2
 800ae9a:	e027      	b.n	800aeec <HAL_UARTEx_DisableFifoMode+0x66>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2224      	movs	r2, #36	; 0x24
 800aea8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	681a      	ldr	r2, [r3, #0]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f022 0201 	bic.w	r2, r2, #1
 800aec2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aeca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2200      	movs	r2, #0
 800aed0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	68fa      	ldr	r2, [r7, #12]
 800aed8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2220      	movs	r2, #32
 800aede:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2200      	movs	r2, #0
 800aee6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3714      	adds	r7, #20
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d101      	bne.n	800af10 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af0c:	2302      	movs	r3, #2
 800af0e:	e02d      	b.n	800af6c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2201      	movs	r2, #1
 800af14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2224      	movs	r2, #36	; 0x24
 800af1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681a      	ldr	r2, [r3, #0]
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f022 0201 	bic.w	r2, r2, #1
 800af36:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	683a      	ldr	r2, [r7, #0]
 800af48:	430a      	orrs	r2, r1
 800af4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f000 f84f 	bl	800aff0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	68fa      	ldr	r2, [r7, #12]
 800af58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2220      	movs	r2, #32
 800af5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2200      	movs	r2, #0
 800af66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800af6a:	2300      	movs	r3, #0
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3710      	adds	r7, #16
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af84:	2b01      	cmp	r3, #1
 800af86:	d101      	bne.n	800af8c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800af88:	2302      	movs	r3, #2
 800af8a:	e02d      	b.n	800afe8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2224      	movs	r2, #36	; 0x24
 800af98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f022 0201 	bic.w	r2, r2, #1
 800afb2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	683a      	ldr	r2, [r7, #0]
 800afc4:	430a      	orrs	r2, r1
 800afc6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f811 	bl	800aff0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2220      	movs	r2, #32
 800afda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3710      	adds	r7, #16
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b085      	sub	sp, #20
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800affc:	2b00      	cmp	r3, #0
 800affe:	d108      	bne.n	800b012 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2201      	movs	r2, #1
 800b004:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2201      	movs	r2, #1
 800b00c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b010:	e031      	b.n	800b076 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b012:	2308      	movs	r3, #8
 800b014:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b016:	2308      	movs	r3, #8
 800b018:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	689b      	ldr	r3, [r3, #8]
 800b020:	0e5b      	lsrs	r3, r3, #25
 800b022:	b2db      	uxtb	r3, r3
 800b024:	f003 0307 	and.w	r3, r3, #7
 800b028:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	689b      	ldr	r3, [r3, #8]
 800b030:	0f5b      	lsrs	r3, r3, #29
 800b032:	b2db      	uxtb	r3, r3
 800b034:	f003 0307 	and.w	r3, r3, #7
 800b038:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b03a:	7bbb      	ldrb	r3, [r7, #14]
 800b03c:	7b3a      	ldrb	r2, [r7, #12]
 800b03e:	4911      	ldr	r1, [pc, #68]	; (800b084 <UARTEx_SetNbDataToProcess+0x94>)
 800b040:	5c8a      	ldrb	r2, [r1, r2]
 800b042:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b046:	7b3a      	ldrb	r2, [r7, #12]
 800b048:	490f      	ldr	r1, [pc, #60]	; (800b088 <UARTEx_SetNbDataToProcess+0x98>)
 800b04a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b04c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b050:	b29a      	uxth	r2, r3
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b058:	7bfb      	ldrb	r3, [r7, #15]
 800b05a:	7b7a      	ldrb	r2, [r7, #13]
 800b05c:	4909      	ldr	r1, [pc, #36]	; (800b084 <UARTEx_SetNbDataToProcess+0x94>)
 800b05e:	5c8a      	ldrb	r2, [r1, r2]
 800b060:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b064:	7b7a      	ldrb	r2, [r7, #13]
 800b066:	4908      	ldr	r1, [pc, #32]	; (800b088 <UARTEx_SetNbDataToProcess+0x98>)
 800b068:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b06a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b06e:	b29a      	uxth	r2, r3
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b076:	bf00      	nop
 800b078:	3714      	adds	r7, #20
 800b07a:	46bd      	mov	sp, r7
 800b07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b080:	4770      	bx	lr
 800b082:	bf00      	nop
 800b084:	0800dd28 	.word	0x0800dd28
 800b088:	0800dd30 	.word	0x0800dd30

0800b08c <__errno>:
 800b08c:	4b01      	ldr	r3, [pc, #4]	; (800b094 <__errno+0x8>)
 800b08e:	6818      	ldr	r0, [r3, #0]
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	2000000c 	.word	0x2000000c

0800b098 <__libc_init_array>:
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	4d0d      	ldr	r5, [pc, #52]	; (800b0d0 <__libc_init_array+0x38>)
 800b09c:	4c0d      	ldr	r4, [pc, #52]	; (800b0d4 <__libc_init_array+0x3c>)
 800b09e:	1b64      	subs	r4, r4, r5
 800b0a0:	10a4      	asrs	r4, r4, #2
 800b0a2:	2600      	movs	r6, #0
 800b0a4:	42a6      	cmp	r6, r4
 800b0a6:	d109      	bne.n	800b0bc <__libc_init_array+0x24>
 800b0a8:	4d0b      	ldr	r5, [pc, #44]	; (800b0d8 <__libc_init_array+0x40>)
 800b0aa:	4c0c      	ldr	r4, [pc, #48]	; (800b0dc <__libc_init_array+0x44>)
 800b0ac:	f002 fdac 	bl	800dc08 <_init>
 800b0b0:	1b64      	subs	r4, r4, r5
 800b0b2:	10a4      	asrs	r4, r4, #2
 800b0b4:	2600      	movs	r6, #0
 800b0b6:	42a6      	cmp	r6, r4
 800b0b8:	d105      	bne.n	800b0c6 <__libc_init_array+0x2e>
 800b0ba:	bd70      	pop	{r4, r5, r6, pc}
 800b0bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0c0:	4798      	blx	r3
 800b0c2:	3601      	adds	r6, #1
 800b0c4:	e7ee      	b.n	800b0a4 <__libc_init_array+0xc>
 800b0c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0ca:	4798      	blx	r3
 800b0cc:	3601      	adds	r6, #1
 800b0ce:	e7f2      	b.n	800b0b6 <__libc_init_array+0x1e>
 800b0d0:	0800e11c 	.word	0x0800e11c
 800b0d4:	0800e11c 	.word	0x0800e11c
 800b0d8:	0800e11c 	.word	0x0800e11c
 800b0dc:	0800e120 	.word	0x0800e120

0800b0e0 <memcpy>:
 800b0e0:	440a      	add	r2, r1
 800b0e2:	4291      	cmp	r1, r2
 800b0e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0e8:	d100      	bne.n	800b0ec <memcpy+0xc>
 800b0ea:	4770      	bx	lr
 800b0ec:	b510      	push	{r4, lr}
 800b0ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0f6:	4291      	cmp	r1, r2
 800b0f8:	d1f9      	bne.n	800b0ee <memcpy+0xe>
 800b0fa:	bd10      	pop	{r4, pc}

0800b0fc <memset>:
 800b0fc:	4402      	add	r2, r0
 800b0fe:	4603      	mov	r3, r0
 800b100:	4293      	cmp	r3, r2
 800b102:	d100      	bne.n	800b106 <memset+0xa>
 800b104:	4770      	bx	lr
 800b106:	f803 1b01 	strb.w	r1, [r3], #1
 800b10a:	e7f9      	b.n	800b100 <memset+0x4>

0800b10c <__cvt>:
 800b10c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b110:	ec55 4b10 	vmov	r4, r5, d0
 800b114:	2d00      	cmp	r5, #0
 800b116:	460e      	mov	r6, r1
 800b118:	4619      	mov	r1, r3
 800b11a:	462b      	mov	r3, r5
 800b11c:	bfbb      	ittet	lt
 800b11e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b122:	461d      	movlt	r5, r3
 800b124:	2300      	movge	r3, #0
 800b126:	232d      	movlt	r3, #45	; 0x2d
 800b128:	700b      	strb	r3, [r1, #0]
 800b12a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b12c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b130:	4691      	mov	r9, r2
 800b132:	f023 0820 	bic.w	r8, r3, #32
 800b136:	bfbc      	itt	lt
 800b138:	4622      	movlt	r2, r4
 800b13a:	4614      	movlt	r4, r2
 800b13c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b140:	d005      	beq.n	800b14e <__cvt+0x42>
 800b142:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b146:	d100      	bne.n	800b14a <__cvt+0x3e>
 800b148:	3601      	adds	r6, #1
 800b14a:	2102      	movs	r1, #2
 800b14c:	e000      	b.n	800b150 <__cvt+0x44>
 800b14e:	2103      	movs	r1, #3
 800b150:	ab03      	add	r3, sp, #12
 800b152:	9301      	str	r3, [sp, #4]
 800b154:	ab02      	add	r3, sp, #8
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	ec45 4b10 	vmov	d0, r4, r5
 800b15c:	4653      	mov	r3, sl
 800b15e:	4632      	mov	r2, r6
 800b160:	f000 fdba 	bl	800bcd8 <_dtoa_r>
 800b164:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b168:	4607      	mov	r7, r0
 800b16a:	d102      	bne.n	800b172 <__cvt+0x66>
 800b16c:	f019 0f01 	tst.w	r9, #1
 800b170:	d022      	beq.n	800b1b8 <__cvt+0xac>
 800b172:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b176:	eb07 0906 	add.w	r9, r7, r6
 800b17a:	d110      	bne.n	800b19e <__cvt+0x92>
 800b17c:	783b      	ldrb	r3, [r7, #0]
 800b17e:	2b30      	cmp	r3, #48	; 0x30
 800b180:	d10a      	bne.n	800b198 <__cvt+0x8c>
 800b182:	2200      	movs	r2, #0
 800b184:	2300      	movs	r3, #0
 800b186:	4620      	mov	r0, r4
 800b188:	4629      	mov	r1, r5
 800b18a:	f7f5 fcc5 	bl	8000b18 <__aeabi_dcmpeq>
 800b18e:	b918      	cbnz	r0, 800b198 <__cvt+0x8c>
 800b190:	f1c6 0601 	rsb	r6, r6, #1
 800b194:	f8ca 6000 	str.w	r6, [sl]
 800b198:	f8da 3000 	ldr.w	r3, [sl]
 800b19c:	4499      	add	r9, r3
 800b19e:	2200      	movs	r2, #0
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	4629      	mov	r1, r5
 800b1a6:	f7f5 fcb7 	bl	8000b18 <__aeabi_dcmpeq>
 800b1aa:	b108      	cbz	r0, 800b1b0 <__cvt+0xa4>
 800b1ac:	f8cd 900c 	str.w	r9, [sp, #12]
 800b1b0:	2230      	movs	r2, #48	; 0x30
 800b1b2:	9b03      	ldr	r3, [sp, #12]
 800b1b4:	454b      	cmp	r3, r9
 800b1b6:	d307      	bcc.n	800b1c8 <__cvt+0xbc>
 800b1b8:	9b03      	ldr	r3, [sp, #12]
 800b1ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1bc:	1bdb      	subs	r3, r3, r7
 800b1be:	4638      	mov	r0, r7
 800b1c0:	6013      	str	r3, [r2, #0]
 800b1c2:	b004      	add	sp, #16
 800b1c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c8:	1c59      	adds	r1, r3, #1
 800b1ca:	9103      	str	r1, [sp, #12]
 800b1cc:	701a      	strb	r2, [r3, #0]
 800b1ce:	e7f0      	b.n	800b1b2 <__cvt+0xa6>

0800b1d0 <__exponent>:
 800b1d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2900      	cmp	r1, #0
 800b1d6:	bfb8      	it	lt
 800b1d8:	4249      	neglt	r1, r1
 800b1da:	f803 2b02 	strb.w	r2, [r3], #2
 800b1de:	bfb4      	ite	lt
 800b1e0:	222d      	movlt	r2, #45	; 0x2d
 800b1e2:	222b      	movge	r2, #43	; 0x2b
 800b1e4:	2909      	cmp	r1, #9
 800b1e6:	7042      	strb	r2, [r0, #1]
 800b1e8:	dd2a      	ble.n	800b240 <__exponent+0x70>
 800b1ea:	f10d 0407 	add.w	r4, sp, #7
 800b1ee:	46a4      	mov	ip, r4
 800b1f0:	270a      	movs	r7, #10
 800b1f2:	46a6      	mov	lr, r4
 800b1f4:	460a      	mov	r2, r1
 800b1f6:	fb91 f6f7 	sdiv	r6, r1, r7
 800b1fa:	fb07 1516 	mls	r5, r7, r6, r1
 800b1fe:	3530      	adds	r5, #48	; 0x30
 800b200:	2a63      	cmp	r2, #99	; 0x63
 800b202:	f104 34ff 	add.w	r4, r4, #4294967295
 800b206:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b20a:	4631      	mov	r1, r6
 800b20c:	dcf1      	bgt.n	800b1f2 <__exponent+0x22>
 800b20e:	3130      	adds	r1, #48	; 0x30
 800b210:	f1ae 0502 	sub.w	r5, lr, #2
 800b214:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b218:	1c44      	adds	r4, r0, #1
 800b21a:	4629      	mov	r1, r5
 800b21c:	4561      	cmp	r1, ip
 800b21e:	d30a      	bcc.n	800b236 <__exponent+0x66>
 800b220:	f10d 0209 	add.w	r2, sp, #9
 800b224:	eba2 020e 	sub.w	r2, r2, lr
 800b228:	4565      	cmp	r5, ip
 800b22a:	bf88      	it	hi
 800b22c:	2200      	movhi	r2, #0
 800b22e:	4413      	add	r3, r2
 800b230:	1a18      	subs	r0, r3, r0
 800b232:	b003      	add	sp, #12
 800b234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b236:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b23a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b23e:	e7ed      	b.n	800b21c <__exponent+0x4c>
 800b240:	2330      	movs	r3, #48	; 0x30
 800b242:	3130      	adds	r1, #48	; 0x30
 800b244:	7083      	strb	r3, [r0, #2]
 800b246:	70c1      	strb	r1, [r0, #3]
 800b248:	1d03      	adds	r3, r0, #4
 800b24a:	e7f1      	b.n	800b230 <__exponent+0x60>

0800b24c <_printf_float>:
 800b24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b250:	ed2d 8b02 	vpush	{d8}
 800b254:	b08d      	sub	sp, #52	; 0x34
 800b256:	460c      	mov	r4, r1
 800b258:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b25c:	4616      	mov	r6, r2
 800b25e:	461f      	mov	r7, r3
 800b260:	4605      	mov	r5, r0
 800b262:	f001 fcdf 	bl	800cc24 <_localeconv_r>
 800b266:	f8d0 a000 	ldr.w	sl, [r0]
 800b26a:	4650      	mov	r0, sl
 800b26c:	f7f4 ffd8 	bl	8000220 <strlen>
 800b270:	2300      	movs	r3, #0
 800b272:	930a      	str	r3, [sp, #40]	; 0x28
 800b274:	6823      	ldr	r3, [r4, #0]
 800b276:	9305      	str	r3, [sp, #20]
 800b278:	f8d8 3000 	ldr.w	r3, [r8]
 800b27c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b280:	3307      	adds	r3, #7
 800b282:	f023 0307 	bic.w	r3, r3, #7
 800b286:	f103 0208 	add.w	r2, r3, #8
 800b28a:	f8c8 2000 	str.w	r2, [r8]
 800b28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b292:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b296:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b29a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b29e:	9307      	str	r3, [sp, #28]
 800b2a0:	f8cd 8018 	str.w	r8, [sp, #24]
 800b2a4:	ee08 0a10 	vmov	s16, r0
 800b2a8:	4b9f      	ldr	r3, [pc, #636]	; (800b528 <_printf_float+0x2dc>)
 800b2aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b2:	f7f5 fc63 	bl	8000b7c <__aeabi_dcmpun>
 800b2b6:	bb88      	cbnz	r0, 800b31c <_printf_float+0xd0>
 800b2b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2bc:	4b9a      	ldr	r3, [pc, #616]	; (800b528 <_printf_float+0x2dc>)
 800b2be:	f04f 32ff 	mov.w	r2, #4294967295
 800b2c2:	f7f5 fc3d 	bl	8000b40 <__aeabi_dcmple>
 800b2c6:	bb48      	cbnz	r0, 800b31c <_printf_float+0xd0>
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	4640      	mov	r0, r8
 800b2ce:	4649      	mov	r1, r9
 800b2d0:	f7f5 fc2c 	bl	8000b2c <__aeabi_dcmplt>
 800b2d4:	b110      	cbz	r0, 800b2dc <_printf_float+0x90>
 800b2d6:	232d      	movs	r3, #45	; 0x2d
 800b2d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2dc:	4b93      	ldr	r3, [pc, #588]	; (800b52c <_printf_float+0x2e0>)
 800b2de:	4894      	ldr	r0, [pc, #592]	; (800b530 <_printf_float+0x2e4>)
 800b2e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b2e4:	bf94      	ite	ls
 800b2e6:	4698      	movls	r8, r3
 800b2e8:	4680      	movhi	r8, r0
 800b2ea:	2303      	movs	r3, #3
 800b2ec:	6123      	str	r3, [r4, #16]
 800b2ee:	9b05      	ldr	r3, [sp, #20]
 800b2f0:	f023 0204 	bic.w	r2, r3, #4
 800b2f4:	6022      	str	r2, [r4, #0]
 800b2f6:	f04f 0900 	mov.w	r9, #0
 800b2fa:	9700      	str	r7, [sp, #0]
 800b2fc:	4633      	mov	r3, r6
 800b2fe:	aa0b      	add	r2, sp, #44	; 0x2c
 800b300:	4621      	mov	r1, r4
 800b302:	4628      	mov	r0, r5
 800b304:	f000 f9d8 	bl	800b6b8 <_printf_common>
 800b308:	3001      	adds	r0, #1
 800b30a:	f040 8090 	bne.w	800b42e <_printf_float+0x1e2>
 800b30e:	f04f 30ff 	mov.w	r0, #4294967295
 800b312:	b00d      	add	sp, #52	; 0x34
 800b314:	ecbd 8b02 	vpop	{d8}
 800b318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b31c:	4642      	mov	r2, r8
 800b31e:	464b      	mov	r3, r9
 800b320:	4640      	mov	r0, r8
 800b322:	4649      	mov	r1, r9
 800b324:	f7f5 fc2a 	bl	8000b7c <__aeabi_dcmpun>
 800b328:	b140      	cbz	r0, 800b33c <_printf_float+0xf0>
 800b32a:	464b      	mov	r3, r9
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	bfbc      	itt	lt
 800b330:	232d      	movlt	r3, #45	; 0x2d
 800b332:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b336:	487f      	ldr	r0, [pc, #508]	; (800b534 <_printf_float+0x2e8>)
 800b338:	4b7f      	ldr	r3, [pc, #508]	; (800b538 <_printf_float+0x2ec>)
 800b33a:	e7d1      	b.n	800b2e0 <_printf_float+0x94>
 800b33c:	6863      	ldr	r3, [r4, #4]
 800b33e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b342:	9206      	str	r2, [sp, #24]
 800b344:	1c5a      	adds	r2, r3, #1
 800b346:	d13f      	bne.n	800b3c8 <_printf_float+0x17c>
 800b348:	2306      	movs	r3, #6
 800b34a:	6063      	str	r3, [r4, #4]
 800b34c:	9b05      	ldr	r3, [sp, #20]
 800b34e:	6861      	ldr	r1, [r4, #4]
 800b350:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b354:	2300      	movs	r3, #0
 800b356:	9303      	str	r3, [sp, #12]
 800b358:	ab0a      	add	r3, sp, #40	; 0x28
 800b35a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b35e:	ab09      	add	r3, sp, #36	; 0x24
 800b360:	ec49 8b10 	vmov	d0, r8, r9
 800b364:	9300      	str	r3, [sp, #0]
 800b366:	6022      	str	r2, [r4, #0]
 800b368:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b36c:	4628      	mov	r0, r5
 800b36e:	f7ff fecd 	bl	800b10c <__cvt>
 800b372:	9b06      	ldr	r3, [sp, #24]
 800b374:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b376:	2b47      	cmp	r3, #71	; 0x47
 800b378:	4680      	mov	r8, r0
 800b37a:	d108      	bne.n	800b38e <_printf_float+0x142>
 800b37c:	1cc8      	adds	r0, r1, #3
 800b37e:	db02      	blt.n	800b386 <_printf_float+0x13a>
 800b380:	6863      	ldr	r3, [r4, #4]
 800b382:	4299      	cmp	r1, r3
 800b384:	dd41      	ble.n	800b40a <_printf_float+0x1be>
 800b386:	f1ab 0b02 	sub.w	fp, fp, #2
 800b38a:	fa5f fb8b 	uxtb.w	fp, fp
 800b38e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b392:	d820      	bhi.n	800b3d6 <_printf_float+0x18a>
 800b394:	3901      	subs	r1, #1
 800b396:	465a      	mov	r2, fp
 800b398:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b39c:	9109      	str	r1, [sp, #36]	; 0x24
 800b39e:	f7ff ff17 	bl	800b1d0 <__exponent>
 800b3a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3a4:	1813      	adds	r3, r2, r0
 800b3a6:	2a01      	cmp	r2, #1
 800b3a8:	4681      	mov	r9, r0
 800b3aa:	6123      	str	r3, [r4, #16]
 800b3ac:	dc02      	bgt.n	800b3b4 <_printf_float+0x168>
 800b3ae:	6822      	ldr	r2, [r4, #0]
 800b3b0:	07d2      	lsls	r2, r2, #31
 800b3b2:	d501      	bpl.n	800b3b8 <_printf_float+0x16c>
 800b3b4:	3301      	adds	r3, #1
 800b3b6:	6123      	str	r3, [r4, #16]
 800b3b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d09c      	beq.n	800b2fa <_printf_float+0xae>
 800b3c0:	232d      	movs	r3, #45	; 0x2d
 800b3c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3c6:	e798      	b.n	800b2fa <_printf_float+0xae>
 800b3c8:	9a06      	ldr	r2, [sp, #24]
 800b3ca:	2a47      	cmp	r2, #71	; 0x47
 800b3cc:	d1be      	bne.n	800b34c <_printf_float+0x100>
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d1bc      	bne.n	800b34c <_printf_float+0x100>
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	e7b9      	b.n	800b34a <_printf_float+0xfe>
 800b3d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b3da:	d118      	bne.n	800b40e <_printf_float+0x1c2>
 800b3dc:	2900      	cmp	r1, #0
 800b3de:	6863      	ldr	r3, [r4, #4]
 800b3e0:	dd0b      	ble.n	800b3fa <_printf_float+0x1ae>
 800b3e2:	6121      	str	r1, [r4, #16]
 800b3e4:	b913      	cbnz	r3, 800b3ec <_printf_float+0x1a0>
 800b3e6:	6822      	ldr	r2, [r4, #0]
 800b3e8:	07d0      	lsls	r0, r2, #31
 800b3ea:	d502      	bpl.n	800b3f2 <_printf_float+0x1a6>
 800b3ec:	3301      	adds	r3, #1
 800b3ee:	440b      	add	r3, r1
 800b3f0:	6123      	str	r3, [r4, #16]
 800b3f2:	65a1      	str	r1, [r4, #88]	; 0x58
 800b3f4:	f04f 0900 	mov.w	r9, #0
 800b3f8:	e7de      	b.n	800b3b8 <_printf_float+0x16c>
 800b3fa:	b913      	cbnz	r3, 800b402 <_printf_float+0x1b6>
 800b3fc:	6822      	ldr	r2, [r4, #0]
 800b3fe:	07d2      	lsls	r2, r2, #31
 800b400:	d501      	bpl.n	800b406 <_printf_float+0x1ba>
 800b402:	3302      	adds	r3, #2
 800b404:	e7f4      	b.n	800b3f0 <_printf_float+0x1a4>
 800b406:	2301      	movs	r3, #1
 800b408:	e7f2      	b.n	800b3f0 <_printf_float+0x1a4>
 800b40a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b410:	4299      	cmp	r1, r3
 800b412:	db05      	blt.n	800b420 <_printf_float+0x1d4>
 800b414:	6823      	ldr	r3, [r4, #0]
 800b416:	6121      	str	r1, [r4, #16]
 800b418:	07d8      	lsls	r0, r3, #31
 800b41a:	d5ea      	bpl.n	800b3f2 <_printf_float+0x1a6>
 800b41c:	1c4b      	adds	r3, r1, #1
 800b41e:	e7e7      	b.n	800b3f0 <_printf_float+0x1a4>
 800b420:	2900      	cmp	r1, #0
 800b422:	bfd4      	ite	le
 800b424:	f1c1 0202 	rsble	r2, r1, #2
 800b428:	2201      	movgt	r2, #1
 800b42a:	4413      	add	r3, r2
 800b42c:	e7e0      	b.n	800b3f0 <_printf_float+0x1a4>
 800b42e:	6823      	ldr	r3, [r4, #0]
 800b430:	055a      	lsls	r2, r3, #21
 800b432:	d407      	bmi.n	800b444 <_printf_float+0x1f8>
 800b434:	6923      	ldr	r3, [r4, #16]
 800b436:	4642      	mov	r2, r8
 800b438:	4631      	mov	r1, r6
 800b43a:	4628      	mov	r0, r5
 800b43c:	47b8      	blx	r7
 800b43e:	3001      	adds	r0, #1
 800b440:	d12c      	bne.n	800b49c <_printf_float+0x250>
 800b442:	e764      	b.n	800b30e <_printf_float+0xc2>
 800b444:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b448:	f240 80e0 	bls.w	800b60c <_printf_float+0x3c0>
 800b44c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b450:	2200      	movs	r2, #0
 800b452:	2300      	movs	r3, #0
 800b454:	f7f5 fb60 	bl	8000b18 <__aeabi_dcmpeq>
 800b458:	2800      	cmp	r0, #0
 800b45a:	d034      	beq.n	800b4c6 <_printf_float+0x27a>
 800b45c:	4a37      	ldr	r2, [pc, #220]	; (800b53c <_printf_float+0x2f0>)
 800b45e:	2301      	movs	r3, #1
 800b460:	4631      	mov	r1, r6
 800b462:	4628      	mov	r0, r5
 800b464:	47b8      	blx	r7
 800b466:	3001      	adds	r0, #1
 800b468:	f43f af51 	beq.w	800b30e <_printf_float+0xc2>
 800b46c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b470:	429a      	cmp	r2, r3
 800b472:	db02      	blt.n	800b47a <_printf_float+0x22e>
 800b474:	6823      	ldr	r3, [r4, #0]
 800b476:	07d8      	lsls	r0, r3, #31
 800b478:	d510      	bpl.n	800b49c <_printf_float+0x250>
 800b47a:	ee18 3a10 	vmov	r3, s16
 800b47e:	4652      	mov	r2, sl
 800b480:	4631      	mov	r1, r6
 800b482:	4628      	mov	r0, r5
 800b484:	47b8      	blx	r7
 800b486:	3001      	adds	r0, #1
 800b488:	f43f af41 	beq.w	800b30e <_printf_float+0xc2>
 800b48c:	f04f 0800 	mov.w	r8, #0
 800b490:	f104 091a 	add.w	r9, r4, #26
 800b494:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b496:	3b01      	subs	r3, #1
 800b498:	4543      	cmp	r3, r8
 800b49a:	dc09      	bgt.n	800b4b0 <_printf_float+0x264>
 800b49c:	6823      	ldr	r3, [r4, #0]
 800b49e:	079b      	lsls	r3, r3, #30
 800b4a0:	f100 8105 	bmi.w	800b6ae <_printf_float+0x462>
 800b4a4:	68e0      	ldr	r0, [r4, #12]
 800b4a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4a8:	4298      	cmp	r0, r3
 800b4aa:	bfb8      	it	lt
 800b4ac:	4618      	movlt	r0, r3
 800b4ae:	e730      	b.n	800b312 <_printf_float+0xc6>
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	464a      	mov	r2, r9
 800b4b4:	4631      	mov	r1, r6
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	47b8      	blx	r7
 800b4ba:	3001      	adds	r0, #1
 800b4bc:	f43f af27 	beq.w	800b30e <_printf_float+0xc2>
 800b4c0:	f108 0801 	add.w	r8, r8, #1
 800b4c4:	e7e6      	b.n	800b494 <_printf_float+0x248>
 800b4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	dc39      	bgt.n	800b540 <_printf_float+0x2f4>
 800b4cc:	4a1b      	ldr	r2, [pc, #108]	; (800b53c <_printf_float+0x2f0>)
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	4631      	mov	r1, r6
 800b4d2:	4628      	mov	r0, r5
 800b4d4:	47b8      	blx	r7
 800b4d6:	3001      	adds	r0, #1
 800b4d8:	f43f af19 	beq.w	800b30e <_printf_float+0xc2>
 800b4dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4e0:	4313      	orrs	r3, r2
 800b4e2:	d102      	bne.n	800b4ea <_printf_float+0x29e>
 800b4e4:	6823      	ldr	r3, [r4, #0]
 800b4e6:	07d9      	lsls	r1, r3, #31
 800b4e8:	d5d8      	bpl.n	800b49c <_printf_float+0x250>
 800b4ea:	ee18 3a10 	vmov	r3, s16
 800b4ee:	4652      	mov	r2, sl
 800b4f0:	4631      	mov	r1, r6
 800b4f2:	4628      	mov	r0, r5
 800b4f4:	47b8      	blx	r7
 800b4f6:	3001      	adds	r0, #1
 800b4f8:	f43f af09 	beq.w	800b30e <_printf_float+0xc2>
 800b4fc:	f04f 0900 	mov.w	r9, #0
 800b500:	f104 0a1a 	add.w	sl, r4, #26
 800b504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b506:	425b      	negs	r3, r3
 800b508:	454b      	cmp	r3, r9
 800b50a:	dc01      	bgt.n	800b510 <_printf_float+0x2c4>
 800b50c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b50e:	e792      	b.n	800b436 <_printf_float+0x1ea>
 800b510:	2301      	movs	r3, #1
 800b512:	4652      	mov	r2, sl
 800b514:	4631      	mov	r1, r6
 800b516:	4628      	mov	r0, r5
 800b518:	47b8      	blx	r7
 800b51a:	3001      	adds	r0, #1
 800b51c:	f43f aef7 	beq.w	800b30e <_printf_float+0xc2>
 800b520:	f109 0901 	add.w	r9, r9, #1
 800b524:	e7ee      	b.n	800b504 <_printf_float+0x2b8>
 800b526:	bf00      	nop
 800b528:	7fefffff 	.word	0x7fefffff
 800b52c:	0800dd3c 	.word	0x0800dd3c
 800b530:	0800dd40 	.word	0x0800dd40
 800b534:	0800dd48 	.word	0x0800dd48
 800b538:	0800dd44 	.word	0x0800dd44
 800b53c:	0800dd4c 	.word	0x0800dd4c
 800b540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b542:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b544:	429a      	cmp	r2, r3
 800b546:	bfa8      	it	ge
 800b548:	461a      	movge	r2, r3
 800b54a:	2a00      	cmp	r2, #0
 800b54c:	4691      	mov	r9, r2
 800b54e:	dc37      	bgt.n	800b5c0 <_printf_float+0x374>
 800b550:	f04f 0b00 	mov.w	fp, #0
 800b554:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b558:	f104 021a 	add.w	r2, r4, #26
 800b55c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b55e:	9305      	str	r3, [sp, #20]
 800b560:	eba3 0309 	sub.w	r3, r3, r9
 800b564:	455b      	cmp	r3, fp
 800b566:	dc33      	bgt.n	800b5d0 <_printf_float+0x384>
 800b568:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b56c:	429a      	cmp	r2, r3
 800b56e:	db3b      	blt.n	800b5e8 <_printf_float+0x39c>
 800b570:	6823      	ldr	r3, [r4, #0]
 800b572:	07da      	lsls	r2, r3, #31
 800b574:	d438      	bmi.n	800b5e8 <_printf_float+0x39c>
 800b576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b578:	9a05      	ldr	r2, [sp, #20]
 800b57a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b57c:	1a9a      	subs	r2, r3, r2
 800b57e:	eba3 0901 	sub.w	r9, r3, r1
 800b582:	4591      	cmp	r9, r2
 800b584:	bfa8      	it	ge
 800b586:	4691      	movge	r9, r2
 800b588:	f1b9 0f00 	cmp.w	r9, #0
 800b58c:	dc35      	bgt.n	800b5fa <_printf_float+0x3ae>
 800b58e:	f04f 0800 	mov.w	r8, #0
 800b592:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b596:	f104 0a1a 	add.w	sl, r4, #26
 800b59a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b59e:	1a9b      	subs	r3, r3, r2
 800b5a0:	eba3 0309 	sub.w	r3, r3, r9
 800b5a4:	4543      	cmp	r3, r8
 800b5a6:	f77f af79 	ble.w	800b49c <_printf_float+0x250>
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	4652      	mov	r2, sl
 800b5ae:	4631      	mov	r1, r6
 800b5b0:	4628      	mov	r0, r5
 800b5b2:	47b8      	blx	r7
 800b5b4:	3001      	adds	r0, #1
 800b5b6:	f43f aeaa 	beq.w	800b30e <_printf_float+0xc2>
 800b5ba:	f108 0801 	add.w	r8, r8, #1
 800b5be:	e7ec      	b.n	800b59a <_printf_float+0x34e>
 800b5c0:	4613      	mov	r3, r2
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	4642      	mov	r2, r8
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	47b8      	blx	r7
 800b5ca:	3001      	adds	r0, #1
 800b5cc:	d1c0      	bne.n	800b550 <_printf_float+0x304>
 800b5ce:	e69e      	b.n	800b30e <_printf_float+0xc2>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	4631      	mov	r1, r6
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	9205      	str	r2, [sp, #20]
 800b5d8:	47b8      	blx	r7
 800b5da:	3001      	adds	r0, #1
 800b5dc:	f43f ae97 	beq.w	800b30e <_printf_float+0xc2>
 800b5e0:	9a05      	ldr	r2, [sp, #20]
 800b5e2:	f10b 0b01 	add.w	fp, fp, #1
 800b5e6:	e7b9      	b.n	800b55c <_printf_float+0x310>
 800b5e8:	ee18 3a10 	vmov	r3, s16
 800b5ec:	4652      	mov	r2, sl
 800b5ee:	4631      	mov	r1, r6
 800b5f0:	4628      	mov	r0, r5
 800b5f2:	47b8      	blx	r7
 800b5f4:	3001      	adds	r0, #1
 800b5f6:	d1be      	bne.n	800b576 <_printf_float+0x32a>
 800b5f8:	e689      	b.n	800b30e <_printf_float+0xc2>
 800b5fa:	9a05      	ldr	r2, [sp, #20]
 800b5fc:	464b      	mov	r3, r9
 800b5fe:	4442      	add	r2, r8
 800b600:	4631      	mov	r1, r6
 800b602:	4628      	mov	r0, r5
 800b604:	47b8      	blx	r7
 800b606:	3001      	adds	r0, #1
 800b608:	d1c1      	bne.n	800b58e <_printf_float+0x342>
 800b60a:	e680      	b.n	800b30e <_printf_float+0xc2>
 800b60c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b60e:	2a01      	cmp	r2, #1
 800b610:	dc01      	bgt.n	800b616 <_printf_float+0x3ca>
 800b612:	07db      	lsls	r3, r3, #31
 800b614:	d538      	bpl.n	800b688 <_printf_float+0x43c>
 800b616:	2301      	movs	r3, #1
 800b618:	4642      	mov	r2, r8
 800b61a:	4631      	mov	r1, r6
 800b61c:	4628      	mov	r0, r5
 800b61e:	47b8      	blx	r7
 800b620:	3001      	adds	r0, #1
 800b622:	f43f ae74 	beq.w	800b30e <_printf_float+0xc2>
 800b626:	ee18 3a10 	vmov	r3, s16
 800b62a:	4652      	mov	r2, sl
 800b62c:	4631      	mov	r1, r6
 800b62e:	4628      	mov	r0, r5
 800b630:	47b8      	blx	r7
 800b632:	3001      	adds	r0, #1
 800b634:	f43f ae6b 	beq.w	800b30e <_printf_float+0xc2>
 800b638:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b63c:	2200      	movs	r2, #0
 800b63e:	2300      	movs	r3, #0
 800b640:	f7f5 fa6a 	bl	8000b18 <__aeabi_dcmpeq>
 800b644:	b9d8      	cbnz	r0, 800b67e <_printf_float+0x432>
 800b646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b648:	f108 0201 	add.w	r2, r8, #1
 800b64c:	3b01      	subs	r3, #1
 800b64e:	4631      	mov	r1, r6
 800b650:	4628      	mov	r0, r5
 800b652:	47b8      	blx	r7
 800b654:	3001      	adds	r0, #1
 800b656:	d10e      	bne.n	800b676 <_printf_float+0x42a>
 800b658:	e659      	b.n	800b30e <_printf_float+0xc2>
 800b65a:	2301      	movs	r3, #1
 800b65c:	4652      	mov	r2, sl
 800b65e:	4631      	mov	r1, r6
 800b660:	4628      	mov	r0, r5
 800b662:	47b8      	blx	r7
 800b664:	3001      	adds	r0, #1
 800b666:	f43f ae52 	beq.w	800b30e <_printf_float+0xc2>
 800b66a:	f108 0801 	add.w	r8, r8, #1
 800b66e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b670:	3b01      	subs	r3, #1
 800b672:	4543      	cmp	r3, r8
 800b674:	dcf1      	bgt.n	800b65a <_printf_float+0x40e>
 800b676:	464b      	mov	r3, r9
 800b678:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b67c:	e6dc      	b.n	800b438 <_printf_float+0x1ec>
 800b67e:	f04f 0800 	mov.w	r8, #0
 800b682:	f104 0a1a 	add.w	sl, r4, #26
 800b686:	e7f2      	b.n	800b66e <_printf_float+0x422>
 800b688:	2301      	movs	r3, #1
 800b68a:	4642      	mov	r2, r8
 800b68c:	e7df      	b.n	800b64e <_printf_float+0x402>
 800b68e:	2301      	movs	r3, #1
 800b690:	464a      	mov	r2, r9
 800b692:	4631      	mov	r1, r6
 800b694:	4628      	mov	r0, r5
 800b696:	47b8      	blx	r7
 800b698:	3001      	adds	r0, #1
 800b69a:	f43f ae38 	beq.w	800b30e <_printf_float+0xc2>
 800b69e:	f108 0801 	add.w	r8, r8, #1
 800b6a2:	68e3      	ldr	r3, [r4, #12]
 800b6a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b6a6:	1a5b      	subs	r3, r3, r1
 800b6a8:	4543      	cmp	r3, r8
 800b6aa:	dcf0      	bgt.n	800b68e <_printf_float+0x442>
 800b6ac:	e6fa      	b.n	800b4a4 <_printf_float+0x258>
 800b6ae:	f04f 0800 	mov.w	r8, #0
 800b6b2:	f104 0919 	add.w	r9, r4, #25
 800b6b6:	e7f4      	b.n	800b6a2 <_printf_float+0x456>

0800b6b8 <_printf_common>:
 800b6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6bc:	4616      	mov	r6, r2
 800b6be:	4699      	mov	r9, r3
 800b6c0:	688a      	ldr	r2, [r1, #8]
 800b6c2:	690b      	ldr	r3, [r1, #16]
 800b6c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	bfb8      	it	lt
 800b6cc:	4613      	movlt	r3, r2
 800b6ce:	6033      	str	r3, [r6, #0]
 800b6d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6d4:	4607      	mov	r7, r0
 800b6d6:	460c      	mov	r4, r1
 800b6d8:	b10a      	cbz	r2, 800b6de <_printf_common+0x26>
 800b6da:	3301      	adds	r3, #1
 800b6dc:	6033      	str	r3, [r6, #0]
 800b6de:	6823      	ldr	r3, [r4, #0]
 800b6e0:	0699      	lsls	r1, r3, #26
 800b6e2:	bf42      	ittt	mi
 800b6e4:	6833      	ldrmi	r3, [r6, #0]
 800b6e6:	3302      	addmi	r3, #2
 800b6e8:	6033      	strmi	r3, [r6, #0]
 800b6ea:	6825      	ldr	r5, [r4, #0]
 800b6ec:	f015 0506 	ands.w	r5, r5, #6
 800b6f0:	d106      	bne.n	800b700 <_printf_common+0x48>
 800b6f2:	f104 0a19 	add.w	sl, r4, #25
 800b6f6:	68e3      	ldr	r3, [r4, #12]
 800b6f8:	6832      	ldr	r2, [r6, #0]
 800b6fa:	1a9b      	subs	r3, r3, r2
 800b6fc:	42ab      	cmp	r3, r5
 800b6fe:	dc26      	bgt.n	800b74e <_printf_common+0x96>
 800b700:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b704:	1e13      	subs	r3, r2, #0
 800b706:	6822      	ldr	r2, [r4, #0]
 800b708:	bf18      	it	ne
 800b70a:	2301      	movne	r3, #1
 800b70c:	0692      	lsls	r2, r2, #26
 800b70e:	d42b      	bmi.n	800b768 <_printf_common+0xb0>
 800b710:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b714:	4649      	mov	r1, r9
 800b716:	4638      	mov	r0, r7
 800b718:	47c0      	blx	r8
 800b71a:	3001      	adds	r0, #1
 800b71c:	d01e      	beq.n	800b75c <_printf_common+0xa4>
 800b71e:	6823      	ldr	r3, [r4, #0]
 800b720:	68e5      	ldr	r5, [r4, #12]
 800b722:	6832      	ldr	r2, [r6, #0]
 800b724:	f003 0306 	and.w	r3, r3, #6
 800b728:	2b04      	cmp	r3, #4
 800b72a:	bf08      	it	eq
 800b72c:	1aad      	subeq	r5, r5, r2
 800b72e:	68a3      	ldr	r3, [r4, #8]
 800b730:	6922      	ldr	r2, [r4, #16]
 800b732:	bf0c      	ite	eq
 800b734:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b738:	2500      	movne	r5, #0
 800b73a:	4293      	cmp	r3, r2
 800b73c:	bfc4      	itt	gt
 800b73e:	1a9b      	subgt	r3, r3, r2
 800b740:	18ed      	addgt	r5, r5, r3
 800b742:	2600      	movs	r6, #0
 800b744:	341a      	adds	r4, #26
 800b746:	42b5      	cmp	r5, r6
 800b748:	d11a      	bne.n	800b780 <_printf_common+0xc8>
 800b74a:	2000      	movs	r0, #0
 800b74c:	e008      	b.n	800b760 <_printf_common+0xa8>
 800b74e:	2301      	movs	r3, #1
 800b750:	4652      	mov	r2, sl
 800b752:	4649      	mov	r1, r9
 800b754:	4638      	mov	r0, r7
 800b756:	47c0      	blx	r8
 800b758:	3001      	adds	r0, #1
 800b75a:	d103      	bne.n	800b764 <_printf_common+0xac>
 800b75c:	f04f 30ff 	mov.w	r0, #4294967295
 800b760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b764:	3501      	adds	r5, #1
 800b766:	e7c6      	b.n	800b6f6 <_printf_common+0x3e>
 800b768:	18e1      	adds	r1, r4, r3
 800b76a:	1c5a      	adds	r2, r3, #1
 800b76c:	2030      	movs	r0, #48	; 0x30
 800b76e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b772:	4422      	add	r2, r4
 800b774:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b778:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b77c:	3302      	adds	r3, #2
 800b77e:	e7c7      	b.n	800b710 <_printf_common+0x58>
 800b780:	2301      	movs	r3, #1
 800b782:	4622      	mov	r2, r4
 800b784:	4649      	mov	r1, r9
 800b786:	4638      	mov	r0, r7
 800b788:	47c0      	blx	r8
 800b78a:	3001      	adds	r0, #1
 800b78c:	d0e6      	beq.n	800b75c <_printf_common+0xa4>
 800b78e:	3601      	adds	r6, #1
 800b790:	e7d9      	b.n	800b746 <_printf_common+0x8e>
	...

0800b794 <_printf_i>:
 800b794:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b798:	7e0f      	ldrb	r7, [r1, #24]
 800b79a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b79c:	2f78      	cmp	r7, #120	; 0x78
 800b79e:	4691      	mov	r9, r2
 800b7a0:	4680      	mov	r8, r0
 800b7a2:	460c      	mov	r4, r1
 800b7a4:	469a      	mov	sl, r3
 800b7a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b7aa:	d807      	bhi.n	800b7bc <_printf_i+0x28>
 800b7ac:	2f62      	cmp	r7, #98	; 0x62
 800b7ae:	d80a      	bhi.n	800b7c6 <_printf_i+0x32>
 800b7b0:	2f00      	cmp	r7, #0
 800b7b2:	f000 80d8 	beq.w	800b966 <_printf_i+0x1d2>
 800b7b6:	2f58      	cmp	r7, #88	; 0x58
 800b7b8:	f000 80a3 	beq.w	800b902 <_printf_i+0x16e>
 800b7bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b7c4:	e03a      	b.n	800b83c <_printf_i+0xa8>
 800b7c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b7ca:	2b15      	cmp	r3, #21
 800b7cc:	d8f6      	bhi.n	800b7bc <_printf_i+0x28>
 800b7ce:	a101      	add	r1, pc, #4	; (adr r1, 800b7d4 <_printf_i+0x40>)
 800b7d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7d4:	0800b82d 	.word	0x0800b82d
 800b7d8:	0800b841 	.word	0x0800b841
 800b7dc:	0800b7bd 	.word	0x0800b7bd
 800b7e0:	0800b7bd 	.word	0x0800b7bd
 800b7e4:	0800b7bd 	.word	0x0800b7bd
 800b7e8:	0800b7bd 	.word	0x0800b7bd
 800b7ec:	0800b841 	.word	0x0800b841
 800b7f0:	0800b7bd 	.word	0x0800b7bd
 800b7f4:	0800b7bd 	.word	0x0800b7bd
 800b7f8:	0800b7bd 	.word	0x0800b7bd
 800b7fc:	0800b7bd 	.word	0x0800b7bd
 800b800:	0800b94d 	.word	0x0800b94d
 800b804:	0800b871 	.word	0x0800b871
 800b808:	0800b92f 	.word	0x0800b92f
 800b80c:	0800b7bd 	.word	0x0800b7bd
 800b810:	0800b7bd 	.word	0x0800b7bd
 800b814:	0800b96f 	.word	0x0800b96f
 800b818:	0800b7bd 	.word	0x0800b7bd
 800b81c:	0800b871 	.word	0x0800b871
 800b820:	0800b7bd 	.word	0x0800b7bd
 800b824:	0800b7bd 	.word	0x0800b7bd
 800b828:	0800b937 	.word	0x0800b937
 800b82c:	682b      	ldr	r3, [r5, #0]
 800b82e:	1d1a      	adds	r2, r3, #4
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	602a      	str	r2, [r5, #0]
 800b834:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b838:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b83c:	2301      	movs	r3, #1
 800b83e:	e0a3      	b.n	800b988 <_printf_i+0x1f4>
 800b840:	6820      	ldr	r0, [r4, #0]
 800b842:	6829      	ldr	r1, [r5, #0]
 800b844:	0606      	lsls	r6, r0, #24
 800b846:	f101 0304 	add.w	r3, r1, #4
 800b84a:	d50a      	bpl.n	800b862 <_printf_i+0xce>
 800b84c:	680e      	ldr	r6, [r1, #0]
 800b84e:	602b      	str	r3, [r5, #0]
 800b850:	2e00      	cmp	r6, #0
 800b852:	da03      	bge.n	800b85c <_printf_i+0xc8>
 800b854:	232d      	movs	r3, #45	; 0x2d
 800b856:	4276      	negs	r6, r6
 800b858:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b85c:	485e      	ldr	r0, [pc, #376]	; (800b9d8 <_printf_i+0x244>)
 800b85e:	230a      	movs	r3, #10
 800b860:	e019      	b.n	800b896 <_printf_i+0x102>
 800b862:	680e      	ldr	r6, [r1, #0]
 800b864:	602b      	str	r3, [r5, #0]
 800b866:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b86a:	bf18      	it	ne
 800b86c:	b236      	sxthne	r6, r6
 800b86e:	e7ef      	b.n	800b850 <_printf_i+0xbc>
 800b870:	682b      	ldr	r3, [r5, #0]
 800b872:	6820      	ldr	r0, [r4, #0]
 800b874:	1d19      	adds	r1, r3, #4
 800b876:	6029      	str	r1, [r5, #0]
 800b878:	0601      	lsls	r1, r0, #24
 800b87a:	d501      	bpl.n	800b880 <_printf_i+0xec>
 800b87c:	681e      	ldr	r6, [r3, #0]
 800b87e:	e002      	b.n	800b886 <_printf_i+0xf2>
 800b880:	0646      	lsls	r6, r0, #25
 800b882:	d5fb      	bpl.n	800b87c <_printf_i+0xe8>
 800b884:	881e      	ldrh	r6, [r3, #0]
 800b886:	4854      	ldr	r0, [pc, #336]	; (800b9d8 <_printf_i+0x244>)
 800b888:	2f6f      	cmp	r7, #111	; 0x6f
 800b88a:	bf0c      	ite	eq
 800b88c:	2308      	moveq	r3, #8
 800b88e:	230a      	movne	r3, #10
 800b890:	2100      	movs	r1, #0
 800b892:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b896:	6865      	ldr	r5, [r4, #4]
 800b898:	60a5      	str	r5, [r4, #8]
 800b89a:	2d00      	cmp	r5, #0
 800b89c:	bfa2      	ittt	ge
 800b89e:	6821      	ldrge	r1, [r4, #0]
 800b8a0:	f021 0104 	bicge.w	r1, r1, #4
 800b8a4:	6021      	strge	r1, [r4, #0]
 800b8a6:	b90e      	cbnz	r6, 800b8ac <_printf_i+0x118>
 800b8a8:	2d00      	cmp	r5, #0
 800b8aa:	d04d      	beq.n	800b948 <_printf_i+0x1b4>
 800b8ac:	4615      	mov	r5, r2
 800b8ae:	fbb6 f1f3 	udiv	r1, r6, r3
 800b8b2:	fb03 6711 	mls	r7, r3, r1, r6
 800b8b6:	5dc7      	ldrb	r7, [r0, r7]
 800b8b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b8bc:	4637      	mov	r7, r6
 800b8be:	42bb      	cmp	r3, r7
 800b8c0:	460e      	mov	r6, r1
 800b8c2:	d9f4      	bls.n	800b8ae <_printf_i+0x11a>
 800b8c4:	2b08      	cmp	r3, #8
 800b8c6:	d10b      	bne.n	800b8e0 <_printf_i+0x14c>
 800b8c8:	6823      	ldr	r3, [r4, #0]
 800b8ca:	07de      	lsls	r6, r3, #31
 800b8cc:	d508      	bpl.n	800b8e0 <_printf_i+0x14c>
 800b8ce:	6923      	ldr	r3, [r4, #16]
 800b8d0:	6861      	ldr	r1, [r4, #4]
 800b8d2:	4299      	cmp	r1, r3
 800b8d4:	bfde      	ittt	le
 800b8d6:	2330      	movle	r3, #48	; 0x30
 800b8d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b8dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b8e0:	1b52      	subs	r2, r2, r5
 800b8e2:	6122      	str	r2, [r4, #16]
 800b8e4:	f8cd a000 	str.w	sl, [sp]
 800b8e8:	464b      	mov	r3, r9
 800b8ea:	aa03      	add	r2, sp, #12
 800b8ec:	4621      	mov	r1, r4
 800b8ee:	4640      	mov	r0, r8
 800b8f0:	f7ff fee2 	bl	800b6b8 <_printf_common>
 800b8f4:	3001      	adds	r0, #1
 800b8f6:	d14c      	bne.n	800b992 <_printf_i+0x1fe>
 800b8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8fc:	b004      	add	sp, #16
 800b8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b902:	4835      	ldr	r0, [pc, #212]	; (800b9d8 <_printf_i+0x244>)
 800b904:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b908:	6829      	ldr	r1, [r5, #0]
 800b90a:	6823      	ldr	r3, [r4, #0]
 800b90c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b910:	6029      	str	r1, [r5, #0]
 800b912:	061d      	lsls	r5, r3, #24
 800b914:	d514      	bpl.n	800b940 <_printf_i+0x1ac>
 800b916:	07df      	lsls	r7, r3, #31
 800b918:	bf44      	itt	mi
 800b91a:	f043 0320 	orrmi.w	r3, r3, #32
 800b91e:	6023      	strmi	r3, [r4, #0]
 800b920:	b91e      	cbnz	r6, 800b92a <_printf_i+0x196>
 800b922:	6823      	ldr	r3, [r4, #0]
 800b924:	f023 0320 	bic.w	r3, r3, #32
 800b928:	6023      	str	r3, [r4, #0]
 800b92a:	2310      	movs	r3, #16
 800b92c:	e7b0      	b.n	800b890 <_printf_i+0xfc>
 800b92e:	6823      	ldr	r3, [r4, #0]
 800b930:	f043 0320 	orr.w	r3, r3, #32
 800b934:	6023      	str	r3, [r4, #0]
 800b936:	2378      	movs	r3, #120	; 0x78
 800b938:	4828      	ldr	r0, [pc, #160]	; (800b9dc <_printf_i+0x248>)
 800b93a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b93e:	e7e3      	b.n	800b908 <_printf_i+0x174>
 800b940:	0659      	lsls	r1, r3, #25
 800b942:	bf48      	it	mi
 800b944:	b2b6      	uxthmi	r6, r6
 800b946:	e7e6      	b.n	800b916 <_printf_i+0x182>
 800b948:	4615      	mov	r5, r2
 800b94a:	e7bb      	b.n	800b8c4 <_printf_i+0x130>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	6826      	ldr	r6, [r4, #0]
 800b950:	6961      	ldr	r1, [r4, #20]
 800b952:	1d18      	adds	r0, r3, #4
 800b954:	6028      	str	r0, [r5, #0]
 800b956:	0635      	lsls	r5, r6, #24
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	d501      	bpl.n	800b960 <_printf_i+0x1cc>
 800b95c:	6019      	str	r1, [r3, #0]
 800b95e:	e002      	b.n	800b966 <_printf_i+0x1d2>
 800b960:	0670      	lsls	r0, r6, #25
 800b962:	d5fb      	bpl.n	800b95c <_printf_i+0x1c8>
 800b964:	8019      	strh	r1, [r3, #0]
 800b966:	2300      	movs	r3, #0
 800b968:	6123      	str	r3, [r4, #16]
 800b96a:	4615      	mov	r5, r2
 800b96c:	e7ba      	b.n	800b8e4 <_printf_i+0x150>
 800b96e:	682b      	ldr	r3, [r5, #0]
 800b970:	1d1a      	adds	r2, r3, #4
 800b972:	602a      	str	r2, [r5, #0]
 800b974:	681d      	ldr	r5, [r3, #0]
 800b976:	6862      	ldr	r2, [r4, #4]
 800b978:	2100      	movs	r1, #0
 800b97a:	4628      	mov	r0, r5
 800b97c:	f7f4 fc58 	bl	8000230 <memchr>
 800b980:	b108      	cbz	r0, 800b986 <_printf_i+0x1f2>
 800b982:	1b40      	subs	r0, r0, r5
 800b984:	6060      	str	r0, [r4, #4]
 800b986:	6863      	ldr	r3, [r4, #4]
 800b988:	6123      	str	r3, [r4, #16]
 800b98a:	2300      	movs	r3, #0
 800b98c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b990:	e7a8      	b.n	800b8e4 <_printf_i+0x150>
 800b992:	6923      	ldr	r3, [r4, #16]
 800b994:	462a      	mov	r2, r5
 800b996:	4649      	mov	r1, r9
 800b998:	4640      	mov	r0, r8
 800b99a:	47d0      	blx	sl
 800b99c:	3001      	adds	r0, #1
 800b99e:	d0ab      	beq.n	800b8f8 <_printf_i+0x164>
 800b9a0:	6823      	ldr	r3, [r4, #0]
 800b9a2:	079b      	lsls	r3, r3, #30
 800b9a4:	d413      	bmi.n	800b9ce <_printf_i+0x23a>
 800b9a6:	68e0      	ldr	r0, [r4, #12]
 800b9a8:	9b03      	ldr	r3, [sp, #12]
 800b9aa:	4298      	cmp	r0, r3
 800b9ac:	bfb8      	it	lt
 800b9ae:	4618      	movlt	r0, r3
 800b9b0:	e7a4      	b.n	800b8fc <_printf_i+0x168>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	4632      	mov	r2, r6
 800b9b6:	4649      	mov	r1, r9
 800b9b8:	4640      	mov	r0, r8
 800b9ba:	47d0      	blx	sl
 800b9bc:	3001      	adds	r0, #1
 800b9be:	d09b      	beq.n	800b8f8 <_printf_i+0x164>
 800b9c0:	3501      	adds	r5, #1
 800b9c2:	68e3      	ldr	r3, [r4, #12]
 800b9c4:	9903      	ldr	r1, [sp, #12]
 800b9c6:	1a5b      	subs	r3, r3, r1
 800b9c8:	42ab      	cmp	r3, r5
 800b9ca:	dcf2      	bgt.n	800b9b2 <_printf_i+0x21e>
 800b9cc:	e7eb      	b.n	800b9a6 <_printf_i+0x212>
 800b9ce:	2500      	movs	r5, #0
 800b9d0:	f104 0619 	add.w	r6, r4, #25
 800b9d4:	e7f5      	b.n	800b9c2 <_printf_i+0x22e>
 800b9d6:	bf00      	nop
 800b9d8:	0800dd4e 	.word	0x0800dd4e
 800b9dc:	0800dd5f 	.word	0x0800dd5f

0800b9e0 <iprintf>:
 800b9e0:	b40f      	push	{r0, r1, r2, r3}
 800b9e2:	4b0a      	ldr	r3, [pc, #40]	; (800ba0c <iprintf+0x2c>)
 800b9e4:	b513      	push	{r0, r1, r4, lr}
 800b9e6:	681c      	ldr	r4, [r3, #0]
 800b9e8:	b124      	cbz	r4, 800b9f4 <iprintf+0x14>
 800b9ea:	69a3      	ldr	r3, [r4, #24]
 800b9ec:	b913      	cbnz	r3, 800b9f4 <iprintf+0x14>
 800b9ee:	4620      	mov	r0, r4
 800b9f0:	f001 f87a 	bl	800cae8 <__sinit>
 800b9f4:	ab05      	add	r3, sp, #20
 800b9f6:	9a04      	ldr	r2, [sp, #16]
 800b9f8:	68a1      	ldr	r1, [r4, #8]
 800b9fa:	9301      	str	r3, [sp, #4]
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	f001 fe29 	bl	800d654 <_vfiprintf_r>
 800ba02:	b002      	add	sp, #8
 800ba04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba08:	b004      	add	sp, #16
 800ba0a:	4770      	bx	lr
 800ba0c:	2000000c 	.word	0x2000000c

0800ba10 <putchar>:
 800ba10:	4b09      	ldr	r3, [pc, #36]	; (800ba38 <putchar+0x28>)
 800ba12:	b513      	push	{r0, r1, r4, lr}
 800ba14:	681c      	ldr	r4, [r3, #0]
 800ba16:	4601      	mov	r1, r0
 800ba18:	b134      	cbz	r4, 800ba28 <putchar+0x18>
 800ba1a:	69a3      	ldr	r3, [r4, #24]
 800ba1c:	b923      	cbnz	r3, 800ba28 <putchar+0x18>
 800ba1e:	9001      	str	r0, [sp, #4]
 800ba20:	4620      	mov	r0, r4
 800ba22:	f001 f861 	bl	800cae8 <__sinit>
 800ba26:	9901      	ldr	r1, [sp, #4]
 800ba28:	68a2      	ldr	r2, [r4, #8]
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	b002      	add	sp, #8
 800ba2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba32:	f001 bf3f 	b.w	800d8b4 <_putc_r>
 800ba36:	bf00      	nop
 800ba38:	2000000c 	.word	0x2000000c

0800ba3c <__swbuf_r>:
 800ba3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3e:	460e      	mov	r6, r1
 800ba40:	4614      	mov	r4, r2
 800ba42:	4605      	mov	r5, r0
 800ba44:	b118      	cbz	r0, 800ba4e <__swbuf_r+0x12>
 800ba46:	6983      	ldr	r3, [r0, #24]
 800ba48:	b90b      	cbnz	r3, 800ba4e <__swbuf_r+0x12>
 800ba4a:	f001 f84d 	bl	800cae8 <__sinit>
 800ba4e:	4b21      	ldr	r3, [pc, #132]	; (800bad4 <__swbuf_r+0x98>)
 800ba50:	429c      	cmp	r4, r3
 800ba52:	d12b      	bne.n	800baac <__swbuf_r+0x70>
 800ba54:	686c      	ldr	r4, [r5, #4]
 800ba56:	69a3      	ldr	r3, [r4, #24]
 800ba58:	60a3      	str	r3, [r4, #8]
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	071a      	lsls	r2, r3, #28
 800ba5e:	d52f      	bpl.n	800bac0 <__swbuf_r+0x84>
 800ba60:	6923      	ldr	r3, [r4, #16]
 800ba62:	b36b      	cbz	r3, 800bac0 <__swbuf_r+0x84>
 800ba64:	6923      	ldr	r3, [r4, #16]
 800ba66:	6820      	ldr	r0, [r4, #0]
 800ba68:	1ac0      	subs	r0, r0, r3
 800ba6a:	6963      	ldr	r3, [r4, #20]
 800ba6c:	b2f6      	uxtb	r6, r6
 800ba6e:	4283      	cmp	r3, r0
 800ba70:	4637      	mov	r7, r6
 800ba72:	dc04      	bgt.n	800ba7e <__swbuf_r+0x42>
 800ba74:	4621      	mov	r1, r4
 800ba76:	4628      	mov	r0, r5
 800ba78:	f000 ffa2 	bl	800c9c0 <_fflush_r>
 800ba7c:	bb30      	cbnz	r0, 800bacc <__swbuf_r+0x90>
 800ba7e:	68a3      	ldr	r3, [r4, #8]
 800ba80:	3b01      	subs	r3, #1
 800ba82:	60a3      	str	r3, [r4, #8]
 800ba84:	6823      	ldr	r3, [r4, #0]
 800ba86:	1c5a      	adds	r2, r3, #1
 800ba88:	6022      	str	r2, [r4, #0]
 800ba8a:	701e      	strb	r6, [r3, #0]
 800ba8c:	6963      	ldr	r3, [r4, #20]
 800ba8e:	3001      	adds	r0, #1
 800ba90:	4283      	cmp	r3, r0
 800ba92:	d004      	beq.n	800ba9e <__swbuf_r+0x62>
 800ba94:	89a3      	ldrh	r3, [r4, #12]
 800ba96:	07db      	lsls	r3, r3, #31
 800ba98:	d506      	bpl.n	800baa8 <__swbuf_r+0x6c>
 800ba9a:	2e0a      	cmp	r6, #10
 800ba9c:	d104      	bne.n	800baa8 <__swbuf_r+0x6c>
 800ba9e:	4621      	mov	r1, r4
 800baa0:	4628      	mov	r0, r5
 800baa2:	f000 ff8d 	bl	800c9c0 <_fflush_r>
 800baa6:	b988      	cbnz	r0, 800bacc <__swbuf_r+0x90>
 800baa8:	4638      	mov	r0, r7
 800baaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800baac:	4b0a      	ldr	r3, [pc, #40]	; (800bad8 <__swbuf_r+0x9c>)
 800baae:	429c      	cmp	r4, r3
 800bab0:	d101      	bne.n	800bab6 <__swbuf_r+0x7a>
 800bab2:	68ac      	ldr	r4, [r5, #8]
 800bab4:	e7cf      	b.n	800ba56 <__swbuf_r+0x1a>
 800bab6:	4b09      	ldr	r3, [pc, #36]	; (800badc <__swbuf_r+0xa0>)
 800bab8:	429c      	cmp	r4, r3
 800baba:	bf08      	it	eq
 800babc:	68ec      	ldreq	r4, [r5, #12]
 800babe:	e7ca      	b.n	800ba56 <__swbuf_r+0x1a>
 800bac0:	4621      	mov	r1, r4
 800bac2:	4628      	mov	r0, r5
 800bac4:	f000 f80c 	bl	800bae0 <__swsetup_r>
 800bac8:	2800      	cmp	r0, #0
 800baca:	d0cb      	beq.n	800ba64 <__swbuf_r+0x28>
 800bacc:	f04f 37ff 	mov.w	r7, #4294967295
 800bad0:	e7ea      	b.n	800baa8 <__swbuf_r+0x6c>
 800bad2:	bf00      	nop
 800bad4:	0800de20 	.word	0x0800de20
 800bad8:	0800de40 	.word	0x0800de40
 800badc:	0800de00 	.word	0x0800de00

0800bae0 <__swsetup_r>:
 800bae0:	4b32      	ldr	r3, [pc, #200]	; (800bbac <__swsetup_r+0xcc>)
 800bae2:	b570      	push	{r4, r5, r6, lr}
 800bae4:	681d      	ldr	r5, [r3, #0]
 800bae6:	4606      	mov	r6, r0
 800bae8:	460c      	mov	r4, r1
 800baea:	b125      	cbz	r5, 800baf6 <__swsetup_r+0x16>
 800baec:	69ab      	ldr	r3, [r5, #24]
 800baee:	b913      	cbnz	r3, 800baf6 <__swsetup_r+0x16>
 800baf0:	4628      	mov	r0, r5
 800baf2:	f000 fff9 	bl	800cae8 <__sinit>
 800baf6:	4b2e      	ldr	r3, [pc, #184]	; (800bbb0 <__swsetup_r+0xd0>)
 800baf8:	429c      	cmp	r4, r3
 800bafa:	d10f      	bne.n	800bb1c <__swsetup_r+0x3c>
 800bafc:	686c      	ldr	r4, [r5, #4]
 800bafe:	89a3      	ldrh	r3, [r4, #12]
 800bb00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb04:	0719      	lsls	r1, r3, #28
 800bb06:	d42c      	bmi.n	800bb62 <__swsetup_r+0x82>
 800bb08:	06dd      	lsls	r5, r3, #27
 800bb0a:	d411      	bmi.n	800bb30 <__swsetup_r+0x50>
 800bb0c:	2309      	movs	r3, #9
 800bb0e:	6033      	str	r3, [r6, #0]
 800bb10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb14:	81a3      	strh	r3, [r4, #12]
 800bb16:	f04f 30ff 	mov.w	r0, #4294967295
 800bb1a:	e03e      	b.n	800bb9a <__swsetup_r+0xba>
 800bb1c:	4b25      	ldr	r3, [pc, #148]	; (800bbb4 <__swsetup_r+0xd4>)
 800bb1e:	429c      	cmp	r4, r3
 800bb20:	d101      	bne.n	800bb26 <__swsetup_r+0x46>
 800bb22:	68ac      	ldr	r4, [r5, #8]
 800bb24:	e7eb      	b.n	800bafe <__swsetup_r+0x1e>
 800bb26:	4b24      	ldr	r3, [pc, #144]	; (800bbb8 <__swsetup_r+0xd8>)
 800bb28:	429c      	cmp	r4, r3
 800bb2a:	bf08      	it	eq
 800bb2c:	68ec      	ldreq	r4, [r5, #12]
 800bb2e:	e7e6      	b.n	800bafe <__swsetup_r+0x1e>
 800bb30:	0758      	lsls	r0, r3, #29
 800bb32:	d512      	bpl.n	800bb5a <__swsetup_r+0x7a>
 800bb34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb36:	b141      	cbz	r1, 800bb4a <__swsetup_r+0x6a>
 800bb38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb3c:	4299      	cmp	r1, r3
 800bb3e:	d002      	beq.n	800bb46 <__swsetup_r+0x66>
 800bb40:	4630      	mov	r0, r6
 800bb42:	f001 fc7d 	bl	800d440 <_free_r>
 800bb46:	2300      	movs	r3, #0
 800bb48:	6363      	str	r3, [r4, #52]	; 0x34
 800bb4a:	89a3      	ldrh	r3, [r4, #12]
 800bb4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bb50:	81a3      	strh	r3, [r4, #12]
 800bb52:	2300      	movs	r3, #0
 800bb54:	6063      	str	r3, [r4, #4]
 800bb56:	6923      	ldr	r3, [r4, #16]
 800bb58:	6023      	str	r3, [r4, #0]
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	f043 0308 	orr.w	r3, r3, #8
 800bb60:	81a3      	strh	r3, [r4, #12]
 800bb62:	6923      	ldr	r3, [r4, #16]
 800bb64:	b94b      	cbnz	r3, 800bb7a <__swsetup_r+0x9a>
 800bb66:	89a3      	ldrh	r3, [r4, #12]
 800bb68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb70:	d003      	beq.n	800bb7a <__swsetup_r+0x9a>
 800bb72:	4621      	mov	r1, r4
 800bb74:	4630      	mov	r0, r6
 800bb76:	f001 f881 	bl	800cc7c <__smakebuf_r>
 800bb7a:	89a0      	ldrh	r0, [r4, #12]
 800bb7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb80:	f010 0301 	ands.w	r3, r0, #1
 800bb84:	d00a      	beq.n	800bb9c <__swsetup_r+0xbc>
 800bb86:	2300      	movs	r3, #0
 800bb88:	60a3      	str	r3, [r4, #8]
 800bb8a:	6963      	ldr	r3, [r4, #20]
 800bb8c:	425b      	negs	r3, r3
 800bb8e:	61a3      	str	r3, [r4, #24]
 800bb90:	6923      	ldr	r3, [r4, #16]
 800bb92:	b943      	cbnz	r3, 800bba6 <__swsetup_r+0xc6>
 800bb94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bb98:	d1ba      	bne.n	800bb10 <__swsetup_r+0x30>
 800bb9a:	bd70      	pop	{r4, r5, r6, pc}
 800bb9c:	0781      	lsls	r1, r0, #30
 800bb9e:	bf58      	it	pl
 800bba0:	6963      	ldrpl	r3, [r4, #20]
 800bba2:	60a3      	str	r3, [r4, #8]
 800bba4:	e7f4      	b.n	800bb90 <__swsetup_r+0xb0>
 800bba6:	2000      	movs	r0, #0
 800bba8:	e7f7      	b.n	800bb9a <__swsetup_r+0xba>
 800bbaa:	bf00      	nop
 800bbac:	2000000c 	.word	0x2000000c
 800bbb0:	0800de20 	.word	0x0800de20
 800bbb4:	0800de40 	.word	0x0800de40
 800bbb8:	0800de00 	.word	0x0800de00

0800bbbc <quorem>:
 800bbbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc0:	6903      	ldr	r3, [r0, #16]
 800bbc2:	690c      	ldr	r4, [r1, #16]
 800bbc4:	42a3      	cmp	r3, r4
 800bbc6:	4607      	mov	r7, r0
 800bbc8:	f2c0 8081 	blt.w	800bcce <quorem+0x112>
 800bbcc:	3c01      	subs	r4, #1
 800bbce:	f101 0814 	add.w	r8, r1, #20
 800bbd2:	f100 0514 	add.w	r5, r0, #20
 800bbd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbda:	9301      	str	r3, [sp, #4]
 800bbdc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bbe0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bbec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bbf0:	fbb2 f6f3 	udiv	r6, r2, r3
 800bbf4:	d331      	bcc.n	800bc5a <quorem+0x9e>
 800bbf6:	f04f 0e00 	mov.w	lr, #0
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	46ac      	mov	ip, r5
 800bbfe:	46f2      	mov	sl, lr
 800bc00:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc04:	b293      	uxth	r3, r2
 800bc06:	fb06 e303 	mla	r3, r6, r3, lr
 800bc0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	ebaa 0303 	sub.w	r3, sl, r3
 800bc14:	f8dc a000 	ldr.w	sl, [ip]
 800bc18:	0c12      	lsrs	r2, r2, #16
 800bc1a:	fa13 f38a 	uxtah	r3, r3, sl
 800bc1e:	fb06 e202 	mla	r2, r6, r2, lr
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	9b00      	ldr	r3, [sp, #0]
 800bc26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc2a:	b292      	uxth	r2, r2
 800bc2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bc30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc34:	f8bd 3000 	ldrh.w	r3, [sp]
 800bc38:	4581      	cmp	r9, r0
 800bc3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc3e:	f84c 3b04 	str.w	r3, [ip], #4
 800bc42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc46:	d2db      	bcs.n	800bc00 <quorem+0x44>
 800bc48:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc4c:	b92b      	cbnz	r3, 800bc5a <quorem+0x9e>
 800bc4e:	9b01      	ldr	r3, [sp, #4]
 800bc50:	3b04      	subs	r3, #4
 800bc52:	429d      	cmp	r5, r3
 800bc54:	461a      	mov	r2, r3
 800bc56:	d32e      	bcc.n	800bcb6 <quorem+0xfa>
 800bc58:	613c      	str	r4, [r7, #16]
 800bc5a:	4638      	mov	r0, r7
 800bc5c:	f001 fad8 	bl	800d210 <__mcmp>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	db24      	blt.n	800bcae <quorem+0xf2>
 800bc64:	3601      	adds	r6, #1
 800bc66:	4628      	mov	r0, r5
 800bc68:	f04f 0c00 	mov.w	ip, #0
 800bc6c:	f858 2b04 	ldr.w	r2, [r8], #4
 800bc70:	f8d0 e000 	ldr.w	lr, [r0]
 800bc74:	b293      	uxth	r3, r2
 800bc76:	ebac 0303 	sub.w	r3, ip, r3
 800bc7a:	0c12      	lsrs	r2, r2, #16
 800bc7c:	fa13 f38e 	uxtah	r3, r3, lr
 800bc80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc8e:	45c1      	cmp	r9, r8
 800bc90:	f840 3b04 	str.w	r3, [r0], #4
 800bc94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc98:	d2e8      	bcs.n	800bc6c <quorem+0xb0>
 800bc9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bca2:	b922      	cbnz	r2, 800bcae <quorem+0xf2>
 800bca4:	3b04      	subs	r3, #4
 800bca6:	429d      	cmp	r5, r3
 800bca8:	461a      	mov	r2, r3
 800bcaa:	d30a      	bcc.n	800bcc2 <quorem+0x106>
 800bcac:	613c      	str	r4, [r7, #16]
 800bcae:	4630      	mov	r0, r6
 800bcb0:	b003      	add	sp, #12
 800bcb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb6:	6812      	ldr	r2, [r2, #0]
 800bcb8:	3b04      	subs	r3, #4
 800bcba:	2a00      	cmp	r2, #0
 800bcbc:	d1cc      	bne.n	800bc58 <quorem+0x9c>
 800bcbe:	3c01      	subs	r4, #1
 800bcc0:	e7c7      	b.n	800bc52 <quorem+0x96>
 800bcc2:	6812      	ldr	r2, [r2, #0]
 800bcc4:	3b04      	subs	r3, #4
 800bcc6:	2a00      	cmp	r2, #0
 800bcc8:	d1f0      	bne.n	800bcac <quorem+0xf0>
 800bcca:	3c01      	subs	r4, #1
 800bccc:	e7eb      	b.n	800bca6 <quorem+0xea>
 800bcce:	2000      	movs	r0, #0
 800bcd0:	e7ee      	b.n	800bcb0 <quorem+0xf4>
 800bcd2:	0000      	movs	r0, r0
 800bcd4:	0000      	movs	r0, r0
	...

0800bcd8 <_dtoa_r>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	ed2d 8b04 	vpush	{d8-d9}
 800bce0:	ec57 6b10 	vmov	r6, r7, d0
 800bce4:	b093      	sub	sp, #76	; 0x4c
 800bce6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bce8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bcec:	9106      	str	r1, [sp, #24]
 800bcee:	ee10 aa10 	vmov	sl, s0
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	9209      	str	r2, [sp, #36]	; 0x24
 800bcf6:	930c      	str	r3, [sp, #48]	; 0x30
 800bcf8:	46bb      	mov	fp, r7
 800bcfa:	b975      	cbnz	r5, 800bd1a <_dtoa_r+0x42>
 800bcfc:	2010      	movs	r0, #16
 800bcfe:	f000 fffd 	bl	800ccfc <malloc>
 800bd02:	4602      	mov	r2, r0
 800bd04:	6260      	str	r0, [r4, #36]	; 0x24
 800bd06:	b920      	cbnz	r0, 800bd12 <_dtoa_r+0x3a>
 800bd08:	4ba7      	ldr	r3, [pc, #668]	; (800bfa8 <_dtoa_r+0x2d0>)
 800bd0a:	21ea      	movs	r1, #234	; 0xea
 800bd0c:	48a7      	ldr	r0, [pc, #668]	; (800bfac <_dtoa_r+0x2d4>)
 800bd0e:	f001 fe7f 	bl	800da10 <__assert_func>
 800bd12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd16:	6005      	str	r5, [r0, #0]
 800bd18:	60c5      	str	r5, [r0, #12]
 800bd1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd1c:	6819      	ldr	r1, [r3, #0]
 800bd1e:	b151      	cbz	r1, 800bd36 <_dtoa_r+0x5e>
 800bd20:	685a      	ldr	r2, [r3, #4]
 800bd22:	604a      	str	r2, [r1, #4]
 800bd24:	2301      	movs	r3, #1
 800bd26:	4093      	lsls	r3, r2
 800bd28:	608b      	str	r3, [r1, #8]
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	f001 f82e 	bl	800cd8c <_Bfree>
 800bd30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd32:	2200      	movs	r2, #0
 800bd34:	601a      	str	r2, [r3, #0]
 800bd36:	1e3b      	subs	r3, r7, #0
 800bd38:	bfaa      	itet	ge
 800bd3a:	2300      	movge	r3, #0
 800bd3c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bd40:	f8c8 3000 	strge.w	r3, [r8]
 800bd44:	4b9a      	ldr	r3, [pc, #616]	; (800bfb0 <_dtoa_r+0x2d8>)
 800bd46:	bfbc      	itt	lt
 800bd48:	2201      	movlt	r2, #1
 800bd4a:	f8c8 2000 	strlt.w	r2, [r8]
 800bd4e:	ea33 030b 	bics.w	r3, r3, fp
 800bd52:	d11b      	bne.n	800bd8c <_dtoa_r+0xb4>
 800bd54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd56:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd5a:	6013      	str	r3, [r2, #0]
 800bd5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd60:	4333      	orrs	r3, r6
 800bd62:	f000 8592 	beq.w	800c88a <_dtoa_r+0xbb2>
 800bd66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd68:	b963      	cbnz	r3, 800bd84 <_dtoa_r+0xac>
 800bd6a:	4b92      	ldr	r3, [pc, #584]	; (800bfb4 <_dtoa_r+0x2dc>)
 800bd6c:	e022      	b.n	800bdb4 <_dtoa_r+0xdc>
 800bd6e:	4b92      	ldr	r3, [pc, #584]	; (800bfb8 <_dtoa_r+0x2e0>)
 800bd70:	9301      	str	r3, [sp, #4]
 800bd72:	3308      	adds	r3, #8
 800bd74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd76:	6013      	str	r3, [r2, #0]
 800bd78:	9801      	ldr	r0, [sp, #4]
 800bd7a:	b013      	add	sp, #76	; 0x4c
 800bd7c:	ecbd 8b04 	vpop	{d8-d9}
 800bd80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd84:	4b8b      	ldr	r3, [pc, #556]	; (800bfb4 <_dtoa_r+0x2dc>)
 800bd86:	9301      	str	r3, [sp, #4]
 800bd88:	3303      	adds	r3, #3
 800bd8a:	e7f3      	b.n	800bd74 <_dtoa_r+0x9c>
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	2300      	movs	r3, #0
 800bd90:	4650      	mov	r0, sl
 800bd92:	4659      	mov	r1, fp
 800bd94:	f7f4 fec0 	bl	8000b18 <__aeabi_dcmpeq>
 800bd98:	ec4b ab19 	vmov	d9, sl, fp
 800bd9c:	4680      	mov	r8, r0
 800bd9e:	b158      	cbz	r0, 800bdb8 <_dtoa_r+0xe0>
 800bda0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bda2:	2301      	movs	r3, #1
 800bda4:	6013      	str	r3, [r2, #0]
 800bda6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	f000 856b 	beq.w	800c884 <_dtoa_r+0xbac>
 800bdae:	4883      	ldr	r0, [pc, #524]	; (800bfbc <_dtoa_r+0x2e4>)
 800bdb0:	6018      	str	r0, [r3, #0]
 800bdb2:	1e43      	subs	r3, r0, #1
 800bdb4:	9301      	str	r3, [sp, #4]
 800bdb6:	e7df      	b.n	800bd78 <_dtoa_r+0xa0>
 800bdb8:	ec4b ab10 	vmov	d0, sl, fp
 800bdbc:	aa10      	add	r2, sp, #64	; 0x40
 800bdbe:	a911      	add	r1, sp, #68	; 0x44
 800bdc0:	4620      	mov	r0, r4
 800bdc2:	f001 facb 	bl	800d35c <__d2b>
 800bdc6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bdca:	ee08 0a10 	vmov	s16, r0
 800bdce:	2d00      	cmp	r5, #0
 800bdd0:	f000 8084 	beq.w	800bedc <_dtoa_r+0x204>
 800bdd4:	ee19 3a90 	vmov	r3, s19
 800bdd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bddc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bde0:	4656      	mov	r6, sl
 800bde2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bde6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bdea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bdee:	4b74      	ldr	r3, [pc, #464]	; (800bfc0 <_dtoa_r+0x2e8>)
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	4630      	mov	r0, r6
 800bdf4:	4639      	mov	r1, r7
 800bdf6:	f7f4 fa6f 	bl	80002d8 <__aeabi_dsub>
 800bdfa:	a365      	add	r3, pc, #404	; (adr r3, 800bf90 <_dtoa_r+0x2b8>)
 800bdfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be00:	f7f4 fc22 	bl	8000648 <__aeabi_dmul>
 800be04:	a364      	add	r3, pc, #400	; (adr r3, 800bf98 <_dtoa_r+0x2c0>)
 800be06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0a:	f7f4 fa67 	bl	80002dc <__adddf3>
 800be0e:	4606      	mov	r6, r0
 800be10:	4628      	mov	r0, r5
 800be12:	460f      	mov	r7, r1
 800be14:	f7f4 fbae 	bl	8000574 <__aeabi_i2d>
 800be18:	a361      	add	r3, pc, #388	; (adr r3, 800bfa0 <_dtoa_r+0x2c8>)
 800be1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1e:	f7f4 fc13 	bl	8000648 <__aeabi_dmul>
 800be22:	4602      	mov	r2, r0
 800be24:	460b      	mov	r3, r1
 800be26:	4630      	mov	r0, r6
 800be28:	4639      	mov	r1, r7
 800be2a:	f7f4 fa57 	bl	80002dc <__adddf3>
 800be2e:	4606      	mov	r6, r0
 800be30:	460f      	mov	r7, r1
 800be32:	f7f4 feb9 	bl	8000ba8 <__aeabi_d2iz>
 800be36:	2200      	movs	r2, #0
 800be38:	9000      	str	r0, [sp, #0]
 800be3a:	2300      	movs	r3, #0
 800be3c:	4630      	mov	r0, r6
 800be3e:	4639      	mov	r1, r7
 800be40:	f7f4 fe74 	bl	8000b2c <__aeabi_dcmplt>
 800be44:	b150      	cbz	r0, 800be5c <_dtoa_r+0x184>
 800be46:	9800      	ldr	r0, [sp, #0]
 800be48:	f7f4 fb94 	bl	8000574 <__aeabi_i2d>
 800be4c:	4632      	mov	r2, r6
 800be4e:	463b      	mov	r3, r7
 800be50:	f7f4 fe62 	bl	8000b18 <__aeabi_dcmpeq>
 800be54:	b910      	cbnz	r0, 800be5c <_dtoa_r+0x184>
 800be56:	9b00      	ldr	r3, [sp, #0]
 800be58:	3b01      	subs	r3, #1
 800be5a:	9300      	str	r3, [sp, #0]
 800be5c:	9b00      	ldr	r3, [sp, #0]
 800be5e:	2b16      	cmp	r3, #22
 800be60:	d85a      	bhi.n	800bf18 <_dtoa_r+0x240>
 800be62:	9a00      	ldr	r2, [sp, #0]
 800be64:	4b57      	ldr	r3, [pc, #348]	; (800bfc4 <_dtoa_r+0x2ec>)
 800be66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be6e:	ec51 0b19 	vmov	r0, r1, d9
 800be72:	f7f4 fe5b 	bl	8000b2c <__aeabi_dcmplt>
 800be76:	2800      	cmp	r0, #0
 800be78:	d050      	beq.n	800bf1c <_dtoa_r+0x244>
 800be7a:	9b00      	ldr	r3, [sp, #0]
 800be7c:	3b01      	subs	r3, #1
 800be7e:	9300      	str	r3, [sp, #0]
 800be80:	2300      	movs	r3, #0
 800be82:	930b      	str	r3, [sp, #44]	; 0x2c
 800be84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be86:	1b5d      	subs	r5, r3, r5
 800be88:	1e6b      	subs	r3, r5, #1
 800be8a:	9305      	str	r3, [sp, #20]
 800be8c:	bf45      	ittet	mi
 800be8e:	f1c5 0301 	rsbmi	r3, r5, #1
 800be92:	9304      	strmi	r3, [sp, #16]
 800be94:	2300      	movpl	r3, #0
 800be96:	2300      	movmi	r3, #0
 800be98:	bf4c      	ite	mi
 800be9a:	9305      	strmi	r3, [sp, #20]
 800be9c:	9304      	strpl	r3, [sp, #16]
 800be9e:	9b00      	ldr	r3, [sp, #0]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	db3d      	blt.n	800bf20 <_dtoa_r+0x248>
 800bea4:	9b05      	ldr	r3, [sp, #20]
 800bea6:	9a00      	ldr	r2, [sp, #0]
 800bea8:	920a      	str	r2, [sp, #40]	; 0x28
 800beaa:	4413      	add	r3, r2
 800beac:	9305      	str	r3, [sp, #20]
 800beae:	2300      	movs	r3, #0
 800beb0:	9307      	str	r3, [sp, #28]
 800beb2:	9b06      	ldr	r3, [sp, #24]
 800beb4:	2b09      	cmp	r3, #9
 800beb6:	f200 8089 	bhi.w	800bfcc <_dtoa_r+0x2f4>
 800beba:	2b05      	cmp	r3, #5
 800bebc:	bfc4      	itt	gt
 800bebe:	3b04      	subgt	r3, #4
 800bec0:	9306      	strgt	r3, [sp, #24]
 800bec2:	9b06      	ldr	r3, [sp, #24]
 800bec4:	f1a3 0302 	sub.w	r3, r3, #2
 800bec8:	bfcc      	ite	gt
 800beca:	2500      	movgt	r5, #0
 800becc:	2501      	movle	r5, #1
 800bece:	2b03      	cmp	r3, #3
 800bed0:	f200 8087 	bhi.w	800bfe2 <_dtoa_r+0x30a>
 800bed4:	e8df f003 	tbb	[pc, r3]
 800bed8:	59383a2d 	.word	0x59383a2d
 800bedc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bee0:	441d      	add	r5, r3
 800bee2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bee6:	2b20      	cmp	r3, #32
 800bee8:	bfc1      	itttt	gt
 800beea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800beee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bef2:	fa0b f303 	lslgt.w	r3, fp, r3
 800bef6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800befa:	bfda      	itte	le
 800befc:	f1c3 0320 	rsble	r3, r3, #32
 800bf00:	fa06 f003 	lslle.w	r0, r6, r3
 800bf04:	4318      	orrgt	r0, r3
 800bf06:	f7f4 fb25 	bl	8000554 <__aeabi_ui2d>
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	4606      	mov	r6, r0
 800bf0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bf12:	3d01      	subs	r5, #1
 800bf14:	930e      	str	r3, [sp, #56]	; 0x38
 800bf16:	e76a      	b.n	800bdee <_dtoa_r+0x116>
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e7b2      	b.n	800be82 <_dtoa_r+0x1aa>
 800bf1c:	900b      	str	r0, [sp, #44]	; 0x2c
 800bf1e:	e7b1      	b.n	800be84 <_dtoa_r+0x1ac>
 800bf20:	9b04      	ldr	r3, [sp, #16]
 800bf22:	9a00      	ldr	r2, [sp, #0]
 800bf24:	1a9b      	subs	r3, r3, r2
 800bf26:	9304      	str	r3, [sp, #16]
 800bf28:	4253      	negs	r3, r2
 800bf2a:	9307      	str	r3, [sp, #28]
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	930a      	str	r3, [sp, #40]	; 0x28
 800bf30:	e7bf      	b.n	800beb2 <_dtoa_r+0x1da>
 800bf32:	2300      	movs	r3, #0
 800bf34:	9308      	str	r3, [sp, #32]
 800bf36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	dc55      	bgt.n	800bfe8 <_dtoa_r+0x310>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bf42:	461a      	mov	r2, r3
 800bf44:	9209      	str	r2, [sp, #36]	; 0x24
 800bf46:	e00c      	b.n	800bf62 <_dtoa_r+0x28a>
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e7f3      	b.n	800bf34 <_dtoa_r+0x25c>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf50:	9308      	str	r3, [sp, #32]
 800bf52:	9b00      	ldr	r3, [sp, #0]
 800bf54:	4413      	add	r3, r2
 800bf56:	9302      	str	r3, [sp, #8]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	2b01      	cmp	r3, #1
 800bf5c:	9303      	str	r3, [sp, #12]
 800bf5e:	bfb8      	it	lt
 800bf60:	2301      	movlt	r3, #1
 800bf62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bf64:	2200      	movs	r2, #0
 800bf66:	6042      	str	r2, [r0, #4]
 800bf68:	2204      	movs	r2, #4
 800bf6a:	f102 0614 	add.w	r6, r2, #20
 800bf6e:	429e      	cmp	r6, r3
 800bf70:	6841      	ldr	r1, [r0, #4]
 800bf72:	d93d      	bls.n	800bff0 <_dtoa_r+0x318>
 800bf74:	4620      	mov	r0, r4
 800bf76:	f000 fec9 	bl	800cd0c <_Balloc>
 800bf7a:	9001      	str	r0, [sp, #4]
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	d13b      	bne.n	800bff8 <_dtoa_r+0x320>
 800bf80:	4b11      	ldr	r3, [pc, #68]	; (800bfc8 <_dtoa_r+0x2f0>)
 800bf82:	4602      	mov	r2, r0
 800bf84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bf88:	e6c0      	b.n	800bd0c <_dtoa_r+0x34>
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e7df      	b.n	800bf4e <_dtoa_r+0x276>
 800bf8e:	bf00      	nop
 800bf90:	636f4361 	.word	0x636f4361
 800bf94:	3fd287a7 	.word	0x3fd287a7
 800bf98:	8b60c8b3 	.word	0x8b60c8b3
 800bf9c:	3fc68a28 	.word	0x3fc68a28
 800bfa0:	509f79fb 	.word	0x509f79fb
 800bfa4:	3fd34413 	.word	0x3fd34413
 800bfa8:	0800dd7d 	.word	0x0800dd7d
 800bfac:	0800dd94 	.word	0x0800dd94
 800bfb0:	7ff00000 	.word	0x7ff00000
 800bfb4:	0800dd79 	.word	0x0800dd79
 800bfb8:	0800dd70 	.word	0x0800dd70
 800bfbc:	0800dd4d 	.word	0x0800dd4d
 800bfc0:	3ff80000 	.word	0x3ff80000
 800bfc4:	0800dee8 	.word	0x0800dee8
 800bfc8:	0800ddef 	.word	0x0800ddef
 800bfcc:	2501      	movs	r5, #1
 800bfce:	2300      	movs	r3, #0
 800bfd0:	9306      	str	r3, [sp, #24]
 800bfd2:	9508      	str	r5, [sp, #32]
 800bfd4:	f04f 33ff 	mov.w	r3, #4294967295
 800bfd8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	2312      	movs	r3, #18
 800bfe0:	e7b0      	b.n	800bf44 <_dtoa_r+0x26c>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	9308      	str	r3, [sp, #32]
 800bfe6:	e7f5      	b.n	800bfd4 <_dtoa_r+0x2fc>
 800bfe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bfee:	e7b8      	b.n	800bf62 <_dtoa_r+0x28a>
 800bff0:	3101      	adds	r1, #1
 800bff2:	6041      	str	r1, [r0, #4]
 800bff4:	0052      	lsls	r2, r2, #1
 800bff6:	e7b8      	b.n	800bf6a <_dtoa_r+0x292>
 800bff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bffa:	9a01      	ldr	r2, [sp, #4]
 800bffc:	601a      	str	r2, [r3, #0]
 800bffe:	9b03      	ldr	r3, [sp, #12]
 800c000:	2b0e      	cmp	r3, #14
 800c002:	f200 809d 	bhi.w	800c140 <_dtoa_r+0x468>
 800c006:	2d00      	cmp	r5, #0
 800c008:	f000 809a 	beq.w	800c140 <_dtoa_r+0x468>
 800c00c:	9b00      	ldr	r3, [sp, #0]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	dd32      	ble.n	800c078 <_dtoa_r+0x3a0>
 800c012:	4ab7      	ldr	r2, [pc, #732]	; (800c2f0 <_dtoa_r+0x618>)
 800c014:	f003 030f 	and.w	r3, r3, #15
 800c018:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c01c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c020:	9b00      	ldr	r3, [sp, #0]
 800c022:	05d8      	lsls	r0, r3, #23
 800c024:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c028:	d516      	bpl.n	800c058 <_dtoa_r+0x380>
 800c02a:	4bb2      	ldr	r3, [pc, #712]	; (800c2f4 <_dtoa_r+0x61c>)
 800c02c:	ec51 0b19 	vmov	r0, r1, d9
 800c030:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c034:	f7f4 fc32 	bl	800089c <__aeabi_ddiv>
 800c038:	f007 070f 	and.w	r7, r7, #15
 800c03c:	4682      	mov	sl, r0
 800c03e:	468b      	mov	fp, r1
 800c040:	2503      	movs	r5, #3
 800c042:	4eac      	ldr	r6, [pc, #688]	; (800c2f4 <_dtoa_r+0x61c>)
 800c044:	b957      	cbnz	r7, 800c05c <_dtoa_r+0x384>
 800c046:	4642      	mov	r2, r8
 800c048:	464b      	mov	r3, r9
 800c04a:	4650      	mov	r0, sl
 800c04c:	4659      	mov	r1, fp
 800c04e:	f7f4 fc25 	bl	800089c <__aeabi_ddiv>
 800c052:	4682      	mov	sl, r0
 800c054:	468b      	mov	fp, r1
 800c056:	e028      	b.n	800c0aa <_dtoa_r+0x3d2>
 800c058:	2502      	movs	r5, #2
 800c05a:	e7f2      	b.n	800c042 <_dtoa_r+0x36a>
 800c05c:	07f9      	lsls	r1, r7, #31
 800c05e:	d508      	bpl.n	800c072 <_dtoa_r+0x39a>
 800c060:	4640      	mov	r0, r8
 800c062:	4649      	mov	r1, r9
 800c064:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c068:	f7f4 faee 	bl	8000648 <__aeabi_dmul>
 800c06c:	3501      	adds	r5, #1
 800c06e:	4680      	mov	r8, r0
 800c070:	4689      	mov	r9, r1
 800c072:	107f      	asrs	r7, r7, #1
 800c074:	3608      	adds	r6, #8
 800c076:	e7e5      	b.n	800c044 <_dtoa_r+0x36c>
 800c078:	f000 809b 	beq.w	800c1b2 <_dtoa_r+0x4da>
 800c07c:	9b00      	ldr	r3, [sp, #0]
 800c07e:	4f9d      	ldr	r7, [pc, #628]	; (800c2f4 <_dtoa_r+0x61c>)
 800c080:	425e      	negs	r6, r3
 800c082:	4b9b      	ldr	r3, [pc, #620]	; (800c2f0 <_dtoa_r+0x618>)
 800c084:	f006 020f 	and.w	r2, r6, #15
 800c088:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c090:	ec51 0b19 	vmov	r0, r1, d9
 800c094:	f7f4 fad8 	bl	8000648 <__aeabi_dmul>
 800c098:	1136      	asrs	r6, r6, #4
 800c09a:	4682      	mov	sl, r0
 800c09c:	468b      	mov	fp, r1
 800c09e:	2300      	movs	r3, #0
 800c0a0:	2502      	movs	r5, #2
 800c0a2:	2e00      	cmp	r6, #0
 800c0a4:	d17a      	bne.n	800c19c <_dtoa_r+0x4c4>
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d1d3      	bne.n	800c052 <_dtoa_r+0x37a>
 800c0aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	f000 8082 	beq.w	800c1b6 <_dtoa_r+0x4de>
 800c0b2:	4b91      	ldr	r3, [pc, #580]	; (800c2f8 <_dtoa_r+0x620>)
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	4650      	mov	r0, sl
 800c0b8:	4659      	mov	r1, fp
 800c0ba:	f7f4 fd37 	bl	8000b2c <__aeabi_dcmplt>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	d079      	beq.n	800c1b6 <_dtoa_r+0x4de>
 800c0c2:	9b03      	ldr	r3, [sp, #12]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d076      	beq.n	800c1b6 <_dtoa_r+0x4de>
 800c0c8:	9b02      	ldr	r3, [sp, #8]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	dd36      	ble.n	800c13c <_dtoa_r+0x464>
 800c0ce:	9b00      	ldr	r3, [sp, #0]
 800c0d0:	4650      	mov	r0, sl
 800c0d2:	4659      	mov	r1, fp
 800c0d4:	1e5f      	subs	r7, r3, #1
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	4b88      	ldr	r3, [pc, #544]	; (800c2fc <_dtoa_r+0x624>)
 800c0da:	f7f4 fab5 	bl	8000648 <__aeabi_dmul>
 800c0de:	9e02      	ldr	r6, [sp, #8]
 800c0e0:	4682      	mov	sl, r0
 800c0e2:	468b      	mov	fp, r1
 800c0e4:	3501      	adds	r5, #1
 800c0e6:	4628      	mov	r0, r5
 800c0e8:	f7f4 fa44 	bl	8000574 <__aeabi_i2d>
 800c0ec:	4652      	mov	r2, sl
 800c0ee:	465b      	mov	r3, fp
 800c0f0:	f7f4 faaa 	bl	8000648 <__aeabi_dmul>
 800c0f4:	4b82      	ldr	r3, [pc, #520]	; (800c300 <_dtoa_r+0x628>)
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	f7f4 f8f0 	bl	80002dc <__adddf3>
 800c0fc:	46d0      	mov	r8, sl
 800c0fe:	46d9      	mov	r9, fp
 800c100:	4682      	mov	sl, r0
 800c102:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c106:	2e00      	cmp	r6, #0
 800c108:	d158      	bne.n	800c1bc <_dtoa_r+0x4e4>
 800c10a:	4b7e      	ldr	r3, [pc, #504]	; (800c304 <_dtoa_r+0x62c>)
 800c10c:	2200      	movs	r2, #0
 800c10e:	4640      	mov	r0, r8
 800c110:	4649      	mov	r1, r9
 800c112:	f7f4 f8e1 	bl	80002d8 <__aeabi_dsub>
 800c116:	4652      	mov	r2, sl
 800c118:	465b      	mov	r3, fp
 800c11a:	4680      	mov	r8, r0
 800c11c:	4689      	mov	r9, r1
 800c11e:	f7f4 fd23 	bl	8000b68 <__aeabi_dcmpgt>
 800c122:	2800      	cmp	r0, #0
 800c124:	f040 8295 	bne.w	800c652 <_dtoa_r+0x97a>
 800c128:	4652      	mov	r2, sl
 800c12a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c12e:	4640      	mov	r0, r8
 800c130:	4649      	mov	r1, r9
 800c132:	f7f4 fcfb 	bl	8000b2c <__aeabi_dcmplt>
 800c136:	2800      	cmp	r0, #0
 800c138:	f040 8289 	bne.w	800c64e <_dtoa_r+0x976>
 800c13c:	ec5b ab19 	vmov	sl, fp, d9
 800c140:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c142:	2b00      	cmp	r3, #0
 800c144:	f2c0 8148 	blt.w	800c3d8 <_dtoa_r+0x700>
 800c148:	9a00      	ldr	r2, [sp, #0]
 800c14a:	2a0e      	cmp	r2, #14
 800c14c:	f300 8144 	bgt.w	800c3d8 <_dtoa_r+0x700>
 800c150:	4b67      	ldr	r3, [pc, #412]	; (800c2f0 <_dtoa_r+0x618>)
 800c152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c156:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c15a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	f280 80d5 	bge.w	800c30c <_dtoa_r+0x634>
 800c162:	9b03      	ldr	r3, [sp, #12]
 800c164:	2b00      	cmp	r3, #0
 800c166:	f300 80d1 	bgt.w	800c30c <_dtoa_r+0x634>
 800c16a:	f040 826f 	bne.w	800c64c <_dtoa_r+0x974>
 800c16e:	4b65      	ldr	r3, [pc, #404]	; (800c304 <_dtoa_r+0x62c>)
 800c170:	2200      	movs	r2, #0
 800c172:	4640      	mov	r0, r8
 800c174:	4649      	mov	r1, r9
 800c176:	f7f4 fa67 	bl	8000648 <__aeabi_dmul>
 800c17a:	4652      	mov	r2, sl
 800c17c:	465b      	mov	r3, fp
 800c17e:	f7f4 fce9 	bl	8000b54 <__aeabi_dcmpge>
 800c182:	9e03      	ldr	r6, [sp, #12]
 800c184:	4637      	mov	r7, r6
 800c186:	2800      	cmp	r0, #0
 800c188:	f040 8245 	bne.w	800c616 <_dtoa_r+0x93e>
 800c18c:	9d01      	ldr	r5, [sp, #4]
 800c18e:	2331      	movs	r3, #49	; 0x31
 800c190:	f805 3b01 	strb.w	r3, [r5], #1
 800c194:	9b00      	ldr	r3, [sp, #0]
 800c196:	3301      	adds	r3, #1
 800c198:	9300      	str	r3, [sp, #0]
 800c19a:	e240      	b.n	800c61e <_dtoa_r+0x946>
 800c19c:	07f2      	lsls	r2, r6, #31
 800c19e:	d505      	bpl.n	800c1ac <_dtoa_r+0x4d4>
 800c1a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1a4:	f7f4 fa50 	bl	8000648 <__aeabi_dmul>
 800c1a8:	3501      	adds	r5, #1
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	1076      	asrs	r6, r6, #1
 800c1ae:	3708      	adds	r7, #8
 800c1b0:	e777      	b.n	800c0a2 <_dtoa_r+0x3ca>
 800c1b2:	2502      	movs	r5, #2
 800c1b4:	e779      	b.n	800c0aa <_dtoa_r+0x3d2>
 800c1b6:	9f00      	ldr	r7, [sp, #0]
 800c1b8:	9e03      	ldr	r6, [sp, #12]
 800c1ba:	e794      	b.n	800c0e6 <_dtoa_r+0x40e>
 800c1bc:	9901      	ldr	r1, [sp, #4]
 800c1be:	4b4c      	ldr	r3, [pc, #304]	; (800c2f0 <_dtoa_r+0x618>)
 800c1c0:	4431      	add	r1, r6
 800c1c2:	910d      	str	r1, [sp, #52]	; 0x34
 800c1c4:	9908      	ldr	r1, [sp, #32]
 800c1c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c1ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c1ce:	2900      	cmp	r1, #0
 800c1d0:	d043      	beq.n	800c25a <_dtoa_r+0x582>
 800c1d2:	494d      	ldr	r1, [pc, #308]	; (800c308 <_dtoa_r+0x630>)
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	f7f4 fb61 	bl	800089c <__aeabi_ddiv>
 800c1da:	4652      	mov	r2, sl
 800c1dc:	465b      	mov	r3, fp
 800c1de:	f7f4 f87b 	bl	80002d8 <__aeabi_dsub>
 800c1e2:	9d01      	ldr	r5, [sp, #4]
 800c1e4:	4682      	mov	sl, r0
 800c1e6:	468b      	mov	fp, r1
 800c1e8:	4649      	mov	r1, r9
 800c1ea:	4640      	mov	r0, r8
 800c1ec:	f7f4 fcdc 	bl	8000ba8 <__aeabi_d2iz>
 800c1f0:	4606      	mov	r6, r0
 800c1f2:	f7f4 f9bf 	bl	8000574 <__aeabi_i2d>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	4640      	mov	r0, r8
 800c1fc:	4649      	mov	r1, r9
 800c1fe:	f7f4 f86b 	bl	80002d8 <__aeabi_dsub>
 800c202:	3630      	adds	r6, #48	; 0x30
 800c204:	f805 6b01 	strb.w	r6, [r5], #1
 800c208:	4652      	mov	r2, sl
 800c20a:	465b      	mov	r3, fp
 800c20c:	4680      	mov	r8, r0
 800c20e:	4689      	mov	r9, r1
 800c210:	f7f4 fc8c 	bl	8000b2c <__aeabi_dcmplt>
 800c214:	2800      	cmp	r0, #0
 800c216:	d163      	bne.n	800c2e0 <_dtoa_r+0x608>
 800c218:	4642      	mov	r2, r8
 800c21a:	464b      	mov	r3, r9
 800c21c:	4936      	ldr	r1, [pc, #216]	; (800c2f8 <_dtoa_r+0x620>)
 800c21e:	2000      	movs	r0, #0
 800c220:	f7f4 f85a 	bl	80002d8 <__aeabi_dsub>
 800c224:	4652      	mov	r2, sl
 800c226:	465b      	mov	r3, fp
 800c228:	f7f4 fc80 	bl	8000b2c <__aeabi_dcmplt>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	f040 80b5 	bne.w	800c39c <_dtoa_r+0x6c4>
 800c232:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c234:	429d      	cmp	r5, r3
 800c236:	d081      	beq.n	800c13c <_dtoa_r+0x464>
 800c238:	4b30      	ldr	r3, [pc, #192]	; (800c2fc <_dtoa_r+0x624>)
 800c23a:	2200      	movs	r2, #0
 800c23c:	4650      	mov	r0, sl
 800c23e:	4659      	mov	r1, fp
 800c240:	f7f4 fa02 	bl	8000648 <__aeabi_dmul>
 800c244:	4b2d      	ldr	r3, [pc, #180]	; (800c2fc <_dtoa_r+0x624>)
 800c246:	4682      	mov	sl, r0
 800c248:	468b      	mov	fp, r1
 800c24a:	4640      	mov	r0, r8
 800c24c:	4649      	mov	r1, r9
 800c24e:	2200      	movs	r2, #0
 800c250:	f7f4 f9fa 	bl	8000648 <__aeabi_dmul>
 800c254:	4680      	mov	r8, r0
 800c256:	4689      	mov	r9, r1
 800c258:	e7c6      	b.n	800c1e8 <_dtoa_r+0x510>
 800c25a:	4650      	mov	r0, sl
 800c25c:	4659      	mov	r1, fp
 800c25e:	f7f4 f9f3 	bl	8000648 <__aeabi_dmul>
 800c262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c264:	9d01      	ldr	r5, [sp, #4]
 800c266:	930f      	str	r3, [sp, #60]	; 0x3c
 800c268:	4682      	mov	sl, r0
 800c26a:	468b      	mov	fp, r1
 800c26c:	4649      	mov	r1, r9
 800c26e:	4640      	mov	r0, r8
 800c270:	f7f4 fc9a 	bl	8000ba8 <__aeabi_d2iz>
 800c274:	4606      	mov	r6, r0
 800c276:	f7f4 f97d 	bl	8000574 <__aeabi_i2d>
 800c27a:	3630      	adds	r6, #48	; 0x30
 800c27c:	4602      	mov	r2, r0
 800c27e:	460b      	mov	r3, r1
 800c280:	4640      	mov	r0, r8
 800c282:	4649      	mov	r1, r9
 800c284:	f7f4 f828 	bl	80002d8 <__aeabi_dsub>
 800c288:	f805 6b01 	strb.w	r6, [r5], #1
 800c28c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c28e:	429d      	cmp	r5, r3
 800c290:	4680      	mov	r8, r0
 800c292:	4689      	mov	r9, r1
 800c294:	f04f 0200 	mov.w	r2, #0
 800c298:	d124      	bne.n	800c2e4 <_dtoa_r+0x60c>
 800c29a:	4b1b      	ldr	r3, [pc, #108]	; (800c308 <_dtoa_r+0x630>)
 800c29c:	4650      	mov	r0, sl
 800c29e:	4659      	mov	r1, fp
 800c2a0:	f7f4 f81c 	bl	80002dc <__adddf3>
 800c2a4:	4602      	mov	r2, r0
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	4640      	mov	r0, r8
 800c2aa:	4649      	mov	r1, r9
 800c2ac:	f7f4 fc5c 	bl	8000b68 <__aeabi_dcmpgt>
 800c2b0:	2800      	cmp	r0, #0
 800c2b2:	d173      	bne.n	800c39c <_dtoa_r+0x6c4>
 800c2b4:	4652      	mov	r2, sl
 800c2b6:	465b      	mov	r3, fp
 800c2b8:	4913      	ldr	r1, [pc, #76]	; (800c308 <_dtoa_r+0x630>)
 800c2ba:	2000      	movs	r0, #0
 800c2bc:	f7f4 f80c 	bl	80002d8 <__aeabi_dsub>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	460b      	mov	r3, r1
 800c2c4:	4640      	mov	r0, r8
 800c2c6:	4649      	mov	r1, r9
 800c2c8:	f7f4 fc30 	bl	8000b2c <__aeabi_dcmplt>
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	f43f af35 	beq.w	800c13c <_dtoa_r+0x464>
 800c2d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c2d4:	1e6b      	subs	r3, r5, #1
 800c2d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c2dc:	2b30      	cmp	r3, #48	; 0x30
 800c2de:	d0f8      	beq.n	800c2d2 <_dtoa_r+0x5fa>
 800c2e0:	9700      	str	r7, [sp, #0]
 800c2e2:	e049      	b.n	800c378 <_dtoa_r+0x6a0>
 800c2e4:	4b05      	ldr	r3, [pc, #20]	; (800c2fc <_dtoa_r+0x624>)
 800c2e6:	f7f4 f9af 	bl	8000648 <__aeabi_dmul>
 800c2ea:	4680      	mov	r8, r0
 800c2ec:	4689      	mov	r9, r1
 800c2ee:	e7bd      	b.n	800c26c <_dtoa_r+0x594>
 800c2f0:	0800dee8 	.word	0x0800dee8
 800c2f4:	0800dec0 	.word	0x0800dec0
 800c2f8:	3ff00000 	.word	0x3ff00000
 800c2fc:	40240000 	.word	0x40240000
 800c300:	401c0000 	.word	0x401c0000
 800c304:	40140000 	.word	0x40140000
 800c308:	3fe00000 	.word	0x3fe00000
 800c30c:	9d01      	ldr	r5, [sp, #4]
 800c30e:	4656      	mov	r6, sl
 800c310:	465f      	mov	r7, fp
 800c312:	4642      	mov	r2, r8
 800c314:	464b      	mov	r3, r9
 800c316:	4630      	mov	r0, r6
 800c318:	4639      	mov	r1, r7
 800c31a:	f7f4 fabf 	bl	800089c <__aeabi_ddiv>
 800c31e:	f7f4 fc43 	bl	8000ba8 <__aeabi_d2iz>
 800c322:	4682      	mov	sl, r0
 800c324:	f7f4 f926 	bl	8000574 <__aeabi_i2d>
 800c328:	4642      	mov	r2, r8
 800c32a:	464b      	mov	r3, r9
 800c32c:	f7f4 f98c 	bl	8000648 <__aeabi_dmul>
 800c330:	4602      	mov	r2, r0
 800c332:	460b      	mov	r3, r1
 800c334:	4630      	mov	r0, r6
 800c336:	4639      	mov	r1, r7
 800c338:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c33c:	f7f3 ffcc 	bl	80002d8 <__aeabi_dsub>
 800c340:	f805 6b01 	strb.w	r6, [r5], #1
 800c344:	9e01      	ldr	r6, [sp, #4]
 800c346:	9f03      	ldr	r7, [sp, #12]
 800c348:	1bae      	subs	r6, r5, r6
 800c34a:	42b7      	cmp	r7, r6
 800c34c:	4602      	mov	r2, r0
 800c34e:	460b      	mov	r3, r1
 800c350:	d135      	bne.n	800c3be <_dtoa_r+0x6e6>
 800c352:	f7f3 ffc3 	bl	80002dc <__adddf3>
 800c356:	4642      	mov	r2, r8
 800c358:	464b      	mov	r3, r9
 800c35a:	4606      	mov	r6, r0
 800c35c:	460f      	mov	r7, r1
 800c35e:	f7f4 fc03 	bl	8000b68 <__aeabi_dcmpgt>
 800c362:	b9d0      	cbnz	r0, 800c39a <_dtoa_r+0x6c2>
 800c364:	4642      	mov	r2, r8
 800c366:	464b      	mov	r3, r9
 800c368:	4630      	mov	r0, r6
 800c36a:	4639      	mov	r1, r7
 800c36c:	f7f4 fbd4 	bl	8000b18 <__aeabi_dcmpeq>
 800c370:	b110      	cbz	r0, 800c378 <_dtoa_r+0x6a0>
 800c372:	f01a 0f01 	tst.w	sl, #1
 800c376:	d110      	bne.n	800c39a <_dtoa_r+0x6c2>
 800c378:	4620      	mov	r0, r4
 800c37a:	ee18 1a10 	vmov	r1, s16
 800c37e:	f000 fd05 	bl	800cd8c <_Bfree>
 800c382:	2300      	movs	r3, #0
 800c384:	9800      	ldr	r0, [sp, #0]
 800c386:	702b      	strb	r3, [r5, #0]
 800c388:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c38a:	3001      	adds	r0, #1
 800c38c:	6018      	str	r0, [r3, #0]
 800c38e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c390:	2b00      	cmp	r3, #0
 800c392:	f43f acf1 	beq.w	800bd78 <_dtoa_r+0xa0>
 800c396:	601d      	str	r5, [r3, #0]
 800c398:	e4ee      	b.n	800bd78 <_dtoa_r+0xa0>
 800c39a:	9f00      	ldr	r7, [sp, #0]
 800c39c:	462b      	mov	r3, r5
 800c39e:	461d      	mov	r5, r3
 800c3a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3a4:	2a39      	cmp	r2, #57	; 0x39
 800c3a6:	d106      	bne.n	800c3b6 <_dtoa_r+0x6de>
 800c3a8:	9a01      	ldr	r2, [sp, #4]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d1f7      	bne.n	800c39e <_dtoa_r+0x6c6>
 800c3ae:	9901      	ldr	r1, [sp, #4]
 800c3b0:	2230      	movs	r2, #48	; 0x30
 800c3b2:	3701      	adds	r7, #1
 800c3b4:	700a      	strb	r2, [r1, #0]
 800c3b6:	781a      	ldrb	r2, [r3, #0]
 800c3b8:	3201      	adds	r2, #1
 800c3ba:	701a      	strb	r2, [r3, #0]
 800c3bc:	e790      	b.n	800c2e0 <_dtoa_r+0x608>
 800c3be:	4ba6      	ldr	r3, [pc, #664]	; (800c658 <_dtoa_r+0x980>)
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f7f4 f941 	bl	8000648 <__aeabi_dmul>
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	4606      	mov	r6, r0
 800c3cc:	460f      	mov	r7, r1
 800c3ce:	f7f4 fba3 	bl	8000b18 <__aeabi_dcmpeq>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	d09d      	beq.n	800c312 <_dtoa_r+0x63a>
 800c3d6:	e7cf      	b.n	800c378 <_dtoa_r+0x6a0>
 800c3d8:	9a08      	ldr	r2, [sp, #32]
 800c3da:	2a00      	cmp	r2, #0
 800c3dc:	f000 80d7 	beq.w	800c58e <_dtoa_r+0x8b6>
 800c3e0:	9a06      	ldr	r2, [sp, #24]
 800c3e2:	2a01      	cmp	r2, #1
 800c3e4:	f300 80ba 	bgt.w	800c55c <_dtoa_r+0x884>
 800c3e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c3ea:	2a00      	cmp	r2, #0
 800c3ec:	f000 80b2 	beq.w	800c554 <_dtoa_r+0x87c>
 800c3f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c3f4:	9e07      	ldr	r6, [sp, #28]
 800c3f6:	9d04      	ldr	r5, [sp, #16]
 800c3f8:	9a04      	ldr	r2, [sp, #16]
 800c3fa:	441a      	add	r2, r3
 800c3fc:	9204      	str	r2, [sp, #16]
 800c3fe:	9a05      	ldr	r2, [sp, #20]
 800c400:	2101      	movs	r1, #1
 800c402:	441a      	add	r2, r3
 800c404:	4620      	mov	r0, r4
 800c406:	9205      	str	r2, [sp, #20]
 800c408:	f000 fd78 	bl	800cefc <__i2b>
 800c40c:	4607      	mov	r7, r0
 800c40e:	2d00      	cmp	r5, #0
 800c410:	dd0c      	ble.n	800c42c <_dtoa_r+0x754>
 800c412:	9b05      	ldr	r3, [sp, #20]
 800c414:	2b00      	cmp	r3, #0
 800c416:	dd09      	ble.n	800c42c <_dtoa_r+0x754>
 800c418:	42ab      	cmp	r3, r5
 800c41a:	9a04      	ldr	r2, [sp, #16]
 800c41c:	bfa8      	it	ge
 800c41e:	462b      	movge	r3, r5
 800c420:	1ad2      	subs	r2, r2, r3
 800c422:	9204      	str	r2, [sp, #16]
 800c424:	9a05      	ldr	r2, [sp, #20]
 800c426:	1aed      	subs	r5, r5, r3
 800c428:	1ad3      	subs	r3, r2, r3
 800c42a:	9305      	str	r3, [sp, #20]
 800c42c:	9b07      	ldr	r3, [sp, #28]
 800c42e:	b31b      	cbz	r3, 800c478 <_dtoa_r+0x7a0>
 800c430:	9b08      	ldr	r3, [sp, #32]
 800c432:	2b00      	cmp	r3, #0
 800c434:	f000 80af 	beq.w	800c596 <_dtoa_r+0x8be>
 800c438:	2e00      	cmp	r6, #0
 800c43a:	dd13      	ble.n	800c464 <_dtoa_r+0x78c>
 800c43c:	4639      	mov	r1, r7
 800c43e:	4632      	mov	r2, r6
 800c440:	4620      	mov	r0, r4
 800c442:	f000 fe1b 	bl	800d07c <__pow5mult>
 800c446:	ee18 2a10 	vmov	r2, s16
 800c44a:	4601      	mov	r1, r0
 800c44c:	4607      	mov	r7, r0
 800c44e:	4620      	mov	r0, r4
 800c450:	f000 fd6a 	bl	800cf28 <__multiply>
 800c454:	ee18 1a10 	vmov	r1, s16
 800c458:	4680      	mov	r8, r0
 800c45a:	4620      	mov	r0, r4
 800c45c:	f000 fc96 	bl	800cd8c <_Bfree>
 800c460:	ee08 8a10 	vmov	s16, r8
 800c464:	9b07      	ldr	r3, [sp, #28]
 800c466:	1b9a      	subs	r2, r3, r6
 800c468:	d006      	beq.n	800c478 <_dtoa_r+0x7a0>
 800c46a:	ee18 1a10 	vmov	r1, s16
 800c46e:	4620      	mov	r0, r4
 800c470:	f000 fe04 	bl	800d07c <__pow5mult>
 800c474:	ee08 0a10 	vmov	s16, r0
 800c478:	2101      	movs	r1, #1
 800c47a:	4620      	mov	r0, r4
 800c47c:	f000 fd3e 	bl	800cefc <__i2b>
 800c480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c482:	2b00      	cmp	r3, #0
 800c484:	4606      	mov	r6, r0
 800c486:	f340 8088 	ble.w	800c59a <_dtoa_r+0x8c2>
 800c48a:	461a      	mov	r2, r3
 800c48c:	4601      	mov	r1, r0
 800c48e:	4620      	mov	r0, r4
 800c490:	f000 fdf4 	bl	800d07c <__pow5mult>
 800c494:	9b06      	ldr	r3, [sp, #24]
 800c496:	2b01      	cmp	r3, #1
 800c498:	4606      	mov	r6, r0
 800c49a:	f340 8081 	ble.w	800c5a0 <_dtoa_r+0x8c8>
 800c49e:	f04f 0800 	mov.w	r8, #0
 800c4a2:	6933      	ldr	r3, [r6, #16]
 800c4a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c4a8:	6918      	ldr	r0, [r3, #16]
 800c4aa:	f000 fcd7 	bl	800ce5c <__hi0bits>
 800c4ae:	f1c0 0020 	rsb	r0, r0, #32
 800c4b2:	9b05      	ldr	r3, [sp, #20]
 800c4b4:	4418      	add	r0, r3
 800c4b6:	f010 001f 	ands.w	r0, r0, #31
 800c4ba:	f000 8092 	beq.w	800c5e2 <_dtoa_r+0x90a>
 800c4be:	f1c0 0320 	rsb	r3, r0, #32
 800c4c2:	2b04      	cmp	r3, #4
 800c4c4:	f340 808a 	ble.w	800c5dc <_dtoa_r+0x904>
 800c4c8:	f1c0 001c 	rsb	r0, r0, #28
 800c4cc:	9b04      	ldr	r3, [sp, #16]
 800c4ce:	4403      	add	r3, r0
 800c4d0:	9304      	str	r3, [sp, #16]
 800c4d2:	9b05      	ldr	r3, [sp, #20]
 800c4d4:	4403      	add	r3, r0
 800c4d6:	4405      	add	r5, r0
 800c4d8:	9305      	str	r3, [sp, #20]
 800c4da:	9b04      	ldr	r3, [sp, #16]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	dd07      	ble.n	800c4f0 <_dtoa_r+0x818>
 800c4e0:	ee18 1a10 	vmov	r1, s16
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	f000 fe22 	bl	800d130 <__lshift>
 800c4ec:	ee08 0a10 	vmov	s16, r0
 800c4f0:	9b05      	ldr	r3, [sp, #20]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	dd05      	ble.n	800c502 <_dtoa_r+0x82a>
 800c4f6:	4631      	mov	r1, r6
 800c4f8:	461a      	mov	r2, r3
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	f000 fe18 	bl	800d130 <__lshift>
 800c500:	4606      	mov	r6, r0
 800c502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c504:	2b00      	cmp	r3, #0
 800c506:	d06e      	beq.n	800c5e6 <_dtoa_r+0x90e>
 800c508:	ee18 0a10 	vmov	r0, s16
 800c50c:	4631      	mov	r1, r6
 800c50e:	f000 fe7f 	bl	800d210 <__mcmp>
 800c512:	2800      	cmp	r0, #0
 800c514:	da67      	bge.n	800c5e6 <_dtoa_r+0x90e>
 800c516:	9b00      	ldr	r3, [sp, #0]
 800c518:	3b01      	subs	r3, #1
 800c51a:	ee18 1a10 	vmov	r1, s16
 800c51e:	9300      	str	r3, [sp, #0]
 800c520:	220a      	movs	r2, #10
 800c522:	2300      	movs	r3, #0
 800c524:	4620      	mov	r0, r4
 800c526:	f000 fc53 	bl	800cdd0 <__multadd>
 800c52a:	9b08      	ldr	r3, [sp, #32]
 800c52c:	ee08 0a10 	vmov	s16, r0
 800c530:	2b00      	cmp	r3, #0
 800c532:	f000 81b1 	beq.w	800c898 <_dtoa_r+0xbc0>
 800c536:	2300      	movs	r3, #0
 800c538:	4639      	mov	r1, r7
 800c53a:	220a      	movs	r2, #10
 800c53c:	4620      	mov	r0, r4
 800c53e:	f000 fc47 	bl	800cdd0 <__multadd>
 800c542:	9b02      	ldr	r3, [sp, #8]
 800c544:	2b00      	cmp	r3, #0
 800c546:	4607      	mov	r7, r0
 800c548:	f300 808e 	bgt.w	800c668 <_dtoa_r+0x990>
 800c54c:	9b06      	ldr	r3, [sp, #24]
 800c54e:	2b02      	cmp	r3, #2
 800c550:	dc51      	bgt.n	800c5f6 <_dtoa_r+0x91e>
 800c552:	e089      	b.n	800c668 <_dtoa_r+0x990>
 800c554:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c556:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c55a:	e74b      	b.n	800c3f4 <_dtoa_r+0x71c>
 800c55c:	9b03      	ldr	r3, [sp, #12]
 800c55e:	1e5e      	subs	r6, r3, #1
 800c560:	9b07      	ldr	r3, [sp, #28]
 800c562:	42b3      	cmp	r3, r6
 800c564:	bfbf      	itttt	lt
 800c566:	9b07      	ldrlt	r3, [sp, #28]
 800c568:	9607      	strlt	r6, [sp, #28]
 800c56a:	1af2      	sublt	r2, r6, r3
 800c56c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c56e:	bfb6      	itet	lt
 800c570:	189b      	addlt	r3, r3, r2
 800c572:	1b9e      	subge	r6, r3, r6
 800c574:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c576:	9b03      	ldr	r3, [sp, #12]
 800c578:	bfb8      	it	lt
 800c57a:	2600      	movlt	r6, #0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	bfb7      	itett	lt
 800c580:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c584:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c588:	1a9d      	sublt	r5, r3, r2
 800c58a:	2300      	movlt	r3, #0
 800c58c:	e734      	b.n	800c3f8 <_dtoa_r+0x720>
 800c58e:	9e07      	ldr	r6, [sp, #28]
 800c590:	9d04      	ldr	r5, [sp, #16]
 800c592:	9f08      	ldr	r7, [sp, #32]
 800c594:	e73b      	b.n	800c40e <_dtoa_r+0x736>
 800c596:	9a07      	ldr	r2, [sp, #28]
 800c598:	e767      	b.n	800c46a <_dtoa_r+0x792>
 800c59a:	9b06      	ldr	r3, [sp, #24]
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	dc18      	bgt.n	800c5d2 <_dtoa_r+0x8fa>
 800c5a0:	f1ba 0f00 	cmp.w	sl, #0
 800c5a4:	d115      	bne.n	800c5d2 <_dtoa_r+0x8fa>
 800c5a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5aa:	b993      	cbnz	r3, 800c5d2 <_dtoa_r+0x8fa>
 800c5ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c5b0:	0d1b      	lsrs	r3, r3, #20
 800c5b2:	051b      	lsls	r3, r3, #20
 800c5b4:	b183      	cbz	r3, 800c5d8 <_dtoa_r+0x900>
 800c5b6:	9b04      	ldr	r3, [sp, #16]
 800c5b8:	3301      	adds	r3, #1
 800c5ba:	9304      	str	r3, [sp, #16]
 800c5bc:	9b05      	ldr	r3, [sp, #20]
 800c5be:	3301      	adds	r3, #1
 800c5c0:	9305      	str	r3, [sp, #20]
 800c5c2:	f04f 0801 	mov.w	r8, #1
 800c5c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	f47f af6a 	bne.w	800c4a2 <_dtoa_r+0x7ca>
 800c5ce:	2001      	movs	r0, #1
 800c5d0:	e76f      	b.n	800c4b2 <_dtoa_r+0x7da>
 800c5d2:	f04f 0800 	mov.w	r8, #0
 800c5d6:	e7f6      	b.n	800c5c6 <_dtoa_r+0x8ee>
 800c5d8:	4698      	mov	r8, r3
 800c5da:	e7f4      	b.n	800c5c6 <_dtoa_r+0x8ee>
 800c5dc:	f43f af7d 	beq.w	800c4da <_dtoa_r+0x802>
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	301c      	adds	r0, #28
 800c5e4:	e772      	b.n	800c4cc <_dtoa_r+0x7f4>
 800c5e6:	9b03      	ldr	r3, [sp, #12]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	dc37      	bgt.n	800c65c <_dtoa_r+0x984>
 800c5ec:	9b06      	ldr	r3, [sp, #24]
 800c5ee:	2b02      	cmp	r3, #2
 800c5f0:	dd34      	ble.n	800c65c <_dtoa_r+0x984>
 800c5f2:	9b03      	ldr	r3, [sp, #12]
 800c5f4:	9302      	str	r3, [sp, #8]
 800c5f6:	9b02      	ldr	r3, [sp, #8]
 800c5f8:	b96b      	cbnz	r3, 800c616 <_dtoa_r+0x93e>
 800c5fa:	4631      	mov	r1, r6
 800c5fc:	2205      	movs	r2, #5
 800c5fe:	4620      	mov	r0, r4
 800c600:	f000 fbe6 	bl	800cdd0 <__multadd>
 800c604:	4601      	mov	r1, r0
 800c606:	4606      	mov	r6, r0
 800c608:	ee18 0a10 	vmov	r0, s16
 800c60c:	f000 fe00 	bl	800d210 <__mcmp>
 800c610:	2800      	cmp	r0, #0
 800c612:	f73f adbb 	bgt.w	800c18c <_dtoa_r+0x4b4>
 800c616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c618:	9d01      	ldr	r5, [sp, #4]
 800c61a:	43db      	mvns	r3, r3
 800c61c:	9300      	str	r3, [sp, #0]
 800c61e:	f04f 0800 	mov.w	r8, #0
 800c622:	4631      	mov	r1, r6
 800c624:	4620      	mov	r0, r4
 800c626:	f000 fbb1 	bl	800cd8c <_Bfree>
 800c62a:	2f00      	cmp	r7, #0
 800c62c:	f43f aea4 	beq.w	800c378 <_dtoa_r+0x6a0>
 800c630:	f1b8 0f00 	cmp.w	r8, #0
 800c634:	d005      	beq.n	800c642 <_dtoa_r+0x96a>
 800c636:	45b8      	cmp	r8, r7
 800c638:	d003      	beq.n	800c642 <_dtoa_r+0x96a>
 800c63a:	4641      	mov	r1, r8
 800c63c:	4620      	mov	r0, r4
 800c63e:	f000 fba5 	bl	800cd8c <_Bfree>
 800c642:	4639      	mov	r1, r7
 800c644:	4620      	mov	r0, r4
 800c646:	f000 fba1 	bl	800cd8c <_Bfree>
 800c64a:	e695      	b.n	800c378 <_dtoa_r+0x6a0>
 800c64c:	2600      	movs	r6, #0
 800c64e:	4637      	mov	r7, r6
 800c650:	e7e1      	b.n	800c616 <_dtoa_r+0x93e>
 800c652:	9700      	str	r7, [sp, #0]
 800c654:	4637      	mov	r7, r6
 800c656:	e599      	b.n	800c18c <_dtoa_r+0x4b4>
 800c658:	40240000 	.word	0x40240000
 800c65c:	9b08      	ldr	r3, [sp, #32]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	f000 80ca 	beq.w	800c7f8 <_dtoa_r+0xb20>
 800c664:	9b03      	ldr	r3, [sp, #12]
 800c666:	9302      	str	r3, [sp, #8]
 800c668:	2d00      	cmp	r5, #0
 800c66a:	dd05      	ble.n	800c678 <_dtoa_r+0x9a0>
 800c66c:	4639      	mov	r1, r7
 800c66e:	462a      	mov	r2, r5
 800c670:	4620      	mov	r0, r4
 800c672:	f000 fd5d 	bl	800d130 <__lshift>
 800c676:	4607      	mov	r7, r0
 800c678:	f1b8 0f00 	cmp.w	r8, #0
 800c67c:	d05b      	beq.n	800c736 <_dtoa_r+0xa5e>
 800c67e:	6879      	ldr	r1, [r7, #4]
 800c680:	4620      	mov	r0, r4
 800c682:	f000 fb43 	bl	800cd0c <_Balloc>
 800c686:	4605      	mov	r5, r0
 800c688:	b928      	cbnz	r0, 800c696 <_dtoa_r+0x9be>
 800c68a:	4b87      	ldr	r3, [pc, #540]	; (800c8a8 <_dtoa_r+0xbd0>)
 800c68c:	4602      	mov	r2, r0
 800c68e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c692:	f7ff bb3b 	b.w	800bd0c <_dtoa_r+0x34>
 800c696:	693a      	ldr	r2, [r7, #16]
 800c698:	3202      	adds	r2, #2
 800c69a:	0092      	lsls	r2, r2, #2
 800c69c:	f107 010c 	add.w	r1, r7, #12
 800c6a0:	300c      	adds	r0, #12
 800c6a2:	f7fe fd1d 	bl	800b0e0 <memcpy>
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	4629      	mov	r1, r5
 800c6aa:	4620      	mov	r0, r4
 800c6ac:	f000 fd40 	bl	800d130 <__lshift>
 800c6b0:	9b01      	ldr	r3, [sp, #4]
 800c6b2:	f103 0901 	add.w	r9, r3, #1
 800c6b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c6ba:	4413      	add	r3, r2
 800c6bc:	9305      	str	r3, [sp, #20]
 800c6be:	f00a 0301 	and.w	r3, sl, #1
 800c6c2:	46b8      	mov	r8, r7
 800c6c4:	9304      	str	r3, [sp, #16]
 800c6c6:	4607      	mov	r7, r0
 800c6c8:	4631      	mov	r1, r6
 800c6ca:	ee18 0a10 	vmov	r0, s16
 800c6ce:	f7ff fa75 	bl	800bbbc <quorem>
 800c6d2:	4641      	mov	r1, r8
 800c6d4:	9002      	str	r0, [sp, #8]
 800c6d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c6da:	ee18 0a10 	vmov	r0, s16
 800c6de:	f000 fd97 	bl	800d210 <__mcmp>
 800c6e2:	463a      	mov	r2, r7
 800c6e4:	9003      	str	r0, [sp, #12]
 800c6e6:	4631      	mov	r1, r6
 800c6e8:	4620      	mov	r0, r4
 800c6ea:	f000 fdad 	bl	800d248 <__mdiff>
 800c6ee:	68c2      	ldr	r2, [r0, #12]
 800c6f0:	f109 3bff 	add.w	fp, r9, #4294967295
 800c6f4:	4605      	mov	r5, r0
 800c6f6:	bb02      	cbnz	r2, 800c73a <_dtoa_r+0xa62>
 800c6f8:	4601      	mov	r1, r0
 800c6fa:	ee18 0a10 	vmov	r0, s16
 800c6fe:	f000 fd87 	bl	800d210 <__mcmp>
 800c702:	4602      	mov	r2, r0
 800c704:	4629      	mov	r1, r5
 800c706:	4620      	mov	r0, r4
 800c708:	9207      	str	r2, [sp, #28]
 800c70a:	f000 fb3f 	bl	800cd8c <_Bfree>
 800c70e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c712:	ea43 0102 	orr.w	r1, r3, r2
 800c716:	9b04      	ldr	r3, [sp, #16]
 800c718:	430b      	orrs	r3, r1
 800c71a:	464d      	mov	r5, r9
 800c71c:	d10f      	bne.n	800c73e <_dtoa_r+0xa66>
 800c71e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c722:	d02a      	beq.n	800c77a <_dtoa_r+0xaa2>
 800c724:	9b03      	ldr	r3, [sp, #12]
 800c726:	2b00      	cmp	r3, #0
 800c728:	dd02      	ble.n	800c730 <_dtoa_r+0xa58>
 800c72a:	9b02      	ldr	r3, [sp, #8]
 800c72c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c730:	f88b a000 	strb.w	sl, [fp]
 800c734:	e775      	b.n	800c622 <_dtoa_r+0x94a>
 800c736:	4638      	mov	r0, r7
 800c738:	e7ba      	b.n	800c6b0 <_dtoa_r+0x9d8>
 800c73a:	2201      	movs	r2, #1
 800c73c:	e7e2      	b.n	800c704 <_dtoa_r+0xa2c>
 800c73e:	9b03      	ldr	r3, [sp, #12]
 800c740:	2b00      	cmp	r3, #0
 800c742:	db04      	blt.n	800c74e <_dtoa_r+0xa76>
 800c744:	9906      	ldr	r1, [sp, #24]
 800c746:	430b      	orrs	r3, r1
 800c748:	9904      	ldr	r1, [sp, #16]
 800c74a:	430b      	orrs	r3, r1
 800c74c:	d122      	bne.n	800c794 <_dtoa_r+0xabc>
 800c74e:	2a00      	cmp	r2, #0
 800c750:	ddee      	ble.n	800c730 <_dtoa_r+0xa58>
 800c752:	ee18 1a10 	vmov	r1, s16
 800c756:	2201      	movs	r2, #1
 800c758:	4620      	mov	r0, r4
 800c75a:	f000 fce9 	bl	800d130 <__lshift>
 800c75e:	4631      	mov	r1, r6
 800c760:	ee08 0a10 	vmov	s16, r0
 800c764:	f000 fd54 	bl	800d210 <__mcmp>
 800c768:	2800      	cmp	r0, #0
 800c76a:	dc03      	bgt.n	800c774 <_dtoa_r+0xa9c>
 800c76c:	d1e0      	bne.n	800c730 <_dtoa_r+0xa58>
 800c76e:	f01a 0f01 	tst.w	sl, #1
 800c772:	d0dd      	beq.n	800c730 <_dtoa_r+0xa58>
 800c774:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c778:	d1d7      	bne.n	800c72a <_dtoa_r+0xa52>
 800c77a:	2339      	movs	r3, #57	; 0x39
 800c77c:	f88b 3000 	strb.w	r3, [fp]
 800c780:	462b      	mov	r3, r5
 800c782:	461d      	mov	r5, r3
 800c784:	3b01      	subs	r3, #1
 800c786:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c78a:	2a39      	cmp	r2, #57	; 0x39
 800c78c:	d071      	beq.n	800c872 <_dtoa_r+0xb9a>
 800c78e:	3201      	adds	r2, #1
 800c790:	701a      	strb	r2, [r3, #0]
 800c792:	e746      	b.n	800c622 <_dtoa_r+0x94a>
 800c794:	2a00      	cmp	r2, #0
 800c796:	dd07      	ble.n	800c7a8 <_dtoa_r+0xad0>
 800c798:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c79c:	d0ed      	beq.n	800c77a <_dtoa_r+0xaa2>
 800c79e:	f10a 0301 	add.w	r3, sl, #1
 800c7a2:	f88b 3000 	strb.w	r3, [fp]
 800c7a6:	e73c      	b.n	800c622 <_dtoa_r+0x94a>
 800c7a8:	9b05      	ldr	r3, [sp, #20]
 800c7aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c7ae:	4599      	cmp	r9, r3
 800c7b0:	d047      	beq.n	800c842 <_dtoa_r+0xb6a>
 800c7b2:	ee18 1a10 	vmov	r1, s16
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	220a      	movs	r2, #10
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	f000 fb08 	bl	800cdd0 <__multadd>
 800c7c0:	45b8      	cmp	r8, r7
 800c7c2:	ee08 0a10 	vmov	s16, r0
 800c7c6:	f04f 0300 	mov.w	r3, #0
 800c7ca:	f04f 020a 	mov.w	r2, #10
 800c7ce:	4641      	mov	r1, r8
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	d106      	bne.n	800c7e2 <_dtoa_r+0xb0a>
 800c7d4:	f000 fafc 	bl	800cdd0 <__multadd>
 800c7d8:	4680      	mov	r8, r0
 800c7da:	4607      	mov	r7, r0
 800c7dc:	f109 0901 	add.w	r9, r9, #1
 800c7e0:	e772      	b.n	800c6c8 <_dtoa_r+0x9f0>
 800c7e2:	f000 faf5 	bl	800cdd0 <__multadd>
 800c7e6:	4639      	mov	r1, r7
 800c7e8:	4680      	mov	r8, r0
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	220a      	movs	r2, #10
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f000 faee 	bl	800cdd0 <__multadd>
 800c7f4:	4607      	mov	r7, r0
 800c7f6:	e7f1      	b.n	800c7dc <_dtoa_r+0xb04>
 800c7f8:	9b03      	ldr	r3, [sp, #12]
 800c7fa:	9302      	str	r3, [sp, #8]
 800c7fc:	9d01      	ldr	r5, [sp, #4]
 800c7fe:	ee18 0a10 	vmov	r0, s16
 800c802:	4631      	mov	r1, r6
 800c804:	f7ff f9da 	bl	800bbbc <quorem>
 800c808:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c80c:	9b01      	ldr	r3, [sp, #4]
 800c80e:	f805 ab01 	strb.w	sl, [r5], #1
 800c812:	1aea      	subs	r2, r5, r3
 800c814:	9b02      	ldr	r3, [sp, #8]
 800c816:	4293      	cmp	r3, r2
 800c818:	dd09      	ble.n	800c82e <_dtoa_r+0xb56>
 800c81a:	ee18 1a10 	vmov	r1, s16
 800c81e:	2300      	movs	r3, #0
 800c820:	220a      	movs	r2, #10
 800c822:	4620      	mov	r0, r4
 800c824:	f000 fad4 	bl	800cdd0 <__multadd>
 800c828:	ee08 0a10 	vmov	s16, r0
 800c82c:	e7e7      	b.n	800c7fe <_dtoa_r+0xb26>
 800c82e:	9b02      	ldr	r3, [sp, #8]
 800c830:	2b00      	cmp	r3, #0
 800c832:	bfc8      	it	gt
 800c834:	461d      	movgt	r5, r3
 800c836:	9b01      	ldr	r3, [sp, #4]
 800c838:	bfd8      	it	le
 800c83a:	2501      	movle	r5, #1
 800c83c:	441d      	add	r5, r3
 800c83e:	f04f 0800 	mov.w	r8, #0
 800c842:	ee18 1a10 	vmov	r1, s16
 800c846:	2201      	movs	r2, #1
 800c848:	4620      	mov	r0, r4
 800c84a:	f000 fc71 	bl	800d130 <__lshift>
 800c84e:	4631      	mov	r1, r6
 800c850:	ee08 0a10 	vmov	s16, r0
 800c854:	f000 fcdc 	bl	800d210 <__mcmp>
 800c858:	2800      	cmp	r0, #0
 800c85a:	dc91      	bgt.n	800c780 <_dtoa_r+0xaa8>
 800c85c:	d102      	bne.n	800c864 <_dtoa_r+0xb8c>
 800c85e:	f01a 0f01 	tst.w	sl, #1
 800c862:	d18d      	bne.n	800c780 <_dtoa_r+0xaa8>
 800c864:	462b      	mov	r3, r5
 800c866:	461d      	mov	r5, r3
 800c868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c86c:	2a30      	cmp	r2, #48	; 0x30
 800c86e:	d0fa      	beq.n	800c866 <_dtoa_r+0xb8e>
 800c870:	e6d7      	b.n	800c622 <_dtoa_r+0x94a>
 800c872:	9a01      	ldr	r2, [sp, #4]
 800c874:	429a      	cmp	r2, r3
 800c876:	d184      	bne.n	800c782 <_dtoa_r+0xaaa>
 800c878:	9b00      	ldr	r3, [sp, #0]
 800c87a:	3301      	adds	r3, #1
 800c87c:	9300      	str	r3, [sp, #0]
 800c87e:	2331      	movs	r3, #49	; 0x31
 800c880:	7013      	strb	r3, [r2, #0]
 800c882:	e6ce      	b.n	800c622 <_dtoa_r+0x94a>
 800c884:	4b09      	ldr	r3, [pc, #36]	; (800c8ac <_dtoa_r+0xbd4>)
 800c886:	f7ff ba95 	b.w	800bdb4 <_dtoa_r+0xdc>
 800c88a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	f47f aa6e 	bne.w	800bd6e <_dtoa_r+0x96>
 800c892:	4b07      	ldr	r3, [pc, #28]	; (800c8b0 <_dtoa_r+0xbd8>)
 800c894:	f7ff ba8e 	b.w	800bdb4 <_dtoa_r+0xdc>
 800c898:	9b02      	ldr	r3, [sp, #8]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	dcae      	bgt.n	800c7fc <_dtoa_r+0xb24>
 800c89e:	9b06      	ldr	r3, [sp, #24]
 800c8a0:	2b02      	cmp	r3, #2
 800c8a2:	f73f aea8 	bgt.w	800c5f6 <_dtoa_r+0x91e>
 800c8a6:	e7a9      	b.n	800c7fc <_dtoa_r+0xb24>
 800c8a8:	0800ddef 	.word	0x0800ddef
 800c8ac:	0800dd4c 	.word	0x0800dd4c
 800c8b0:	0800dd70 	.word	0x0800dd70

0800c8b4 <__sflush_r>:
 800c8b4:	898a      	ldrh	r2, [r1, #12]
 800c8b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ba:	4605      	mov	r5, r0
 800c8bc:	0710      	lsls	r0, r2, #28
 800c8be:	460c      	mov	r4, r1
 800c8c0:	d458      	bmi.n	800c974 <__sflush_r+0xc0>
 800c8c2:	684b      	ldr	r3, [r1, #4]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	dc05      	bgt.n	800c8d4 <__sflush_r+0x20>
 800c8c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	dc02      	bgt.n	800c8d4 <__sflush_r+0x20>
 800c8ce:	2000      	movs	r0, #0
 800c8d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8d6:	2e00      	cmp	r6, #0
 800c8d8:	d0f9      	beq.n	800c8ce <__sflush_r+0x1a>
 800c8da:	2300      	movs	r3, #0
 800c8dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8e0:	682f      	ldr	r7, [r5, #0]
 800c8e2:	602b      	str	r3, [r5, #0]
 800c8e4:	d032      	beq.n	800c94c <__sflush_r+0x98>
 800c8e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c8e8:	89a3      	ldrh	r3, [r4, #12]
 800c8ea:	075a      	lsls	r2, r3, #29
 800c8ec:	d505      	bpl.n	800c8fa <__sflush_r+0x46>
 800c8ee:	6863      	ldr	r3, [r4, #4]
 800c8f0:	1ac0      	subs	r0, r0, r3
 800c8f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c8f4:	b10b      	cbz	r3, 800c8fa <__sflush_r+0x46>
 800c8f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c8f8:	1ac0      	subs	r0, r0, r3
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c900:	6a21      	ldr	r1, [r4, #32]
 800c902:	4628      	mov	r0, r5
 800c904:	47b0      	blx	r6
 800c906:	1c43      	adds	r3, r0, #1
 800c908:	89a3      	ldrh	r3, [r4, #12]
 800c90a:	d106      	bne.n	800c91a <__sflush_r+0x66>
 800c90c:	6829      	ldr	r1, [r5, #0]
 800c90e:	291d      	cmp	r1, #29
 800c910:	d82c      	bhi.n	800c96c <__sflush_r+0xb8>
 800c912:	4a2a      	ldr	r2, [pc, #168]	; (800c9bc <__sflush_r+0x108>)
 800c914:	40ca      	lsrs	r2, r1
 800c916:	07d6      	lsls	r6, r2, #31
 800c918:	d528      	bpl.n	800c96c <__sflush_r+0xb8>
 800c91a:	2200      	movs	r2, #0
 800c91c:	6062      	str	r2, [r4, #4]
 800c91e:	04d9      	lsls	r1, r3, #19
 800c920:	6922      	ldr	r2, [r4, #16]
 800c922:	6022      	str	r2, [r4, #0]
 800c924:	d504      	bpl.n	800c930 <__sflush_r+0x7c>
 800c926:	1c42      	adds	r2, r0, #1
 800c928:	d101      	bne.n	800c92e <__sflush_r+0x7a>
 800c92a:	682b      	ldr	r3, [r5, #0]
 800c92c:	b903      	cbnz	r3, 800c930 <__sflush_r+0x7c>
 800c92e:	6560      	str	r0, [r4, #84]	; 0x54
 800c930:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c932:	602f      	str	r7, [r5, #0]
 800c934:	2900      	cmp	r1, #0
 800c936:	d0ca      	beq.n	800c8ce <__sflush_r+0x1a>
 800c938:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c93c:	4299      	cmp	r1, r3
 800c93e:	d002      	beq.n	800c946 <__sflush_r+0x92>
 800c940:	4628      	mov	r0, r5
 800c942:	f000 fd7d 	bl	800d440 <_free_r>
 800c946:	2000      	movs	r0, #0
 800c948:	6360      	str	r0, [r4, #52]	; 0x34
 800c94a:	e7c1      	b.n	800c8d0 <__sflush_r+0x1c>
 800c94c:	6a21      	ldr	r1, [r4, #32]
 800c94e:	2301      	movs	r3, #1
 800c950:	4628      	mov	r0, r5
 800c952:	47b0      	blx	r6
 800c954:	1c41      	adds	r1, r0, #1
 800c956:	d1c7      	bne.n	800c8e8 <__sflush_r+0x34>
 800c958:	682b      	ldr	r3, [r5, #0]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d0c4      	beq.n	800c8e8 <__sflush_r+0x34>
 800c95e:	2b1d      	cmp	r3, #29
 800c960:	d001      	beq.n	800c966 <__sflush_r+0xb2>
 800c962:	2b16      	cmp	r3, #22
 800c964:	d101      	bne.n	800c96a <__sflush_r+0xb6>
 800c966:	602f      	str	r7, [r5, #0]
 800c968:	e7b1      	b.n	800c8ce <__sflush_r+0x1a>
 800c96a:	89a3      	ldrh	r3, [r4, #12]
 800c96c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c970:	81a3      	strh	r3, [r4, #12]
 800c972:	e7ad      	b.n	800c8d0 <__sflush_r+0x1c>
 800c974:	690f      	ldr	r7, [r1, #16]
 800c976:	2f00      	cmp	r7, #0
 800c978:	d0a9      	beq.n	800c8ce <__sflush_r+0x1a>
 800c97a:	0793      	lsls	r3, r2, #30
 800c97c:	680e      	ldr	r6, [r1, #0]
 800c97e:	bf08      	it	eq
 800c980:	694b      	ldreq	r3, [r1, #20]
 800c982:	600f      	str	r7, [r1, #0]
 800c984:	bf18      	it	ne
 800c986:	2300      	movne	r3, #0
 800c988:	eba6 0807 	sub.w	r8, r6, r7
 800c98c:	608b      	str	r3, [r1, #8]
 800c98e:	f1b8 0f00 	cmp.w	r8, #0
 800c992:	dd9c      	ble.n	800c8ce <__sflush_r+0x1a>
 800c994:	6a21      	ldr	r1, [r4, #32]
 800c996:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c998:	4643      	mov	r3, r8
 800c99a:	463a      	mov	r2, r7
 800c99c:	4628      	mov	r0, r5
 800c99e:	47b0      	blx	r6
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	dc06      	bgt.n	800c9b2 <__sflush_r+0xfe>
 800c9a4:	89a3      	ldrh	r3, [r4, #12]
 800c9a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9aa:	81a3      	strh	r3, [r4, #12]
 800c9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c9b0:	e78e      	b.n	800c8d0 <__sflush_r+0x1c>
 800c9b2:	4407      	add	r7, r0
 800c9b4:	eba8 0800 	sub.w	r8, r8, r0
 800c9b8:	e7e9      	b.n	800c98e <__sflush_r+0xda>
 800c9ba:	bf00      	nop
 800c9bc:	20400001 	.word	0x20400001

0800c9c0 <_fflush_r>:
 800c9c0:	b538      	push	{r3, r4, r5, lr}
 800c9c2:	690b      	ldr	r3, [r1, #16]
 800c9c4:	4605      	mov	r5, r0
 800c9c6:	460c      	mov	r4, r1
 800c9c8:	b913      	cbnz	r3, 800c9d0 <_fflush_r+0x10>
 800c9ca:	2500      	movs	r5, #0
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	bd38      	pop	{r3, r4, r5, pc}
 800c9d0:	b118      	cbz	r0, 800c9da <_fflush_r+0x1a>
 800c9d2:	6983      	ldr	r3, [r0, #24]
 800c9d4:	b90b      	cbnz	r3, 800c9da <_fflush_r+0x1a>
 800c9d6:	f000 f887 	bl	800cae8 <__sinit>
 800c9da:	4b14      	ldr	r3, [pc, #80]	; (800ca2c <_fflush_r+0x6c>)
 800c9dc:	429c      	cmp	r4, r3
 800c9de:	d11b      	bne.n	800ca18 <_fflush_r+0x58>
 800c9e0:	686c      	ldr	r4, [r5, #4]
 800c9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d0ef      	beq.n	800c9ca <_fflush_r+0xa>
 800c9ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c9ec:	07d0      	lsls	r0, r2, #31
 800c9ee:	d404      	bmi.n	800c9fa <_fflush_r+0x3a>
 800c9f0:	0599      	lsls	r1, r3, #22
 800c9f2:	d402      	bmi.n	800c9fa <_fflush_r+0x3a>
 800c9f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9f6:	f000 f91a 	bl	800cc2e <__retarget_lock_acquire_recursive>
 800c9fa:	4628      	mov	r0, r5
 800c9fc:	4621      	mov	r1, r4
 800c9fe:	f7ff ff59 	bl	800c8b4 <__sflush_r>
 800ca02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca04:	07da      	lsls	r2, r3, #31
 800ca06:	4605      	mov	r5, r0
 800ca08:	d4e0      	bmi.n	800c9cc <_fflush_r+0xc>
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	059b      	lsls	r3, r3, #22
 800ca0e:	d4dd      	bmi.n	800c9cc <_fflush_r+0xc>
 800ca10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca12:	f000 f90d 	bl	800cc30 <__retarget_lock_release_recursive>
 800ca16:	e7d9      	b.n	800c9cc <_fflush_r+0xc>
 800ca18:	4b05      	ldr	r3, [pc, #20]	; (800ca30 <_fflush_r+0x70>)
 800ca1a:	429c      	cmp	r4, r3
 800ca1c:	d101      	bne.n	800ca22 <_fflush_r+0x62>
 800ca1e:	68ac      	ldr	r4, [r5, #8]
 800ca20:	e7df      	b.n	800c9e2 <_fflush_r+0x22>
 800ca22:	4b04      	ldr	r3, [pc, #16]	; (800ca34 <_fflush_r+0x74>)
 800ca24:	429c      	cmp	r4, r3
 800ca26:	bf08      	it	eq
 800ca28:	68ec      	ldreq	r4, [r5, #12]
 800ca2a:	e7da      	b.n	800c9e2 <_fflush_r+0x22>
 800ca2c:	0800de20 	.word	0x0800de20
 800ca30:	0800de40 	.word	0x0800de40
 800ca34:	0800de00 	.word	0x0800de00

0800ca38 <std>:
 800ca38:	2300      	movs	r3, #0
 800ca3a:	b510      	push	{r4, lr}
 800ca3c:	4604      	mov	r4, r0
 800ca3e:	e9c0 3300 	strd	r3, r3, [r0]
 800ca42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca46:	6083      	str	r3, [r0, #8]
 800ca48:	8181      	strh	r1, [r0, #12]
 800ca4a:	6643      	str	r3, [r0, #100]	; 0x64
 800ca4c:	81c2      	strh	r2, [r0, #14]
 800ca4e:	6183      	str	r3, [r0, #24]
 800ca50:	4619      	mov	r1, r3
 800ca52:	2208      	movs	r2, #8
 800ca54:	305c      	adds	r0, #92	; 0x5c
 800ca56:	f7fe fb51 	bl	800b0fc <memset>
 800ca5a:	4b05      	ldr	r3, [pc, #20]	; (800ca70 <std+0x38>)
 800ca5c:	6263      	str	r3, [r4, #36]	; 0x24
 800ca5e:	4b05      	ldr	r3, [pc, #20]	; (800ca74 <std+0x3c>)
 800ca60:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca62:	4b05      	ldr	r3, [pc, #20]	; (800ca78 <std+0x40>)
 800ca64:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca66:	4b05      	ldr	r3, [pc, #20]	; (800ca7c <std+0x44>)
 800ca68:	6224      	str	r4, [r4, #32]
 800ca6a:	6323      	str	r3, [r4, #48]	; 0x30
 800ca6c:	bd10      	pop	{r4, pc}
 800ca6e:	bf00      	nop
 800ca70:	0800d965 	.word	0x0800d965
 800ca74:	0800d987 	.word	0x0800d987
 800ca78:	0800d9bf 	.word	0x0800d9bf
 800ca7c:	0800d9e3 	.word	0x0800d9e3

0800ca80 <_cleanup_r>:
 800ca80:	4901      	ldr	r1, [pc, #4]	; (800ca88 <_cleanup_r+0x8>)
 800ca82:	f000 b8af 	b.w	800cbe4 <_fwalk_reent>
 800ca86:	bf00      	nop
 800ca88:	0800c9c1 	.word	0x0800c9c1

0800ca8c <__sfmoreglue>:
 800ca8c:	b570      	push	{r4, r5, r6, lr}
 800ca8e:	2268      	movs	r2, #104	; 0x68
 800ca90:	1e4d      	subs	r5, r1, #1
 800ca92:	4355      	muls	r5, r2
 800ca94:	460e      	mov	r6, r1
 800ca96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ca9a:	f000 fd3d 	bl	800d518 <_malloc_r>
 800ca9e:	4604      	mov	r4, r0
 800caa0:	b140      	cbz	r0, 800cab4 <__sfmoreglue+0x28>
 800caa2:	2100      	movs	r1, #0
 800caa4:	e9c0 1600 	strd	r1, r6, [r0]
 800caa8:	300c      	adds	r0, #12
 800caaa:	60a0      	str	r0, [r4, #8]
 800caac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cab0:	f7fe fb24 	bl	800b0fc <memset>
 800cab4:	4620      	mov	r0, r4
 800cab6:	bd70      	pop	{r4, r5, r6, pc}

0800cab8 <__sfp_lock_acquire>:
 800cab8:	4801      	ldr	r0, [pc, #4]	; (800cac0 <__sfp_lock_acquire+0x8>)
 800caba:	f000 b8b8 	b.w	800cc2e <__retarget_lock_acquire_recursive>
 800cabe:	bf00      	nop
 800cac0:	2000c33d 	.word	0x2000c33d

0800cac4 <__sfp_lock_release>:
 800cac4:	4801      	ldr	r0, [pc, #4]	; (800cacc <__sfp_lock_release+0x8>)
 800cac6:	f000 b8b3 	b.w	800cc30 <__retarget_lock_release_recursive>
 800caca:	bf00      	nop
 800cacc:	2000c33d 	.word	0x2000c33d

0800cad0 <__sinit_lock_acquire>:
 800cad0:	4801      	ldr	r0, [pc, #4]	; (800cad8 <__sinit_lock_acquire+0x8>)
 800cad2:	f000 b8ac 	b.w	800cc2e <__retarget_lock_acquire_recursive>
 800cad6:	bf00      	nop
 800cad8:	2000c33e 	.word	0x2000c33e

0800cadc <__sinit_lock_release>:
 800cadc:	4801      	ldr	r0, [pc, #4]	; (800cae4 <__sinit_lock_release+0x8>)
 800cade:	f000 b8a7 	b.w	800cc30 <__retarget_lock_release_recursive>
 800cae2:	bf00      	nop
 800cae4:	2000c33e 	.word	0x2000c33e

0800cae8 <__sinit>:
 800cae8:	b510      	push	{r4, lr}
 800caea:	4604      	mov	r4, r0
 800caec:	f7ff fff0 	bl	800cad0 <__sinit_lock_acquire>
 800caf0:	69a3      	ldr	r3, [r4, #24]
 800caf2:	b11b      	cbz	r3, 800cafc <__sinit+0x14>
 800caf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caf8:	f7ff bff0 	b.w	800cadc <__sinit_lock_release>
 800cafc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb00:	6523      	str	r3, [r4, #80]	; 0x50
 800cb02:	4b13      	ldr	r3, [pc, #76]	; (800cb50 <__sinit+0x68>)
 800cb04:	4a13      	ldr	r2, [pc, #76]	; (800cb54 <__sinit+0x6c>)
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb0a:	42a3      	cmp	r3, r4
 800cb0c:	bf04      	itt	eq
 800cb0e:	2301      	moveq	r3, #1
 800cb10:	61a3      	streq	r3, [r4, #24]
 800cb12:	4620      	mov	r0, r4
 800cb14:	f000 f820 	bl	800cb58 <__sfp>
 800cb18:	6060      	str	r0, [r4, #4]
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	f000 f81c 	bl	800cb58 <__sfp>
 800cb20:	60a0      	str	r0, [r4, #8]
 800cb22:	4620      	mov	r0, r4
 800cb24:	f000 f818 	bl	800cb58 <__sfp>
 800cb28:	2200      	movs	r2, #0
 800cb2a:	60e0      	str	r0, [r4, #12]
 800cb2c:	2104      	movs	r1, #4
 800cb2e:	6860      	ldr	r0, [r4, #4]
 800cb30:	f7ff ff82 	bl	800ca38 <std>
 800cb34:	68a0      	ldr	r0, [r4, #8]
 800cb36:	2201      	movs	r2, #1
 800cb38:	2109      	movs	r1, #9
 800cb3a:	f7ff ff7d 	bl	800ca38 <std>
 800cb3e:	68e0      	ldr	r0, [r4, #12]
 800cb40:	2202      	movs	r2, #2
 800cb42:	2112      	movs	r1, #18
 800cb44:	f7ff ff78 	bl	800ca38 <std>
 800cb48:	2301      	movs	r3, #1
 800cb4a:	61a3      	str	r3, [r4, #24]
 800cb4c:	e7d2      	b.n	800caf4 <__sinit+0xc>
 800cb4e:	bf00      	nop
 800cb50:	0800dd38 	.word	0x0800dd38
 800cb54:	0800ca81 	.word	0x0800ca81

0800cb58 <__sfp>:
 800cb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb5a:	4607      	mov	r7, r0
 800cb5c:	f7ff ffac 	bl	800cab8 <__sfp_lock_acquire>
 800cb60:	4b1e      	ldr	r3, [pc, #120]	; (800cbdc <__sfp+0x84>)
 800cb62:	681e      	ldr	r6, [r3, #0]
 800cb64:	69b3      	ldr	r3, [r6, #24]
 800cb66:	b913      	cbnz	r3, 800cb6e <__sfp+0x16>
 800cb68:	4630      	mov	r0, r6
 800cb6a:	f7ff ffbd 	bl	800cae8 <__sinit>
 800cb6e:	3648      	adds	r6, #72	; 0x48
 800cb70:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cb74:	3b01      	subs	r3, #1
 800cb76:	d503      	bpl.n	800cb80 <__sfp+0x28>
 800cb78:	6833      	ldr	r3, [r6, #0]
 800cb7a:	b30b      	cbz	r3, 800cbc0 <__sfp+0x68>
 800cb7c:	6836      	ldr	r6, [r6, #0]
 800cb7e:	e7f7      	b.n	800cb70 <__sfp+0x18>
 800cb80:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cb84:	b9d5      	cbnz	r5, 800cbbc <__sfp+0x64>
 800cb86:	4b16      	ldr	r3, [pc, #88]	; (800cbe0 <__sfp+0x88>)
 800cb88:	60e3      	str	r3, [r4, #12]
 800cb8a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cb8e:	6665      	str	r5, [r4, #100]	; 0x64
 800cb90:	f000 f84c 	bl	800cc2c <__retarget_lock_init_recursive>
 800cb94:	f7ff ff96 	bl	800cac4 <__sfp_lock_release>
 800cb98:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cb9c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cba0:	6025      	str	r5, [r4, #0]
 800cba2:	61a5      	str	r5, [r4, #24]
 800cba4:	2208      	movs	r2, #8
 800cba6:	4629      	mov	r1, r5
 800cba8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbac:	f7fe faa6 	bl	800b0fc <memset>
 800cbb0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cbb4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cbb8:	4620      	mov	r0, r4
 800cbba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbbc:	3468      	adds	r4, #104	; 0x68
 800cbbe:	e7d9      	b.n	800cb74 <__sfp+0x1c>
 800cbc0:	2104      	movs	r1, #4
 800cbc2:	4638      	mov	r0, r7
 800cbc4:	f7ff ff62 	bl	800ca8c <__sfmoreglue>
 800cbc8:	4604      	mov	r4, r0
 800cbca:	6030      	str	r0, [r6, #0]
 800cbcc:	2800      	cmp	r0, #0
 800cbce:	d1d5      	bne.n	800cb7c <__sfp+0x24>
 800cbd0:	f7ff ff78 	bl	800cac4 <__sfp_lock_release>
 800cbd4:	230c      	movs	r3, #12
 800cbd6:	603b      	str	r3, [r7, #0]
 800cbd8:	e7ee      	b.n	800cbb8 <__sfp+0x60>
 800cbda:	bf00      	nop
 800cbdc:	0800dd38 	.word	0x0800dd38
 800cbe0:	ffff0001 	.word	0xffff0001

0800cbe4 <_fwalk_reent>:
 800cbe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbe8:	4606      	mov	r6, r0
 800cbea:	4688      	mov	r8, r1
 800cbec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cbf0:	2700      	movs	r7, #0
 800cbf2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cbf6:	f1b9 0901 	subs.w	r9, r9, #1
 800cbfa:	d505      	bpl.n	800cc08 <_fwalk_reent+0x24>
 800cbfc:	6824      	ldr	r4, [r4, #0]
 800cbfe:	2c00      	cmp	r4, #0
 800cc00:	d1f7      	bne.n	800cbf2 <_fwalk_reent+0xe>
 800cc02:	4638      	mov	r0, r7
 800cc04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc08:	89ab      	ldrh	r3, [r5, #12]
 800cc0a:	2b01      	cmp	r3, #1
 800cc0c:	d907      	bls.n	800cc1e <_fwalk_reent+0x3a>
 800cc0e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc12:	3301      	adds	r3, #1
 800cc14:	d003      	beq.n	800cc1e <_fwalk_reent+0x3a>
 800cc16:	4629      	mov	r1, r5
 800cc18:	4630      	mov	r0, r6
 800cc1a:	47c0      	blx	r8
 800cc1c:	4307      	orrs	r7, r0
 800cc1e:	3568      	adds	r5, #104	; 0x68
 800cc20:	e7e9      	b.n	800cbf6 <_fwalk_reent+0x12>
	...

0800cc24 <_localeconv_r>:
 800cc24:	4800      	ldr	r0, [pc, #0]	; (800cc28 <_localeconv_r+0x4>)
 800cc26:	4770      	bx	lr
 800cc28:	20000160 	.word	0x20000160

0800cc2c <__retarget_lock_init_recursive>:
 800cc2c:	4770      	bx	lr

0800cc2e <__retarget_lock_acquire_recursive>:
 800cc2e:	4770      	bx	lr

0800cc30 <__retarget_lock_release_recursive>:
 800cc30:	4770      	bx	lr

0800cc32 <__swhatbuf_r>:
 800cc32:	b570      	push	{r4, r5, r6, lr}
 800cc34:	460e      	mov	r6, r1
 800cc36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc3a:	2900      	cmp	r1, #0
 800cc3c:	b096      	sub	sp, #88	; 0x58
 800cc3e:	4614      	mov	r4, r2
 800cc40:	461d      	mov	r5, r3
 800cc42:	da08      	bge.n	800cc56 <__swhatbuf_r+0x24>
 800cc44:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	602a      	str	r2, [r5, #0]
 800cc4c:	061a      	lsls	r2, r3, #24
 800cc4e:	d410      	bmi.n	800cc72 <__swhatbuf_r+0x40>
 800cc50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc54:	e00e      	b.n	800cc74 <__swhatbuf_r+0x42>
 800cc56:	466a      	mov	r2, sp
 800cc58:	f000 ff1a 	bl	800da90 <_fstat_r>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	dbf1      	blt.n	800cc44 <__swhatbuf_r+0x12>
 800cc60:	9a01      	ldr	r2, [sp, #4]
 800cc62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cc66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cc6a:	425a      	negs	r2, r3
 800cc6c:	415a      	adcs	r2, r3
 800cc6e:	602a      	str	r2, [r5, #0]
 800cc70:	e7ee      	b.n	800cc50 <__swhatbuf_r+0x1e>
 800cc72:	2340      	movs	r3, #64	; 0x40
 800cc74:	2000      	movs	r0, #0
 800cc76:	6023      	str	r3, [r4, #0]
 800cc78:	b016      	add	sp, #88	; 0x58
 800cc7a:	bd70      	pop	{r4, r5, r6, pc}

0800cc7c <__smakebuf_r>:
 800cc7c:	898b      	ldrh	r3, [r1, #12]
 800cc7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cc80:	079d      	lsls	r5, r3, #30
 800cc82:	4606      	mov	r6, r0
 800cc84:	460c      	mov	r4, r1
 800cc86:	d507      	bpl.n	800cc98 <__smakebuf_r+0x1c>
 800cc88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cc8c:	6023      	str	r3, [r4, #0]
 800cc8e:	6123      	str	r3, [r4, #16]
 800cc90:	2301      	movs	r3, #1
 800cc92:	6163      	str	r3, [r4, #20]
 800cc94:	b002      	add	sp, #8
 800cc96:	bd70      	pop	{r4, r5, r6, pc}
 800cc98:	ab01      	add	r3, sp, #4
 800cc9a:	466a      	mov	r2, sp
 800cc9c:	f7ff ffc9 	bl	800cc32 <__swhatbuf_r>
 800cca0:	9900      	ldr	r1, [sp, #0]
 800cca2:	4605      	mov	r5, r0
 800cca4:	4630      	mov	r0, r6
 800cca6:	f000 fc37 	bl	800d518 <_malloc_r>
 800ccaa:	b948      	cbnz	r0, 800ccc0 <__smakebuf_r+0x44>
 800ccac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccb0:	059a      	lsls	r2, r3, #22
 800ccb2:	d4ef      	bmi.n	800cc94 <__smakebuf_r+0x18>
 800ccb4:	f023 0303 	bic.w	r3, r3, #3
 800ccb8:	f043 0302 	orr.w	r3, r3, #2
 800ccbc:	81a3      	strh	r3, [r4, #12]
 800ccbe:	e7e3      	b.n	800cc88 <__smakebuf_r+0xc>
 800ccc0:	4b0d      	ldr	r3, [pc, #52]	; (800ccf8 <__smakebuf_r+0x7c>)
 800ccc2:	62b3      	str	r3, [r6, #40]	; 0x28
 800ccc4:	89a3      	ldrh	r3, [r4, #12]
 800ccc6:	6020      	str	r0, [r4, #0]
 800ccc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cccc:	81a3      	strh	r3, [r4, #12]
 800ccce:	9b00      	ldr	r3, [sp, #0]
 800ccd0:	6163      	str	r3, [r4, #20]
 800ccd2:	9b01      	ldr	r3, [sp, #4]
 800ccd4:	6120      	str	r0, [r4, #16]
 800ccd6:	b15b      	cbz	r3, 800ccf0 <__smakebuf_r+0x74>
 800ccd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccdc:	4630      	mov	r0, r6
 800ccde:	f000 fee9 	bl	800dab4 <_isatty_r>
 800cce2:	b128      	cbz	r0, 800ccf0 <__smakebuf_r+0x74>
 800cce4:	89a3      	ldrh	r3, [r4, #12]
 800cce6:	f023 0303 	bic.w	r3, r3, #3
 800ccea:	f043 0301 	orr.w	r3, r3, #1
 800ccee:	81a3      	strh	r3, [r4, #12]
 800ccf0:	89a0      	ldrh	r0, [r4, #12]
 800ccf2:	4305      	orrs	r5, r0
 800ccf4:	81a5      	strh	r5, [r4, #12]
 800ccf6:	e7cd      	b.n	800cc94 <__smakebuf_r+0x18>
 800ccf8:	0800ca81 	.word	0x0800ca81

0800ccfc <malloc>:
 800ccfc:	4b02      	ldr	r3, [pc, #8]	; (800cd08 <malloc+0xc>)
 800ccfe:	4601      	mov	r1, r0
 800cd00:	6818      	ldr	r0, [r3, #0]
 800cd02:	f000 bc09 	b.w	800d518 <_malloc_r>
 800cd06:	bf00      	nop
 800cd08:	2000000c 	.word	0x2000000c

0800cd0c <_Balloc>:
 800cd0c:	b570      	push	{r4, r5, r6, lr}
 800cd0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cd10:	4604      	mov	r4, r0
 800cd12:	460d      	mov	r5, r1
 800cd14:	b976      	cbnz	r6, 800cd34 <_Balloc+0x28>
 800cd16:	2010      	movs	r0, #16
 800cd18:	f7ff fff0 	bl	800ccfc <malloc>
 800cd1c:	4602      	mov	r2, r0
 800cd1e:	6260      	str	r0, [r4, #36]	; 0x24
 800cd20:	b920      	cbnz	r0, 800cd2c <_Balloc+0x20>
 800cd22:	4b18      	ldr	r3, [pc, #96]	; (800cd84 <_Balloc+0x78>)
 800cd24:	4818      	ldr	r0, [pc, #96]	; (800cd88 <_Balloc+0x7c>)
 800cd26:	2166      	movs	r1, #102	; 0x66
 800cd28:	f000 fe72 	bl	800da10 <__assert_func>
 800cd2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd30:	6006      	str	r6, [r0, #0]
 800cd32:	60c6      	str	r6, [r0, #12]
 800cd34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cd36:	68f3      	ldr	r3, [r6, #12]
 800cd38:	b183      	cbz	r3, 800cd5c <_Balloc+0x50>
 800cd3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd3c:	68db      	ldr	r3, [r3, #12]
 800cd3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd42:	b9b8      	cbnz	r0, 800cd74 <_Balloc+0x68>
 800cd44:	2101      	movs	r1, #1
 800cd46:	fa01 f605 	lsl.w	r6, r1, r5
 800cd4a:	1d72      	adds	r2, r6, #5
 800cd4c:	0092      	lsls	r2, r2, #2
 800cd4e:	4620      	mov	r0, r4
 800cd50:	f000 fb60 	bl	800d414 <_calloc_r>
 800cd54:	b160      	cbz	r0, 800cd70 <_Balloc+0x64>
 800cd56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd5a:	e00e      	b.n	800cd7a <_Balloc+0x6e>
 800cd5c:	2221      	movs	r2, #33	; 0x21
 800cd5e:	2104      	movs	r1, #4
 800cd60:	4620      	mov	r0, r4
 800cd62:	f000 fb57 	bl	800d414 <_calloc_r>
 800cd66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd68:	60f0      	str	r0, [r6, #12]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d1e4      	bne.n	800cd3a <_Balloc+0x2e>
 800cd70:	2000      	movs	r0, #0
 800cd72:	bd70      	pop	{r4, r5, r6, pc}
 800cd74:	6802      	ldr	r2, [r0, #0]
 800cd76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd80:	e7f7      	b.n	800cd72 <_Balloc+0x66>
 800cd82:	bf00      	nop
 800cd84:	0800dd7d 	.word	0x0800dd7d
 800cd88:	0800de60 	.word	0x0800de60

0800cd8c <_Bfree>:
 800cd8c:	b570      	push	{r4, r5, r6, lr}
 800cd8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cd90:	4605      	mov	r5, r0
 800cd92:	460c      	mov	r4, r1
 800cd94:	b976      	cbnz	r6, 800cdb4 <_Bfree+0x28>
 800cd96:	2010      	movs	r0, #16
 800cd98:	f7ff ffb0 	bl	800ccfc <malloc>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	6268      	str	r0, [r5, #36]	; 0x24
 800cda0:	b920      	cbnz	r0, 800cdac <_Bfree+0x20>
 800cda2:	4b09      	ldr	r3, [pc, #36]	; (800cdc8 <_Bfree+0x3c>)
 800cda4:	4809      	ldr	r0, [pc, #36]	; (800cdcc <_Bfree+0x40>)
 800cda6:	218a      	movs	r1, #138	; 0x8a
 800cda8:	f000 fe32 	bl	800da10 <__assert_func>
 800cdac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cdb0:	6006      	str	r6, [r0, #0]
 800cdb2:	60c6      	str	r6, [r0, #12]
 800cdb4:	b13c      	cbz	r4, 800cdc6 <_Bfree+0x3a>
 800cdb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cdb8:	6862      	ldr	r2, [r4, #4]
 800cdba:	68db      	ldr	r3, [r3, #12]
 800cdbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cdc0:	6021      	str	r1, [r4, #0]
 800cdc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cdc6:	bd70      	pop	{r4, r5, r6, pc}
 800cdc8:	0800dd7d 	.word	0x0800dd7d
 800cdcc:	0800de60 	.word	0x0800de60

0800cdd0 <__multadd>:
 800cdd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdd4:	690d      	ldr	r5, [r1, #16]
 800cdd6:	4607      	mov	r7, r0
 800cdd8:	460c      	mov	r4, r1
 800cdda:	461e      	mov	r6, r3
 800cddc:	f101 0c14 	add.w	ip, r1, #20
 800cde0:	2000      	movs	r0, #0
 800cde2:	f8dc 3000 	ldr.w	r3, [ip]
 800cde6:	b299      	uxth	r1, r3
 800cde8:	fb02 6101 	mla	r1, r2, r1, r6
 800cdec:	0c1e      	lsrs	r6, r3, #16
 800cdee:	0c0b      	lsrs	r3, r1, #16
 800cdf0:	fb02 3306 	mla	r3, r2, r6, r3
 800cdf4:	b289      	uxth	r1, r1
 800cdf6:	3001      	adds	r0, #1
 800cdf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cdfc:	4285      	cmp	r5, r0
 800cdfe:	f84c 1b04 	str.w	r1, [ip], #4
 800ce02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ce06:	dcec      	bgt.n	800cde2 <__multadd+0x12>
 800ce08:	b30e      	cbz	r6, 800ce4e <__multadd+0x7e>
 800ce0a:	68a3      	ldr	r3, [r4, #8]
 800ce0c:	42ab      	cmp	r3, r5
 800ce0e:	dc19      	bgt.n	800ce44 <__multadd+0x74>
 800ce10:	6861      	ldr	r1, [r4, #4]
 800ce12:	4638      	mov	r0, r7
 800ce14:	3101      	adds	r1, #1
 800ce16:	f7ff ff79 	bl	800cd0c <_Balloc>
 800ce1a:	4680      	mov	r8, r0
 800ce1c:	b928      	cbnz	r0, 800ce2a <__multadd+0x5a>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	4b0c      	ldr	r3, [pc, #48]	; (800ce54 <__multadd+0x84>)
 800ce22:	480d      	ldr	r0, [pc, #52]	; (800ce58 <__multadd+0x88>)
 800ce24:	21b5      	movs	r1, #181	; 0xb5
 800ce26:	f000 fdf3 	bl	800da10 <__assert_func>
 800ce2a:	6922      	ldr	r2, [r4, #16]
 800ce2c:	3202      	adds	r2, #2
 800ce2e:	f104 010c 	add.w	r1, r4, #12
 800ce32:	0092      	lsls	r2, r2, #2
 800ce34:	300c      	adds	r0, #12
 800ce36:	f7fe f953 	bl	800b0e0 <memcpy>
 800ce3a:	4621      	mov	r1, r4
 800ce3c:	4638      	mov	r0, r7
 800ce3e:	f7ff ffa5 	bl	800cd8c <_Bfree>
 800ce42:	4644      	mov	r4, r8
 800ce44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce48:	3501      	adds	r5, #1
 800ce4a:	615e      	str	r6, [r3, #20]
 800ce4c:	6125      	str	r5, [r4, #16]
 800ce4e:	4620      	mov	r0, r4
 800ce50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce54:	0800ddef 	.word	0x0800ddef
 800ce58:	0800de60 	.word	0x0800de60

0800ce5c <__hi0bits>:
 800ce5c:	0c03      	lsrs	r3, r0, #16
 800ce5e:	041b      	lsls	r3, r3, #16
 800ce60:	b9d3      	cbnz	r3, 800ce98 <__hi0bits+0x3c>
 800ce62:	0400      	lsls	r0, r0, #16
 800ce64:	2310      	movs	r3, #16
 800ce66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ce6a:	bf04      	itt	eq
 800ce6c:	0200      	lsleq	r0, r0, #8
 800ce6e:	3308      	addeq	r3, #8
 800ce70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ce74:	bf04      	itt	eq
 800ce76:	0100      	lsleq	r0, r0, #4
 800ce78:	3304      	addeq	r3, #4
 800ce7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ce7e:	bf04      	itt	eq
 800ce80:	0080      	lsleq	r0, r0, #2
 800ce82:	3302      	addeq	r3, #2
 800ce84:	2800      	cmp	r0, #0
 800ce86:	db05      	blt.n	800ce94 <__hi0bits+0x38>
 800ce88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ce8c:	f103 0301 	add.w	r3, r3, #1
 800ce90:	bf08      	it	eq
 800ce92:	2320      	moveq	r3, #32
 800ce94:	4618      	mov	r0, r3
 800ce96:	4770      	bx	lr
 800ce98:	2300      	movs	r3, #0
 800ce9a:	e7e4      	b.n	800ce66 <__hi0bits+0xa>

0800ce9c <__lo0bits>:
 800ce9c:	6803      	ldr	r3, [r0, #0]
 800ce9e:	f013 0207 	ands.w	r2, r3, #7
 800cea2:	4601      	mov	r1, r0
 800cea4:	d00b      	beq.n	800cebe <__lo0bits+0x22>
 800cea6:	07da      	lsls	r2, r3, #31
 800cea8:	d423      	bmi.n	800cef2 <__lo0bits+0x56>
 800ceaa:	0798      	lsls	r0, r3, #30
 800ceac:	bf49      	itett	mi
 800ceae:	085b      	lsrmi	r3, r3, #1
 800ceb0:	089b      	lsrpl	r3, r3, #2
 800ceb2:	2001      	movmi	r0, #1
 800ceb4:	600b      	strmi	r3, [r1, #0]
 800ceb6:	bf5c      	itt	pl
 800ceb8:	600b      	strpl	r3, [r1, #0]
 800ceba:	2002      	movpl	r0, #2
 800cebc:	4770      	bx	lr
 800cebe:	b298      	uxth	r0, r3
 800cec0:	b9a8      	cbnz	r0, 800ceee <__lo0bits+0x52>
 800cec2:	0c1b      	lsrs	r3, r3, #16
 800cec4:	2010      	movs	r0, #16
 800cec6:	b2da      	uxtb	r2, r3
 800cec8:	b90a      	cbnz	r2, 800cece <__lo0bits+0x32>
 800ceca:	3008      	adds	r0, #8
 800cecc:	0a1b      	lsrs	r3, r3, #8
 800cece:	071a      	lsls	r2, r3, #28
 800ced0:	bf04      	itt	eq
 800ced2:	091b      	lsreq	r3, r3, #4
 800ced4:	3004      	addeq	r0, #4
 800ced6:	079a      	lsls	r2, r3, #30
 800ced8:	bf04      	itt	eq
 800ceda:	089b      	lsreq	r3, r3, #2
 800cedc:	3002      	addeq	r0, #2
 800cede:	07da      	lsls	r2, r3, #31
 800cee0:	d403      	bmi.n	800ceea <__lo0bits+0x4e>
 800cee2:	085b      	lsrs	r3, r3, #1
 800cee4:	f100 0001 	add.w	r0, r0, #1
 800cee8:	d005      	beq.n	800cef6 <__lo0bits+0x5a>
 800ceea:	600b      	str	r3, [r1, #0]
 800ceec:	4770      	bx	lr
 800ceee:	4610      	mov	r0, r2
 800cef0:	e7e9      	b.n	800cec6 <__lo0bits+0x2a>
 800cef2:	2000      	movs	r0, #0
 800cef4:	4770      	bx	lr
 800cef6:	2020      	movs	r0, #32
 800cef8:	4770      	bx	lr
	...

0800cefc <__i2b>:
 800cefc:	b510      	push	{r4, lr}
 800cefe:	460c      	mov	r4, r1
 800cf00:	2101      	movs	r1, #1
 800cf02:	f7ff ff03 	bl	800cd0c <_Balloc>
 800cf06:	4602      	mov	r2, r0
 800cf08:	b928      	cbnz	r0, 800cf16 <__i2b+0x1a>
 800cf0a:	4b05      	ldr	r3, [pc, #20]	; (800cf20 <__i2b+0x24>)
 800cf0c:	4805      	ldr	r0, [pc, #20]	; (800cf24 <__i2b+0x28>)
 800cf0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cf12:	f000 fd7d 	bl	800da10 <__assert_func>
 800cf16:	2301      	movs	r3, #1
 800cf18:	6144      	str	r4, [r0, #20]
 800cf1a:	6103      	str	r3, [r0, #16]
 800cf1c:	bd10      	pop	{r4, pc}
 800cf1e:	bf00      	nop
 800cf20:	0800ddef 	.word	0x0800ddef
 800cf24:	0800de60 	.word	0x0800de60

0800cf28 <__multiply>:
 800cf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf2c:	4691      	mov	r9, r2
 800cf2e:	690a      	ldr	r2, [r1, #16]
 800cf30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	bfb8      	it	lt
 800cf38:	460b      	movlt	r3, r1
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	bfbc      	itt	lt
 800cf3e:	464c      	movlt	r4, r9
 800cf40:	4699      	movlt	r9, r3
 800cf42:	6927      	ldr	r7, [r4, #16]
 800cf44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cf48:	68a3      	ldr	r3, [r4, #8]
 800cf4a:	6861      	ldr	r1, [r4, #4]
 800cf4c:	eb07 060a 	add.w	r6, r7, sl
 800cf50:	42b3      	cmp	r3, r6
 800cf52:	b085      	sub	sp, #20
 800cf54:	bfb8      	it	lt
 800cf56:	3101      	addlt	r1, #1
 800cf58:	f7ff fed8 	bl	800cd0c <_Balloc>
 800cf5c:	b930      	cbnz	r0, 800cf6c <__multiply+0x44>
 800cf5e:	4602      	mov	r2, r0
 800cf60:	4b44      	ldr	r3, [pc, #272]	; (800d074 <__multiply+0x14c>)
 800cf62:	4845      	ldr	r0, [pc, #276]	; (800d078 <__multiply+0x150>)
 800cf64:	f240 115d 	movw	r1, #349	; 0x15d
 800cf68:	f000 fd52 	bl	800da10 <__assert_func>
 800cf6c:	f100 0514 	add.w	r5, r0, #20
 800cf70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cf74:	462b      	mov	r3, r5
 800cf76:	2200      	movs	r2, #0
 800cf78:	4543      	cmp	r3, r8
 800cf7a:	d321      	bcc.n	800cfc0 <__multiply+0x98>
 800cf7c:	f104 0314 	add.w	r3, r4, #20
 800cf80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cf84:	f109 0314 	add.w	r3, r9, #20
 800cf88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cf8c:	9202      	str	r2, [sp, #8]
 800cf8e:	1b3a      	subs	r2, r7, r4
 800cf90:	3a15      	subs	r2, #21
 800cf92:	f022 0203 	bic.w	r2, r2, #3
 800cf96:	3204      	adds	r2, #4
 800cf98:	f104 0115 	add.w	r1, r4, #21
 800cf9c:	428f      	cmp	r7, r1
 800cf9e:	bf38      	it	cc
 800cfa0:	2204      	movcc	r2, #4
 800cfa2:	9201      	str	r2, [sp, #4]
 800cfa4:	9a02      	ldr	r2, [sp, #8]
 800cfa6:	9303      	str	r3, [sp, #12]
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d80c      	bhi.n	800cfc6 <__multiply+0x9e>
 800cfac:	2e00      	cmp	r6, #0
 800cfae:	dd03      	ble.n	800cfb8 <__multiply+0x90>
 800cfb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d05a      	beq.n	800d06e <__multiply+0x146>
 800cfb8:	6106      	str	r6, [r0, #16]
 800cfba:	b005      	add	sp, #20
 800cfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfc0:	f843 2b04 	str.w	r2, [r3], #4
 800cfc4:	e7d8      	b.n	800cf78 <__multiply+0x50>
 800cfc6:	f8b3 a000 	ldrh.w	sl, [r3]
 800cfca:	f1ba 0f00 	cmp.w	sl, #0
 800cfce:	d024      	beq.n	800d01a <__multiply+0xf2>
 800cfd0:	f104 0e14 	add.w	lr, r4, #20
 800cfd4:	46a9      	mov	r9, r5
 800cfd6:	f04f 0c00 	mov.w	ip, #0
 800cfda:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cfde:	f8d9 1000 	ldr.w	r1, [r9]
 800cfe2:	fa1f fb82 	uxth.w	fp, r2
 800cfe6:	b289      	uxth	r1, r1
 800cfe8:	fb0a 110b 	mla	r1, sl, fp, r1
 800cfec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cff0:	f8d9 2000 	ldr.w	r2, [r9]
 800cff4:	4461      	add	r1, ip
 800cff6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cffa:	fb0a c20b 	mla	r2, sl, fp, ip
 800cffe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d002:	b289      	uxth	r1, r1
 800d004:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d008:	4577      	cmp	r7, lr
 800d00a:	f849 1b04 	str.w	r1, [r9], #4
 800d00e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d012:	d8e2      	bhi.n	800cfda <__multiply+0xb2>
 800d014:	9a01      	ldr	r2, [sp, #4]
 800d016:	f845 c002 	str.w	ip, [r5, r2]
 800d01a:	9a03      	ldr	r2, [sp, #12]
 800d01c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d020:	3304      	adds	r3, #4
 800d022:	f1b9 0f00 	cmp.w	r9, #0
 800d026:	d020      	beq.n	800d06a <__multiply+0x142>
 800d028:	6829      	ldr	r1, [r5, #0]
 800d02a:	f104 0c14 	add.w	ip, r4, #20
 800d02e:	46ae      	mov	lr, r5
 800d030:	f04f 0a00 	mov.w	sl, #0
 800d034:	f8bc b000 	ldrh.w	fp, [ip]
 800d038:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d03c:	fb09 220b 	mla	r2, r9, fp, r2
 800d040:	4492      	add	sl, r2
 800d042:	b289      	uxth	r1, r1
 800d044:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d048:	f84e 1b04 	str.w	r1, [lr], #4
 800d04c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d050:	f8be 1000 	ldrh.w	r1, [lr]
 800d054:	0c12      	lsrs	r2, r2, #16
 800d056:	fb09 1102 	mla	r1, r9, r2, r1
 800d05a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d05e:	4567      	cmp	r7, ip
 800d060:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d064:	d8e6      	bhi.n	800d034 <__multiply+0x10c>
 800d066:	9a01      	ldr	r2, [sp, #4]
 800d068:	50a9      	str	r1, [r5, r2]
 800d06a:	3504      	adds	r5, #4
 800d06c:	e79a      	b.n	800cfa4 <__multiply+0x7c>
 800d06e:	3e01      	subs	r6, #1
 800d070:	e79c      	b.n	800cfac <__multiply+0x84>
 800d072:	bf00      	nop
 800d074:	0800ddef 	.word	0x0800ddef
 800d078:	0800de60 	.word	0x0800de60

0800d07c <__pow5mult>:
 800d07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d080:	4615      	mov	r5, r2
 800d082:	f012 0203 	ands.w	r2, r2, #3
 800d086:	4606      	mov	r6, r0
 800d088:	460f      	mov	r7, r1
 800d08a:	d007      	beq.n	800d09c <__pow5mult+0x20>
 800d08c:	4c25      	ldr	r4, [pc, #148]	; (800d124 <__pow5mult+0xa8>)
 800d08e:	3a01      	subs	r2, #1
 800d090:	2300      	movs	r3, #0
 800d092:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d096:	f7ff fe9b 	bl	800cdd0 <__multadd>
 800d09a:	4607      	mov	r7, r0
 800d09c:	10ad      	asrs	r5, r5, #2
 800d09e:	d03d      	beq.n	800d11c <__pow5mult+0xa0>
 800d0a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d0a2:	b97c      	cbnz	r4, 800d0c4 <__pow5mult+0x48>
 800d0a4:	2010      	movs	r0, #16
 800d0a6:	f7ff fe29 	bl	800ccfc <malloc>
 800d0aa:	4602      	mov	r2, r0
 800d0ac:	6270      	str	r0, [r6, #36]	; 0x24
 800d0ae:	b928      	cbnz	r0, 800d0bc <__pow5mult+0x40>
 800d0b0:	4b1d      	ldr	r3, [pc, #116]	; (800d128 <__pow5mult+0xac>)
 800d0b2:	481e      	ldr	r0, [pc, #120]	; (800d12c <__pow5mult+0xb0>)
 800d0b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d0b8:	f000 fcaa 	bl	800da10 <__assert_func>
 800d0bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d0c0:	6004      	str	r4, [r0, #0]
 800d0c2:	60c4      	str	r4, [r0, #12]
 800d0c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d0c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0cc:	b94c      	cbnz	r4, 800d0e2 <__pow5mult+0x66>
 800d0ce:	f240 2171 	movw	r1, #625	; 0x271
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	f7ff ff12 	bl	800cefc <__i2b>
 800d0d8:	2300      	movs	r3, #0
 800d0da:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0de:	4604      	mov	r4, r0
 800d0e0:	6003      	str	r3, [r0, #0]
 800d0e2:	f04f 0900 	mov.w	r9, #0
 800d0e6:	07eb      	lsls	r3, r5, #31
 800d0e8:	d50a      	bpl.n	800d100 <__pow5mult+0x84>
 800d0ea:	4639      	mov	r1, r7
 800d0ec:	4622      	mov	r2, r4
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	f7ff ff1a 	bl	800cf28 <__multiply>
 800d0f4:	4639      	mov	r1, r7
 800d0f6:	4680      	mov	r8, r0
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	f7ff fe47 	bl	800cd8c <_Bfree>
 800d0fe:	4647      	mov	r7, r8
 800d100:	106d      	asrs	r5, r5, #1
 800d102:	d00b      	beq.n	800d11c <__pow5mult+0xa0>
 800d104:	6820      	ldr	r0, [r4, #0]
 800d106:	b938      	cbnz	r0, 800d118 <__pow5mult+0x9c>
 800d108:	4622      	mov	r2, r4
 800d10a:	4621      	mov	r1, r4
 800d10c:	4630      	mov	r0, r6
 800d10e:	f7ff ff0b 	bl	800cf28 <__multiply>
 800d112:	6020      	str	r0, [r4, #0]
 800d114:	f8c0 9000 	str.w	r9, [r0]
 800d118:	4604      	mov	r4, r0
 800d11a:	e7e4      	b.n	800d0e6 <__pow5mult+0x6a>
 800d11c:	4638      	mov	r0, r7
 800d11e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d122:	bf00      	nop
 800d124:	0800dfb0 	.word	0x0800dfb0
 800d128:	0800dd7d 	.word	0x0800dd7d
 800d12c:	0800de60 	.word	0x0800de60

0800d130 <__lshift>:
 800d130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d134:	460c      	mov	r4, r1
 800d136:	6849      	ldr	r1, [r1, #4]
 800d138:	6923      	ldr	r3, [r4, #16]
 800d13a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d13e:	68a3      	ldr	r3, [r4, #8]
 800d140:	4607      	mov	r7, r0
 800d142:	4691      	mov	r9, r2
 800d144:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d148:	f108 0601 	add.w	r6, r8, #1
 800d14c:	42b3      	cmp	r3, r6
 800d14e:	db0b      	blt.n	800d168 <__lshift+0x38>
 800d150:	4638      	mov	r0, r7
 800d152:	f7ff fddb 	bl	800cd0c <_Balloc>
 800d156:	4605      	mov	r5, r0
 800d158:	b948      	cbnz	r0, 800d16e <__lshift+0x3e>
 800d15a:	4602      	mov	r2, r0
 800d15c:	4b2a      	ldr	r3, [pc, #168]	; (800d208 <__lshift+0xd8>)
 800d15e:	482b      	ldr	r0, [pc, #172]	; (800d20c <__lshift+0xdc>)
 800d160:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d164:	f000 fc54 	bl	800da10 <__assert_func>
 800d168:	3101      	adds	r1, #1
 800d16a:	005b      	lsls	r3, r3, #1
 800d16c:	e7ee      	b.n	800d14c <__lshift+0x1c>
 800d16e:	2300      	movs	r3, #0
 800d170:	f100 0114 	add.w	r1, r0, #20
 800d174:	f100 0210 	add.w	r2, r0, #16
 800d178:	4618      	mov	r0, r3
 800d17a:	4553      	cmp	r3, sl
 800d17c:	db37      	blt.n	800d1ee <__lshift+0xbe>
 800d17e:	6920      	ldr	r0, [r4, #16]
 800d180:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d184:	f104 0314 	add.w	r3, r4, #20
 800d188:	f019 091f 	ands.w	r9, r9, #31
 800d18c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d190:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d194:	d02f      	beq.n	800d1f6 <__lshift+0xc6>
 800d196:	f1c9 0e20 	rsb	lr, r9, #32
 800d19a:	468a      	mov	sl, r1
 800d19c:	f04f 0c00 	mov.w	ip, #0
 800d1a0:	681a      	ldr	r2, [r3, #0]
 800d1a2:	fa02 f209 	lsl.w	r2, r2, r9
 800d1a6:	ea42 020c 	orr.w	r2, r2, ip
 800d1aa:	f84a 2b04 	str.w	r2, [sl], #4
 800d1ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1b2:	4298      	cmp	r0, r3
 800d1b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d1b8:	d8f2      	bhi.n	800d1a0 <__lshift+0x70>
 800d1ba:	1b03      	subs	r3, r0, r4
 800d1bc:	3b15      	subs	r3, #21
 800d1be:	f023 0303 	bic.w	r3, r3, #3
 800d1c2:	3304      	adds	r3, #4
 800d1c4:	f104 0215 	add.w	r2, r4, #21
 800d1c8:	4290      	cmp	r0, r2
 800d1ca:	bf38      	it	cc
 800d1cc:	2304      	movcc	r3, #4
 800d1ce:	f841 c003 	str.w	ip, [r1, r3]
 800d1d2:	f1bc 0f00 	cmp.w	ip, #0
 800d1d6:	d001      	beq.n	800d1dc <__lshift+0xac>
 800d1d8:	f108 0602 	add.w	r6, r8, #2
 800d1dc:	3e01      	subs	r6, #1
 800d1de:	4638      	mov	r0, r7
 800d1e0:	612e      	str	r6, [r5, #16]
 800d1e2:	4621      	mov	r1, r4
 800d1e4:	f7ff fdd2 	bl	800cd8c <_Bfree>
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	e7c1      	b.n	800d17a <__lshift+0x4a>
 800d1f6:	3904      	subs	r1, #4
 800d1f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d200:	4298      	cmp	r0, r3
 800d202:	d8f9      	bhi.n	800d1f8 <__lshift+0xc8>
 800d204:	e7ea      	b.n	800d1dc <__lshift+0xac>
 800d206:	bf00      	nop
 800d208:	0800ddef 	.word	0x0800ddef
 800d20c:	0800de60 	.word	0x0800de60

0800d210 <__mcmp>:
 800d210:	b530      	push	{r4, r5, lr}
 800d212:	6902      	ldr	r2, [r0, #16]
 800d214:	690c      	ldr	r4, [r1, #16]
 800d216:	1b12      	subs	r2, r2, r4
 800d218:	d10e      	bne.n	800d238 <__mcmp+0x28>
 800d21a:	f100 0314 	add.w	r3, r0, #20
 800d21e:	3114      	adds	r1, #20
 800d220:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d224:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d228:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d22c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d230:	42a5      	cmp	r5, r4
 800d232:	d003      	beq.n	800d23c <__mcmp+0x2c>
 800d234:	d305      	bcc.n	800d242 <__mcmp+0x32>
 800d236:	2201      	movs	r2, #1
 800d238:	4610      	mov	r0, r2
 800d23a:	bd30      	pop	{r4, r5, pc}
 800d23c:	4283      	cmp	r3, r0
 800d23e:	d3f3      	bcc.n	800d228 <__mcmp+0x18>
 800d240:	e7fa      	b.n	800d238 <__mcmp+0x28>
 800d242:	f04f 32ff 	mov.w	r2, #4294967295
 800d246:	e7f7      	b.n	800d238 <__mcmp+0x28>

0800d248 <__mdiff>:
 800d248:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24c:	460c      	mov	r4, r1
 800d24e:	4606      	mov	r6, r0
 800d250:	4611      	mov	r1, r2
 800d252:	4620      	mov	r0, r4
 800d254:	4690      	mov	r8, r2
 800d256:	f7ff ffdb 	bl	800d210 <__mcmp>
 800d25a:	1e05      	subs	r5, r0, #0
 800d25c:	d110      	bne.n	800d280 <__mdiff+0x38>
 800d25e:	4629      	mov	r1, r5
 800d260:	4630      	mov	r0, r6
 800d262:	f7ff fd53 	bl	800cd0c <_Balloc>
 800d266:	b930      	cbnz	r0, 800d276 <__mdiff+0x2e>
 800d268:	4b3a      	ldr	r3, [pc, #232]	; (800d354 <__mdiff+0x10c>)
 800d26a:	4602      	mov	r2, r0
 800d26c:	f240 2132 	movw	r1, #562	; 0x232
 800d270:	4839      	ldr	r0, [pc, #228]	; (800d358 <__mdiff+0x110>)
 800d272:	f000 fbcd 	bl	800da10 <__assert_func>
 800d276:	2301      	movs	r3, #1
 800d278:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d27c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d280:	bfa4      	itt	ge
 800d282:	4643      	movge	r3, r8
 800d284:	46a0      	movge	r8, r4
 800d286:	4630      	mov	r0, r6
 800d288:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d28c:	bfa6      	itte	ge
 800d28e:	461c      	movge	r4, r3
 800d290:	2500      	movge	r5, #0
 800d292:	2501      	movlt	r5, #1
 800d294:	f7ff fd3a 	bl	800cd0c <_Balloc>
 800d298:	b920      	cbnz	r0, 800d2a4 <__mdiff+0x5c>
 800d29a:	4b2e      	ldr	r3, [pc, #184]	; (800d354 <__mdiff+0x10c>)
 800d29c:	4602      	mov	r2, r0
 800d29e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d2a2:	e7e5      	b.n	800d270 <__mdiff+0x28>
 800d2a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d2a8:	6926      	ldr	r6, [r4, #16]
 800d2aa:	60c5      	str	r5, [r0, #12]
 800d2ac:	f104 0914 	add.w	r9, r4, #20
 800d2b0:	f108 0514 	add.w	r5, r8, #20
 800d2b4:	f100 0e14 	add.w	lr, r0, #20
 800d2b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d2bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d2c0:	f108 0210 	add.w	r2, r8, #16
 800d2c4:	46f2      	mov	sl, lr
 800d2c6:	2100      	movs	r1, #0
 800d2c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800d2cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d2d0:	fa1f f883 	uxth.w	r8, r3
 800d2d4:	fa11 f18b 	uxtah	r1, r1, fp
 800d2d8:	0c1b      	lsrs	r3, r3, #16
 800d2da:	eba1 0808 	sub.w	r8, r1, r8
 800d2de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d2e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d2e6:	fa1f f888 	uxth.w	r8, r8
 800d2ea:	1419      	asrs	r1, r3, #16
 800d2ec:	454e      	cmp	r6, r9
 800d2ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d2f2:	f84a 3b04 	str.w	r3, [sl], #4
 800d2f6:	d8e7      	bhi.n	800d2c8 <__mdiff+0x80>
 800d2f8:	1b33      	subs	r3, r6, r4
 800d2fa:	3b15      	subs	r3, #21
 800d2fc:	f023 0303 	bic.w	r3, r3, #3
 800d300:	3304      	adds	r3, #4
 800d302:	3415      	adds	r4, #21
 800d304:	42a6      	cmp	r6, r4
 800d306:	bf38      	it	cc
 800d308:	2304      	movcc	r3, #4
 800d30a:	441d      	add	r5, r3
 800d30c:	4473      	add	r3, lr
 800d30e:	469e      	mov	lr, r3
 800d310:	462e      	mov	r6, r5
 800d312:	4566      	cmp	r6, ip
 800d314:	d30e      	bcc.n	800d334 <__mdiff+0xec>
 800d316:	f10c 0203 	add.w	r2, ip, #3
 800d31a:	1b52      	subs	r2, r2, r5
 800d31c:	f022 0203 	bic.w	r2, r2, #3
 800d320:	3d03      	subs	r5, #3
 800d322:	45ac      	cmp	ip, r5
 800d324:	bf38      	it	cc
 800d326:	2200      	movcc	r2, #0
 800d328:	441a      	add	r2, r3
 800d32a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d32e:	b17b      	cbz	r3, 800d350 <__mdiff+0x108>
 800d330:	6107      	str	r7, [r0, #16]
 800d332:	e7a3      	b.n	800d27c <__mdiff+0x34>
 800d334:	f856 8b04 	ldr.w	r8, [r6], #4
 800d338:	fa11 f288 	uxtah	r2, r1, r8
 800d33c:	1414      	asrs	r4, r2, #16
 800d33e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d342:	b292      	uxth	r2, r2
 800d344:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d348:	f84e 2b04 	str.w	r2, [lr], #4
 800d34c:	1421      	asrs	r1, r4, #16
 800d34e:	e7e0      	b.n	800d312 <__mdiff+0xca>
 800d350:	3f01      	subs	r7, #1
 800d352:	e7ea      	b.n	800d32a <__mdiff+0xe2>
 800d354:	0800ddef 	.word	0x0800ddef
 800d358:	0800de60 	.word	0x0800de60

0800d35c <__d2b>:
 800d35c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d360:	4689      	mov	r9, r1
 800d362:	2101      	movs	r1, #1
 800d364:	ec57 6b10 	vmov	r6, r7, d0
 800d368:	4690      	mov	r8, r2
 800d36a:	f7ff fccf 	bl	800cd0c <_Balloc>
 800d36e:	4604      	mov	r4, r0
 800d370:	b930      	cbnz	r0, 800d380 <__d2b+0x24>
 800d372:	4602      	mov	r2, r0
 800d374:	4b25      	ldr	r3, [pc, #148]	; (800d40c <__d2b+0xb0>)
 800d376:	4826      	ldr	r0, [pc, #152]	; (800d410 <__d2b+0xb4>)
 800d378:	f240 310a 	movw	r1, #778	; 0x30a
 800d37c:	f000 fb48 	bl	800da10 <__assert_func>
 800d380:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d384:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d388:	bb35      	cbnz	r5, 800d3d8 <__d2b+0x7c>
 800d38a:	2e00      	cmp	r6, #0
 800d38c:	9301      	str	r3, [sp, #4]
 800d38e:	d028      	beq.n	800d3e2 <__d2b+0x86>
 800d390:	4668      	mov	r0, sp
 800d392:	9600      	str	r6, [sp, #0]
 800d394:	f7ff fd82 	bl	800ce9c <__lo0bits>
 800d398:	9900      	ldr	r1, [sp, #0]
 800d39a:	b300      	cbz	r0, 800d3de <__d2b+0x82>
 800d39c:	9a01      	ldr	r2, [sp, #4]
 800d39e:	f1c0 0320 	rsb	r3, r0, #32
 800d3a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d3a6:	430b      	orrs	r3, r1
 800d3a8:	40c2      	lsrs	r2, r0
 800d3aa:	6163      	str	r3, [r4, #20]
 800d3ac:	9201      	str	r2, [sp, #4]
 800d3ae:	9b01      	ldr	r3, [sp, #4]
 800d3b0:	61a3      	str	r3, [r4, #24]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	bf14      	ite	ne
 800d3b6:	2202      	movne	r2, #2
 800d3b8:	2201      	moveq	r2, #1
 800d3ba:	6122      	str	r2, [r4, #16]
 800d3bc:	b1d5      	cbz	r5, 800d3f4 <__d2b+0x98>
 800d3be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d3c2:	4405      	add	r5, r0
 800d3c4:	f8c9 5000 	str.w	r5, [r9]
 800d3c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d3cc:	f8c8 0000 	str.w	r0, [r8]
 800d3d0:	4620      	mov	r0, r4
 800d3d2:	b003      	add	sp, #12
 800d3d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d3d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d3dc:	e7d5      	b.n	800d38a <__d2b+0x2e>
 800d3de:	6161      	str	r1, [r4, #20]
 800d3e0:	e7e5      	b.n	800d3ae <__d2b+0x52>
 800d3e2:	a801      	add	r0, sp, #4
 800d3e4:	f7ff fd5a 	bl	800ce9c <__lo0bits>
 800d3e8:	9b01      	ldr	r3, [sp, #4]
 800d3ea:	6163      	str	r3, [r4, #20]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	6122      	str	r2, [r4, #16]
 800d3f0:	3020      	adds	r0, #32
 800d3f2:	e7e3      	b.n	800d3bc <__d2b+0x60>
 800d3f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d3f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d3fc:	f8c9 0000 	str.w	r0, [r9]
 800d400:	6918      	ldr	r0, [r3, #16]
 800d402:	f7ff fd2b 	bl	800ce5c <__hi0bits>
 800d406:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d40a:	e7df      	b.n	800d3cc <__d2b+0x70>
 800d40c:	0800ddef 	.word	0x0800ddef
 800d410:	0800de60 	.word	0x0800de60

0800d414 <_calloc_r>:
 800d414:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d416:	fba1 2402 	umull	r2, r4, r1, r2
 800d41a:	b94c      	cbnz	r4, 800d430 <_calloc_r+0x1c>
 800d41c:	4611      	mov	r1, r2
 800d41e:	9201      	str	r2, [sp, #4]
 800d420:	f000 f87a 	bl	800d518 <_malloc_r>
 800d424:	9a01      	ldr	r2, [sp, #4]
 800d426:	4605      	mov	r5, r0
 800d428:	b930      	cbnz	r0, 800d438 <_calloc_r+0x24>
 800d42a:	4628      	mov	r0, r5
 800d42c:	b003      	add	sp, #12
 800d42e:	bd30      	pop	{r4, r5, pc}
 800d430:	220c      	movs	r2, #12
 800d432:	6002      	str	r2, [r0, #0]
 800d434:	2500      	movs	r5, #0
 800d436:	e7f8      	b.n	800d42a <_calloc_r+0x16>
 800d438:	4621      	mov	r1, r4
 800d43a:	f7fd fe5f 	bl	800b0fc <memset>
 800d43e:	e7f4      	b.n	800d42a <_calloc_r+0x16>

0800d440 <_free_r>:
 800d440:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d442:	2900      	cmp	r1, #0
 800d444:	d044      	beq.n	800d4d0 <_free_r+0x90>
 800d446:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d44a:	9001      	str	r0, [sp, #4]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	f1a1 0404 	sub.w	r4, r1, #4
 800d452:	bfb8      	it	lt
 800d454:	18e4      	addlt	r4, r4, r3
 800d456:	f000 fb61 	bl	800db1c <__malloc_lock>
 800d45a:	4a1e      	ldr	r2, [pc, #120]	; (800d4d4 <_free_r+0x94>)
 800d45c:	9801      	ldr	r0, [sp, #4]
 800d45e:	6813      	ldr	r3, [r2, #0]
 800d460:	b933      	cbnz	r3, 800d470 <_free_r+0x30>
 800d462:	6063      	str	r3, [r4, #4]
 800d464:	6014      	str	r4, [r2, #0]
 800d466:	b003      	add	sp, #12
 800d468:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d46c:	f000 bb5c 	b.w	800db28 <__malloc_unlock>
 800d470:	42a3      	cmp	r3, r4
 800d472:	d908      	bls.n	800d486 <_free_r+0x46>
 800d474:	6825      	ldr	r5, [r4, #0]
 800d476:	1961      	adds	r1, r4, r5
 800d478:	428b      	cmp	r3, r1
 800d47a:	bf01      	itttt	eq
 800d47c:	6819      	ldreq	r1, [r3, #0]
 800d47e:	685b      	ldreq	r3, [r3, #4]
 800d480:	1949      	addeq	r1, r1, r5
 800d482:	6021      	streq	r1, [r4, #0]
 800d484:	e7ed      	b.n	800d462 <_free_r+0x22>
 800d486:	461a      	mov	r2, r3
 800d488:	685b      	ldr	r3, [r3, #4]
 800d48a:	b10b      	cbz	r3, 800d490 <_free_r+0x50>
 800d48c:	42a3      	cmp	r3, r4
 800d48e:	d9fa      	bls.n	800d486 <_free_r+0x46>
 800d490:	6811      	ldr	r1, [r2, #0]
 800d492:	1855      	adds	r5, r2, r1
 800d494:	42a5      	cmp	r5, r4
 800d496:	d10b      	bne.n	800d4b0 <_free_r+0x70>
 800d498:	6824      	ldr	r4, [r4, #0]
 800d49a:	4421      	add	r1, r4
 800d49c:	1854      	adds	r4, r2, r1
 800d49e:	42a3      	cmp	r3, r4
 800d4a0:	6011      	str	r1, [r2, #0]
 800d4a2:	d1e0      	bne.n	800d466 <_free_r+0x26>
 800d4a4:	681c      	ldr	r4, [r3, #0]
 800d4a6:	685b      	ldr	r3, [r3, #4]
 800d4a8:	6053      	str	r3, [r2, #4]
 800d4aa:	4421      	add	r1, r4
 800d4ac:	6011      	str	r1, [r2, #0]
 800d4ae:	e7da      	b.n	800d466 <_free_r+0x26>
 800d4b0:	d902      	bls.n	800d4b8 <_free_r+0x78>
 800d4b2:	230c      	movs	r3, #12
 800d4b4:	6003      	str	r3, [r0, #0]
 800d4b6:	e7d6      	b.n	800d466 <_free_r+0x26>
 800d4b8:	6825      	ldr	r5, [r4, #0]
 800d4ba:	1961      	adds	r1, r4, r5
 800d4bc:	428b      	cmp	r3, r1
 800d4be:	bf04      	itt	eq
 800d4c0:	6819      	ldreq	r1, [r3, #0]
 800d4c2:	685b      	ldreq	r3, [r3, #4]
 800d4c4:	6063      	str	r3, [r4, #4]
 800d4c6:	bf04      	itt	eq
 800d4c8:	1949      	addeq	r1, r1, r5
 800d4ca:	6021      	streq	r1, [r4, #0]
 800d4cc:	6054      	str	r4, [r2, #4]
 800d4ce:	e7ca      	b.n	800d466 <_free_r+0x26>
 800d4d0:	b003      	add	sp, #12
 800d4d2:	bd30      	pop	{r4, r5, pc}
 800d4d4:	2000c340 	.word	0x2000c340

0800d4d8 <sbrk_aligned>:
 800d4d8:	b570      	push	{r4, r5, r6, lr}
 800d4da:	4e0e      	ldr	r6, [pc, #56]	; (800d514 <sbrk_aligned+0x3c>)
 800d4dc:	460c      	mov	r4, r1
 800d4de:	6831      	ldr	r1, [r6, #0]
 800d4e0:	4605      	mov	r5, r0
 800d4e2:	b911      	cbnz	r1, 800d4ea <sbrk_aligned+0x12>
 800d4e4:	f000 fa2e 	bl	800d944 <_sbrk_r>
 800d4e8:	6030      	str	r0, [r6, #0]
 800d4ea:	4621      	mov	r1, r4
 800d4ec:	4628      	mov	r0, r5
 800d4ee:	f000 fa29 	bl	800d944 <_sbrk_r>
 800d4f2:	1c43      	adds	r3, r0, #1
 800d4f4:	d00a      	beq.n	800d50c <sbrk_aligned+0x34>
 800d4f6:	1cc4      	adds	r4, r0, #3
 800d4f8:	f024 0403 	bic.w	r4, r4, #3
 800d4fc:	42a0      	cmp	r0, r4
 800d4fe:	d007      	beq.n	800d510 <sbrk_aligned+0x38>
 800d500:	1a21      	subs	r1, r4, r0
 800d502:	4628      	mov	r0, r5
 800d504:	f000 fa1e 	bl	800d944 <_sbrk_r>
 800d508:	3001      	adds	r0, #1
 800d50a:	d101      	bne.n	800d510 <sbrk_aligned+0x38>
 800d50c:	f04f 34ff 	mov.w	r4, #4294967295
 800d510:	4620      	mov	r0, r4
 800d512:	bd70      	pop	{r4, r5, r6, pc}
 800d514:	2000c344 	.word	0x2000c344

0800d518 <_malloc_r>:
 800d518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d51c:	1ccd      	adds	r5, r1, #3
 800d51e:	f025 0503 	bic.w	r5, r5, #3
 800d522:	3508      	adds	r5, #8
 800d524:	2d0c      	cmp	r5, #12
 800d526:	bf38      	it	cc
 800d528:	250c      	movcc	r5, #12
 800d52a:	2d00      	cmp	r5, #0
 800d52c:	4607      	mov	r7, r0
 800d52e:	db01      	blt.n	800d534 <_malloc_r+0x1c>
 800d530:	42a9      	cmp	r1, r5
 800d532:	d905      	bls.n	800d540 <_malloc_r+0x28>
 800d534:	230c      	movs	r3, #12
 800d536:	603b      	str	r3, [r7, #0]
 800d538:	2600      	movs	r6, #0
 800d53a:	4630      	mov	r0, r6
 800d53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d540:	4e2e      	ldr	r6, [pc, #184]	; (800d5fc <_malloc_r+0xe4>)
 800d542:	f000 faeb 	bl	800db1c <__malloc_lock>
 800d546:	6833      	ldr	r3, [r6, #0]
 800d548:	461c      	mov	r4, r3
 800d54a:	bb34      	cbnz	r4, 800d59a <_malloc_r+0x82>
 800d54c:	4629      	mov	r1, r5
 800d54e:	4638      	mov	r0, r7
 800d550:	f7ff ffc2 	bl	800d4d8 <sbrk_aligned>
 800d554:	1c43      	adds	r3, r0, #1
 800d556:	4604      	mov	r4, r0
 800d558:	d14d      	bne.n	800d5f6 <_malloc_r+0xde>
 800d55a:	6834      	ldr	r4, [r6, #0]
 800d55c:	4626      	mov	r6, r4
 800d55e:	2e00      	cmp	r6, #0
 800d560:	d140      	bne.n	800d5e4 <_malloc_r+0xcc>
 800d562:	6823      	ldr	r3, [r4, #0]
 800d564:	4631      	mov	r1, r6
 800d566:	4638      	mov	r0, r7
 800d568:	eb04 0803 	add.w	r8, r4, r3
 800d56c:	f000 f9ea 	bl	800d944 <_sbrk_r>
 800d570:	4580      	cmp	r8, r0
 800d572:	d13a      	bne.n	800d5ea <_malloc_r+0xd2>
 800d574:	6821      	ldr	r1, [r4, #0]
 800d576:	3503      	adds	r5, #3
 800d578:	1a6d      	subs	r5, r5, r1
 800d57a:	f025 0503 	bic.w	r5, r5, #3
 800d57e:	3508      	adds	r5, #8
 800d580:	2d0c      	cmp	r5, #12
 800d582:	bf38      	it	cc
 800d584:	250c      	movcc	r5, #12
 800d586:	4629      	mov	r1, r5
 800d588:	4638      	mov	r0, r7
 800d58a:	f7ff ffa5 	bl	800d4d8 <sbrk_aligned>
 800d58e:	3001      	adds	r0, #1
 800d590:	d02b      	beq.n	800d5ea <_malloc_r+0xd2>
 800d592:	6823      	ldr	r3, [r4, #0]
 800d594:	442b      	add	r3, r5
 800d596:	6023      	str	r3, [r4, #0]
 800d598:	e00e      	b.n	800d5b8 <_malloc_r+0xa0>
 800d59a:	6822      	ldr	r2, [r4, #0]
 800d59c:	1b52      	subs	r2, r2, r5
 800d59e:	d41e      	bmi.n	800d5de <_malloc_r+0xc6>
 800d5a0:	2a0b      	cmp	r2, #11
 800d5a2:	d916      	bls.n	800d5d2 <_malloc_r+0xba>
 800d5a4:	1961      	adds	r1, r4, r5
 800d5a6:	42a3      	cmp	r3, r4
 800d5a8:	6025      	str	r5, [r4, #0]
 800d5aa:	bf18      	it	ne
 800d5ac:	6059      	strne	r1, [r3, #4]
 800d5ae:	6863      	ldr	r3, [r4, #4]
 800d5b0:	bf08      	it	eq
 800d5b2:	6031      	streq	r1, [r6, #0]
 800d5b4:	5162      	str	r2, [r4, r5]
 800d5b6:	604b      	str	r3, [r1, #4]
 800d5b8:	4638      	mov	r0, r7
 800d5ba:	f104 060b 	add.w	r6, r4, #11
 800d5be:	f000 fab3 	bl	800db28 <__malloc_unlock>
 800d5c2:	f026 0607 	bic.w	r6, r6, #7
 800d5c6:	1d23      	adds	r3, r4, #4
 800d5c8:	1af2      	subs	r2, r6, r3
 800d5ca:	d0b6      	beq.n	800d53a <_malloc_r+0x22>
 800d5cc:	1b9b      	subs	r3, r3, r6
 800d5ce:	50a3      	str	r3, [r4, r2]
 800d5d0:	e7b3      	b.n	800d53a <_malloc_r+0x22>
 800d5d2:	6862      	ldr	r2, [r4, #4]
 800d5d4:	42a3      	cmp	r3, r4
 800d5d6:	bf0c      	ite	eq
 800d5d8:	6032      	streq	r2, [r6, #0]
 800d5da:	605a      	strne	r2, [r3, #4]
 800d5dc:	e7ec      	b.n	800d5b8 <_malloc_r+0xa0>
 800d5de:	4623      	mov	r3, r4
 800d5e0:	6864      	ldr	r4, [r4, #4]
 800d5e2:	e7b2      	b.n	800d54a <_malloc_r+0x32>
 800d5e4:	4634      	mov	r4, r6
 800d5e6:	6876      	ldr	r6, [r6, #4]
 800d5e8:	e7b9      	b.n	800d55e <_malloc_r+0x46>
 800d5ea:	230c      	movs	r3, #12
 800d5ec:	603b      	str	r3, [r7, #0]
 800d5ee:	4638      	mov	r0, r7
 800d5f0:	f000 fa9a 	bl	800db28 <__malloc_unlock>
 800d5f4:	e7a1      	b.n	800d53a <_malloc_r+0x22>
 800d5f6:	6025      	str	r5, [r4, #0]
 800d5f8:	e7de      	b.n	800d5b8 <_malloc_r+0xa0>
 800d5fa:	bf00      	nop
 800d5fc:	2000c340 	.word	0x2000c340

0800d600 <__sfputc_r>:
 800d600:	6893      	ldr	r3, [r2, #8]
 800d602:	3b01      	subs	r3, #1
 800d604:	2b00      	cmp	r3, #0
 800d606:	b410      	push	{r4}
 800d608:	6093      	str	r3, [r2, #8]
 800d60a:	da08      	bge.n	800d61e <__sfputc_r+0x1e>
 800d60c:	6994      	ldr	r4, [r2, #24]
 800d60e:	42a3      	cmp	r3, r4
 800d610:	db01      	blt.n	800d616 <__sfputc_r+0x16>
 800d612:	290a      	cmp	r1, #10
 800d614:	d103      	bne.n	800d61e <__sfputc_r+0x1e>
 800d616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d61a:	f7fe ba0f 	b.w	800ba3c <__swbuf_r>
 800d61e:	6813      	ldr	r3, [r2, #0]
 800d620:	1c58      	adds	r0, r3, #1
 800d622:	6010      	str	r0, [r2, #0]
 800d624:	7019      	strb	r1, [r3, #0]
 800d626:	4608      	mov	r0, r1
 800d628:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d62c:	4770      	bx	lr

0800d62e <__sfputs_r>:
 800d62e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d630:	4606      	mov	r6, r0
 800d632:	460f      	mov	r7, r1
 800d634:	4614      	mov	r4, r2
 800d636:	18d5      	adds	r5, r2, r3
 800d638:	42ac      	cmp	r4, r5
 800d63a:	d101      	bne.n	800d640 <__sfputs_r+0x12>
 800d63c:	2000      	movs	r0, #0
 800d63e:	e007      	b.n	800d650 <__sfputs_r+0x22>
 800d640:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d644:	463a      	mov	r2, r7
 800d646:	4630      	mov	r0, r6
 800d648:	f7ff ffda 	bl	800d600 <__sfputc_r>
 800d64c:	1c43      	adds	r3, r0, #1
 800d64e:	d1f3      	bne.n	800d638 <__sfputs_r+0xa>
 800d650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d654 <_vfiprintf_r>:
 800d654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d658:	460d      	mov	r5, r1
 800d65a:	b09d      	sub	sp, #116	; 0x74
 800d65c:	4614      	mov	r4, r2
 800d65e:	4698      	mov	r8, r3
 800d660:	4606      	mov	r6, r0
 800d662:	b118      	cbz	r0, 800d66c <_vfiprintf_r+0x18>
 800d664:	6983      	ldr	r3, [r0, #24]
 800d666:	b90b      	cbnz	r3, 800d66c <_vfiprintf_r+0x18>
 800d668:	f7ff fa3e 	bl	800cae8 <__sinit>
 800d66c:	4b89      	ldr	r3, [pc, #548]	; (800d894 <_vfiprintf_r+0x240>)
 800d66e:	429d      	cmp	r5, r3
 800d670:	d11b      	bne.n	800d6aa <_vfiprintf_r+0x56>
 800d672:	6875      	ldr	r5, [r6, #4]
 800d674:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d676:	07d9      	lsls	r1, r3, #31
 800d678:	d405      	bmi.n	800d686 <_vfiprintf_r+0x32>
 800d67a:	89ab      	ldrh	r3, [r5, #12]
 800d67c:	059a      	lsls	r2, r3, #22
 800d67e:	d402      	bmi.n	800d686 <_vfiprintf_r+0x32>
 800d680:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d682:	f7ff fad4 	bl	800cc2e <__retarget_lock_acquire_recursive>
 800d686:	89ab      	ldrh	r3, [r5, #12]
 800d688:	071b      	lsls	r3, r3, #28
 800d68a:	d501      	bpl.n	800d690 <_vfiprintf_r+0x3c>
 800d68c:	692b      	ldr	r3, [r5, #16]
 800d68e:	b9eb      	cbnz	r3, 800d6cc <_vfiprintf_r+0x78>
 800d690:	4629      	mov	r1, r5
 800d692:	4630      	mov	r0, r6
 800d694:	f7fe fa24 	bl	800bae0 <__swsetup_r>
 800d698:	b1c0      	cbz	r0, 800d6cc <_vfiprintf_r+0x78>
 800d69a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d69c:	07dc      	lsls	r4, r3, #31
 800d69e:	d50e      	bpl.n	800d6be <_vfiprintf_r+0x6a>
 800d6a0:	f04f 30ff 	mov.w	r0, #4294967295
 800d6a4:	b01d      	add	sp, #116	; 0x74
 800d6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6aa:	4b7b      	ldr	r3, [pc, #492]	; (800d898 <_vfiprintf_r+0x244>)
 800d6ac:	429d      	cmp	r5, r3
 800d6ae:	d101      	bne.n	800d6b4 <_vfiprintf_r+0x60>
 800d6b0:	68b5      	ldr	r5, [r6, #8]
 800d6b2:	e7df      	b.n	800d674 <_vfiprintf_r+0x20>
 800d6b4:	4b79      	ldr	r3, [pc, #484]	; (800d89c <_vfiprintf_r+0x248>)
 800d6b6:	429d      	cmp	r5, r3
 800d6b8:	bf08      	it	eq
 800d6ba:	68f5      	ldreq	r5, [r6, #12]
 800d6bc:	e7da      	b.n	800d674 <_vfiprintf_r+0x20>
 800d6be:	89ab      	ldrh	r3, [r5, #12]
 800d6c0:	0598      	lsls	r0, r3, #22
 800d6c2:	d4ed      	bmi.n	800d6a0 <_vfiprintf_r+0x4c>
 800d6c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6c6:	f7ff fab3 	bl	800cc30 <__retarget_lock_release_recursive>
 800d6ca:	e7e9      	b.n	800d6a0 <_vfiprintf_r+0x4c>
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	9309      	str	r3, [sp, #36]	; 0x24
 800d6d0:	2320      	movs	r3, #32
 800d6d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d6d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6da:	2330      	movs	r3, #48	; 0x30
 800d6dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d8a0 <_vfiprintf_r+0x24c>
 800d6e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d6e4:	f04f 0901 	mov.w	r9, #1
 800d6e8:	4623      	mov	r3, r4
 800d6ea:	469a      	mov	sl, r3
 800d6ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6f0:	b10a      	cbz	r2, 800d6f6 <_vfiprintf_r+0xa2>
 800d6f2:	2a25      	cmp	r2, #37	; 0x25
 800d6f4:	d1f9      	bne.n	800d6ea <_vfiprintf_r+0x96>
 800d6f6:	ebba 0b04 	subs.w	fp, sl, r4
 800d6fa:	d00b      	beq.n	800d714 <_vfiprintf_r+0xc0>
 800d6fc:	465b      	mov	r3, fp
 800d6fe:	4622      	mov	r2, r4
 800d700:	4629      	mov	r1, r5
 800d702:	4630      	mov	r0, r6
 800d704:	f7ff ff93 	bl	800d62e <__sfputs_r>
 800d708:	3001      	adds	r0, #1
 800d70a:	f000 80aa 	beq.w	800d862 <_vfiprintf_r+0x20e>
 800d70e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d710:	445a      	add	r2, fp
 800d712:	9209      	str	r2, [sp, #36]	; 0x24
 800d714:	f89a 3000 	ldrb.w	r3, [sl]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	f000 80a2 	beq.w	800d862 <_vfiprintf_r+0x20e>
 800d71e:	2300      	movs	r3, #0
 800d720:	f04f 32ff 	mov.w	r2, #4294967295
 800d724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d728:	f10a 0a01 	add.w	sl, sl, #1
 800d72c:	9304      	str	r3, [sp, #16]
 800d72e:	9307      	str	r3, [sp, #28]
 800d730:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d734:	931a      	str	r3, [sp, #104]	; 0x68
 800d736:	4654      	mov	r4, sl
 800d738:	2205      	movs	r2, #5
 800d73a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d73e:	4858      	ldr	r0, [pc, #352]	; (800d8a0 <_vfiprintf_r+0x24c>)
 800d740:	f7f2 fd76 	bl	8000230 <memchr>
 800d744:	9a04      	ldr	r2, [sp, #16]
 800d746:	b9d8      	cbnz	r0, 800d780 <_vfiprintf_r+0x12c>
 800d748:	06d1      	lsls	r1, r2, #27
 800d74a:	bf44      	itt	mi
 800d74c:	2320      	movmi	r3, #32
 800d74e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d752:	0713      	lsls	r3, r2, #28
 800d754:	bf44      	itt	mi
 800d756:	232b      	movmi	r3, #43	; 0x2b
 800d758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d75c:	f89a 3000 	ldrb.w	r3, [sl]
 800d760:	2b2a      	cmp	r3, #42	; 0x2a
 800d762:	d015      	beq.n	800d790 <_vfiprintf_r+0x13c>
 800d764:	9a07      	ldr	r2, [sp, #28]
 800d766:	4654      	mov	r4, sl
 800d768:	2000      	movs	r0, #0
 800d76a:	f04f 0c0a 	mov.w	ip, #10
 800d76e:	4621      	mov	r1, r4
 800d770:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d774:	3b30      	subs	r3, #48	; 0x30
 800d776:	2b09      	cmp	r3, #9
 800d778:	d94e      	bls.n	800d818 <_vfiprintf_r+0x1c4>
 800d77a:	b1b0      	cbz	r0, 800d7aa <_vfiprintf_r+0x156>
 800d77c:	9207      	str	r2, [sp, #28]
 800d77e:	e014      	b.n	800d7aa <_vfiprintf_r+0x156>
 800d780:	eba0 0308 	sub.w	r3, r0, r8
 800d784:	fa09 f303 	lsl.w	r3, r9, r3
 800d788:	4313      	orrs	r3, r2
 800d78a:	9304      	str	r3, [sp, #16]
 800d78c:	46a2      	mov	sl, r4
 800d78e:	e7d2      	b.n	800d736 <_vfiprintf_r+0xe2>
 800d790:	9b03      	ldr	r3, [sp, #12]
 800d792:	1d19      	adds	r1, r3, #4
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	9103      	str	r1, [sp, #12]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	bfbb      	ittet	lt
 800d79c:	425b      	neglt	r3, r3
 800d79e:	f042 0202 	orrlt.w	r2, r2, #2
 800d7a2:	9307      	strge	r3, [sp, #28]
 800d7a4:	9307      	strlt	r3, [sp, #28]
 800d7a6:	bfb8      	it	lt
 800d7a8:	9204      	strlt	r2, [sp, #16]
 800d7aa:	7823      	ldrb	r3, [r4, #0]
 800d7ac:	2b2e      	cmp	r3, #46	; 0x2e
 800d7ae:	d10c      	bne.n	800d7ca <_vfiprintf_r+0x176>
 800d7b0:	7863      	ldrb	r3, [r4, #1]
 800d7b2:	2b2a      	cmp	r3, #42	; 0x2a
 800d7b4:	d135      	bne.n	800d822 <_vfiprintf_r+0x1ce>
 800d7b6:	9b03      	ldr	r3, [sp, #12]
 800d7b8:	1d1a      	adds	r2, r3, #4
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	9203      	str	r2, [sp, #12]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	bfb8      	it	lt
 800d7c2:	f04f 33ff 	movlt.w	r3, #4294967295
 800d7c6:	3402      	adds	r4, #2
 800d7c8:	9305      	str	r3, [sp, #20]
 800d7ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d8b0 <_vfiprintf_r+0x25c>
 800d7ce:	7821      	ldrb	r1, [r4, #0]
 800d7d0:	2203      	movs	r2, #3
 800d7d2:	4650      	mov	r0, sl
 800d7d4:	f7f2 fd2c 	bl	8000230 <memchr>
 800d7d8:	b140      	cbz	r0, 800d7ec <_vfiprintf_r+0x198>
 800d7da:	2340      	movs	r3, #64	; 0x40
 800d7dc:	eba0 000a 	sub.w	r0, r0, sl
 800d7e0:	fa03 f000 	lsl.w	r0, r3, r0
 800d7e4:	9b04      	ldr	r3, [sp, #16]
 800d7e6:	4303      	orrs	r3, r0
 800d7e8:	3401      	adds	r4, #1
 800d7ea:	9304      	str	r3, [sp, #16]
 800d7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7f0:	482c      	ldr	r0, [pc, #176]	; (800d8a4 <_vfiprintf_r+0x250>)
 800d7f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d7f6:	2206      	movs	r2, #6
 800d7f8:	f7f2 fd1a 	bl	8000230 <memchr>
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	d03f      	beq.n	800d880 <_vfiprintf_r+0x22c>
 800d800:	4b29      	ldr	r3, [pc, #164]	; (800d8a8 <_vfiprintf_r+0x254>)
 800d802:	bb1b      	cbnz	r3, 800d84c <_vfiprintf_r+0x1f8>
 800d804:	9b03      	ldr	r3, [sp, #12]
 800d806:	3307      	adds	r3, #7
 800d808:	f023 0307 	bic.w	r3, r3, #7
 800d80c:	3308      	adds	r3, #8
 800d80e:	9303      	str	r3, [sp, #12]
 800d810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d812:	443b      	add	r3, r7
 800d814:	9309      	str	r3, [sp, #36]	; 0x24
 800d816:	e767      	b.n	800d6e8 <_vfiprintf_r+0x94>
 800d818:	fb0c 3202 	mla	r2, ip, r2, r3
 800d81c:	460c      	mov	r4, r1
 800d81e:	2001      	movs	r0, #1
 800d820:	e7a5      	b.n	800d76e <_vfiprintf_r+0x11a>
 800d822:	2300      	movs	r3, #0
 800d824:	3401      	adds	r4, #1
 800d826:	9305      	str	r3, [sp, #20]
 800d828:	4619      	mov	r1, r3
 800d82a:	f04f 0c0a 	mov.w	ip, #10
 800d82e:	4620      	mov	r0, r4
 800d830:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d834:	3a30      	subs	r2, #48	; 0x30
 800d836:	2a09      	cmp	r2, #9
 800d838:	d903      	bls.n	800d842 <_vfiprintf_r+0x1ee>
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d0c5      	beq.n	800d7ca <_vfiprintf_r+0x176>
 800d83e:	9105      	str	r1, [sp, #20]
 800d840:	e7c3      	b.n	800d7ca <_vfiprintf_r+0x176>
 800d842:	fb0c 2101 	mla	r1, ip, r1, r2
 800d846:	4604      	mov	r4, r0
 800d848:	2301      	movs	r3, #1
 800d84a:	e7f0      	b.n	800d82e <_vfiprintf_r+0x1da>
 800d84c:	ab03      	add	r3, sp, #12
 800d84e:	9300      	str	r3, [sp, #0]
 800d850:	462a      	mov	r2, r5
 800d852:	4b16      	ldr	r3, [pc, #88]	; (800d8ac <_vfiprintf_r+0x258>)
 800d854:	a904      	add	r1, sp, #16
 800d856:	4630      	mov	r0, r6
 800d858:	f7fd fcf8 	bl	800b24c <_printf_float>
 800d85c:	4607      	mov	r7, r0
 800d85e:	1c78      	adds	r0, r7, #1
 800d860:	d1d6      	bne.n	800d810 <_vfiprintf_r+0x1bc>
 800d862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d864:	07d9      	lsls	r1, r3, #31
 800d866:	d405      	bmi.n	800d874 <_vfiprintf_r+0x220>
 800d868:	89ab      	ldrh	r3, [r5, #12]
 800d86a:	059a      	lsls	r2, r3, #22
 800d86c:	d402      	bmi.n	800d874 <_vfiprintf_r+0x220>
 800d86e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d870:	f7ff f9de 	bl	800cc30 <__retarget_lock_release_recursive>
 800d874:	89ab      	ldrh	r3, [r5, #12]
 800d876:	065b      	lsls	r3, r3, #25
 800d878:	f53f af12 	bmi.w	800d6a0 <_vfiprintf_r+0x4c>
 800d87c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d87e:	e711      	b.n	800d6a4 <_vfiprintf_r+0x50>
 800d880:	ab03      	add	r3, sp, #12
 800d882:	9300      	str	r3, [sp, #0]
 800d884:	462a      	mov	r2, r5
 800d886:	4b09      	ldr	r3, [pc, #36]	; (800d8ac <_vfiprintf_r+0x258>)
 800d888:	a904      	add	r1, sp, #16
 800d88a:	4630      	mov	r0, r6
 800d88c:	f7fd ff82 	bl	800b794 <_printf_i>
 800d890:	e7e4      	b.n	800d85c <_vfiprintf_r+0x208>
 800d892:	bf00      	nop
 800d894:	0800de20 	.word	0x0800de20
 800d898:	0800de40 	.word	0x0800de40
 800d89c:	0800de00 	.word	0x0800de00
 800d8a0:	0800dfbc 	.word	0x0800dfbc
 800d8a4:	0800dfc6 	.word	0x0800dfc6
 800d8a8:	0800b24d 	.word	0x0800b24d
 800d8ac:	0800d62f 	.word	0x0800d62f
 800d8b0:	0800dfc2 	.word	0x0800dfc2

0800d8b4 <_putc_r>:
 800d8b4:	b570      	push	{r4, r5, r6, lr}
 800d8b6:	460d      	mov	r5, r1
 800d8b8:	4614      	mov	r4, r2
 800d8ba:	4606      	mov	r6, r0
 800d8bc:	b118      	cbz	r0, 800d8c6 <_putc_r+0x12>
 800d8be:	6983      	ldr	r3, [r0, #24]
 800d8c0:	b90b      	cbnz	r3, 800d8c6 <_putc_r+0x12>
 800d8c2:	f7ff f911 	bl	800cae8 <__sinit>
 800d8c6:	4b1c      	ldr	r3, [pc, #112]	; (800d938 <_putc_r+0x84>)
 800d8c8:	429c      	cmp	r4, r3
 800d8ca:	d124      	bne.n	800d916 <_putc_r+0x62>
 800d8cc:	6874      	ldr	r4, [r6, #4]
 800d8ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8d0:	07d8      	lsls	r0, r3, #31
 800d8d2:	d405      	bmi.n	800d8e0 <_putc_r+0x2c>
 800d8d4:	89a3      	ldrh	r3, [r4, #12]
 800d8d6:	0599      	lsls	r1, r3, #22
 800d8d8:	d402      	bmi.n	800d8e0 <_putc_r+0x2c>
 800d8da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8dc:	f7ff f9a7 	bl	800cc2e <__retarget_lock_acquire_recursive>
 800d8e0:	68a3      	ldr	r3, [r4, #8]
 800d8e2:	3b01      	subs	r3, #1
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	60a3      	str	r3, [r4, #8]
 800d8e8:	da05      	bge.n	800d8f6 <_putc_r+0x42>
 800d8ea:	69a2      	ldr	r2, [r4, #24]
 800d8ec:	4293      	cmp	r3, r2
 800d8ee:	db1c      	blt.n	800d92a <_putc_r+0x76>
 800d8f0:	b2eb      	uxtb	r3, r5
 800d8f2:	2b0a      	cmp	r3, #10
 800d8f4:	d019      	beq.n	800d92a <_putc_r+0x76>
 800d8f6:	6823      	ldr	r3, [r4, #0]
 800d8f8:	1c5a      	adds	r2, r3, #1
 800d8fa:	6022      	str	r2, [r4, #0]
 800d8fc:	701d      	strb	r5, [r3, #0]
 800d8fe:	b2ed      	uxtb	r5, r5
 800d900:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d902:	07da      	lsls	r2, r3, #31
 800d904:	d405      	bmi.n	800d912 <_putc_r+0x5e>
 800d906:	89a3      	ldrh	r3, [r4, #12]
 800d908:	059b      	lsls	r3, r3, #22
 800d90a:	d402      	bmi.n	800d912 <_putc_r+0x5e>
 800d90c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d90e:	f7ff f98f 	bl	800cc30 <__retarget_lock_release_recursive>
 800d912:	4628      	mov	r0, r5
 800d914:	bd70      	pop	{r4, r5, r6, pc}
 800d916:	4b09      	ldr	r3, [pc, #36]	; (800d93c <_putc_r+0x88>)
 800d918:	429c      	cmp	r4, r3
 800d91a:	d101      	bne.n	800d920 <_putc_r+0x6c>
 800d91c:	68b4      	ldr	r4, [r6, #8]
 800d91e:	e7d6      	b.n	800d8ce <_putc_r+0x1a>
 800d920:	4b07      	ldr	r3, [pc, #28]	; (800d940 <_putc_r+0x8c>)
 800d922:	429c      	cmp	r4, r3
 800d924:	bf08      	it	eq
 800d926:	68f4      	ldreq	r4, [r6, #12]
 800d928:	e7d1      	b.n	800d8ce <_putc_r+0x1a>
 800d92a:	4629      	mov	r1, r5
 800d92c:	4622      	mov	r2, r4
 800d92e:	4630      	mov	r0, r6
 800d930:	f7fe f884 	bl	800ba3c <__swbuf_r>
 800d934:	4605      	mov	r5, r0
 800d936:	e7e3      	b.n	800d900 <_putc_r+0x4c>
 800d938:	0800de20 	.word	0x0800de20
 800d93c:	0800de40 	.word	0x0800de40
 800d940:	0800de00 	.word	0x0800de00

0800d944 <_sbrk_r>:
 800d944:	b538      	push	{r3, r4, r5, lr}
 800d946:	4d06      	ldr	r5, [pc, #24]	; (800d960 <_sbrk_r+0x1c>)
 800d948:	2300      	movs	r3, #0
 800d94a:	4604      	mov	r4, r0
 800d94c:	4608      	mov	r0, r1
 800d94e:	602b      	str	r3, [r5, #0]
 800d950:	f7f5 ffc0 	bl	80038d4 <_sbrk>
 800d954:	1c43      	adds	r3, r0, #1
 800d956:	d102      	bne.n	800d95e <_sbrk_r+0x1a>
 800d958:	682b      	ldr	r3, [r5, #0]
 800d95a:	b103      	cbz	r3, 800d95e <_sbrk_r+0x1a>
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	bd38      	pop	{r3, r4, r5, pc}
 800d960:	2000c348 	.word	0x2000c348

0800d964 <__sread>:
 800d964:	b510      	push	{r4, lr}
 800d966:	460c      	mov	r4, r1
 800d968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d96c:	f000 f8e2 	bl	800db34 <_read_r>
 800d970:	2800      	cmp	r0, #0
 800d972:	bfab      	itete	ge
 800d974:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d976:	89a3      	ldrhlt	r3, [r4, #12]
 800d978:	181b      	addge	r3, r3, r0
 800d97a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d97e:	bfac      	ite	ge
 800d980:	6563      	strge	r3, [r4, #84]	; 0x54
 800d982:	81a3      	strhlt	r3, [r4, #12]
 800d984:	bd10      	pop	{r4, pc}

0800d986 <__swrite>:
 800d986:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d98a:	461f      	mov	r7, r3
 800d98c:	898b      	ldrh	r3, [r1, #12]
 800d98e:	05db      	lsls	r3, r3, #23
 800d990:	4605      	mov	r5, r0
 800d992:	460c      	mov	r4, r1
 800d994:	4616      	mov	r6, r2
 800d996:	d505      	bpl.n	800d9a4 <__swrite+0x1e>
 800d998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d99c:	2302      	movs	r3, #2
 800d99e:	2200      	movs	r2, #0
 800d9a0:	f000 f898 	bl	800dad4 <_lseek_r>
 800d9a4:	89a3      	ldrh	r3, [r4, #12]
 800d9a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d9ae:	81a3      	strh	r3, [r4, #12]
 800d9b0:	4632      	mov	r2, r6
 800d9b2:	463b      	mov	r3, r7
 800d9b4:	4628      	mov	r0, r5
 800d9b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ba:	f000 b817 	b.w	800d9ec <_write_r>

0800d9be <__sseek>:
 800d9be:	b510      	push	{r4, lr}
 800d9c0:	460c      	mov	r4, r1
 800d9c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9c6:	f000 f885 	bl	800dad4 <_lseek_r>
 800d9ca:	1c43      	adds	r3, r0, #1
 800d9cc:	89a3      	ldrh	r3, [r4, #12]
 800d9ce:	bf15      	itete	ne
 800d9d0:	6560      	strne	r0, [r4, #84]	; 0x54
 800d9d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d9d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d9da:	81a3      	strheq	r3, [r4, #12]
 800d9dc:	bf18      	it	ne
 800d9de:	81a3      	strhne	r3, [r4, #12]
 800d9e0:	bd10      	pop	{r4, pc}

0800d9e2 <__sclose>:
 800d9e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9e6:	f000 b831 	b.w	800da4c <_close_r>
	...

0800d9ec <_write_r>:
 800d9ec:	b538      	push	{r3, r4, r5, lr}
 800d9ee:	4d07      	ldr	r5, [pc, #28]	; (800da0c <_write_r+0x20>)
 800d9f0:	4604      	mov	r4, r0
 800d9f2:	4608      	mov	r0, r1
 800d9f4:	4611      	mov	r1, r2
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	602a      	str	r2, [r5, #0]
 800d9fa:	461a      	mov	r2, r3
 800d9fc:	f7f5 ff16 	bl	800382c <_write>
 800da00:	1c43      	adds	r3, r0, #1
 800da02:	d102      	bne.n	800da0a <_write_r+0x1e>
 800da04:	682b      	ldr	r3, [r5, #0]
 800da06:	b103      	cbz	r3, 800da0a <_write_r+0x1e>
 800da08:	6023      	str	r3, [r4, #0]
 800da0a:	bd38      	pop	{r3, r4, r5, pc}
 800da0c:	2000c348 	.word	0x2000c348

0800da10 <__assert_func>:
 800da10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da12:	4614      	mov	r4, r2
 800da14:	461a      	mov	r2, r3
 800da16:	4b09      	ldr	r3, [pc, #36]	; (800da3c <__assert_func+0x2c>)
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	4605      	mov	r5, r0
 800da1c:	68d8      	ldr	r0, [r3, #12]
 800da1e:	b14c      	cbz	r4, 800da34 <__assert_func+0x24>
 800da20:	4b07      	ldr	r3, [pc, #28]	; (800da40 <__assert_func+0x30>)
 800da22:	9100      	str	r1, [sp, #0]
 800da24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da28:	4906      	ldr	r1, [pc, #24]	; (800da44 <__assert_func+0x34>)
 800da2a:	462b      	mov	r3, r5
 800da2c:	f000 f81e 	bl	800da6c <fiprintf>
 800da30:	f000 f89f 	bl	800db72 <abort>
 800da34:	4b04      	ldr	r3, [pc, #16]	; (800da48 <__assert_func+0x38>)
 800da36:	461c      	mov	r4, r3
 800da38:	e7f3      	b.n	800da22 <__assert_func+0x12>
 800da3a:	bf00      	nop
 800da3c:	2000000c 	.word	0x2000000c
 800da40:	0800dfcd 	.word	0x0800dfcd
 800da44:	0800dfda 	.word	0x0800dfda
 800da48:	0800e008 	.word	0x0800e008

0800da4c <_close_r>:
 800da4c:	b538      	push	{r3, r4, r5, lr}
 800da4e:	4d06      	ldr	r5, [pc, #24]	; (800da68 <_close_r+0x1c>)
 800da50:	2300      	movs	r3, #0
 800da52:	4604      	mov	r4, r0
 800da54:	4608      	mov	r0, r1
 800da56:	602b      	str	r3, [r5, #0]
 800da58:	f7f5 ff08 	bl	800386c <_close>
 800da5c:	1c43      	adds	r3, r0, #1
 800da5e:	d102      	bne.n	800da66 <_close_r+0x1a>
 800da60:	682b      	ldr	r3, [r5, #0]
 800da62:	b103      	cbz	r3, 800da66 <_close_r+0x1a>
 800da64:	6023      	str	r3, [r4, #0]
 800da66:	bd38      	pop	{r3, r4, r5, pc}
 800da68:	2000c348 	.word	0x2000c348

0800da6c <fiprintf>:
 800da6c:	b40e      	push	{r1, r2, r3}
 800da6e:	b503      	push	{r0, r1, lr}
 800da70:	4601      	mov	r1, r0
 800da72:	ab03      	add	r3, sp, #12
 800da74:	4805      	ldr	r0, [pc, #20]	; (800da8c <fiprintf+0x20>)
 800da76:	f853 2b04 	ldr.w	r2, [r3], #4
 800da7a:	6800      	ldr	r0, [r0, #0]
 800da7c:	9301      	str	r3, [sp, #4]
 800da7e:	f7ff fde9 	bl	800d654 <_vfiprintf_r>
 800da82:	b002      	add	sp, #8
 800da84:	f85d eb04 	ldr.w	lr, [sp], #4
 800da88:	b003      	add	sp, #12
 800da8a:	4770      	bx	lr
 800da8c:	2000000c 	.word	0x2000000c

0800da90 <_fstat_r>:
 800da90:	b538      	push	{r3, r4, r5, lr}
 800da92:	4d07      	ldr	r5, [pc, #28]	; (800dab0 <_fstat_r+0x20>)
 800da94:	2300      	movs	r3, #0
 800da96:	4604      	mov	r4, r0
 800da98:	4608      	mov	r0, r1
 800da9a:	4611      	mov	r1, r2
 800da9c:	602b      	str	r3, [r5, #0]
 800da9e:	f7f5 fef1 	bl	8003884 <_fstat>
 800daa2:	1c43      	adds	r3, r0, #1
 800daa4:	d102      	bne.n	800daac <_fstat_r+0x1c>
 800daa6:	682b      	ldr	r3, [r5, #0]
 800daa8:	b103      	cbz	r3, 800daac <_fstat_r+0x1c>
 800daaa:	6023      	str	r3, [r4, #0]
 800daac:	bd38      	pop	{r3, r4, r5, pc}
 800daae:	bf00      	nop
 800dab0:	2000c348 	.word	0x2000c348

0800dab4 <_isatty_r>:
 800dab4:	b538      	push	{r3, r4, r5, lr}
 800dab6:	4d06      	ldr	r5, [pc, #24]	; (800dad0 <_isatty_r+0x1c>)
 800dab8:	2300      	movs	r3, #0
 800daba:	4604      	mov	r4, r0
 800dabc:	4608      	mov	r0, r1
 800dabe:	602b      	str	r3, [r5, #0]
 800dac0:	f7f5 fef0 	bl	80038a4 <_isatty>
 800dac4:	1c43      	adds	r3, r0, #1
 800dac6:	d102      	bne.n	800dace <_isatty_r+0x1a>
 800dac8:	682b      	ldr	r3, [r5, #0]
 800daca:	b103      	cbz	r3, 800dace <_isatty_r+0x1a>
 800dacc:	6023      	str	r3, [r4, #0]
 800dace:	bd38      	pop	{r3, r4, r5, pc}
 800dad0:	2000c348 	.word	0x2000c348

0800dad4 <_lseek_r>:
 800dad4:	b538      	push	{r3, r4, r5, lr}
 800dad6:	4d07      	ldr	r5, [pc, #28]	; (800daf4 <_lseek_r+0x20>)
 800dad8:	4604      	mov	r4, r0
 800dada:	4608      	mov	r0, r1
 800dadc:	4611      	mov	r1, r2
 800dade:	2200      	movs	r2, #0
 800dae0:	602a      	str	r2, [r5, #0]
 800dae2:	461a      	mov	r2, r3
 800dae4:	f7f5 fee9 	bl	80038ba <_lseek>
 800dae8:	1c43      	adds	r3, r0, #1
 800daea:	d102      	bne.n	800daf2 <_lseek_r+0x1e>
 800daec:	682b      	ldr	r3, [r5, #0]
 800daee:	b103      	cbz	r3, 800daf2 <_lseek_r+0x1e>
 800daf0:	6023      	str	r3, [r4, #0]
 800daf2:	bd38      	pop	{r3, r4, r5, pc}
 800daf4:	2000c348 	.word	0x2000c348

0800daf8 <__ascii_mbtowc>:
 800daf8:	b082      	sub	sp, #8
 800dafa:	b901      	cbnz	r1, 800dafe <__ascii_mbtowc+0x6>
 800dafc:	a901      	add	r1, sp, #4
 800dafe:	b142      	cbz	r2, 800db12 <__ascii_mbtowc+0x1a>
 800db00:	b14b      	cbz	r3, 800db16 <__ascii_mbtowc+0x1e>
 800db02:	7813      	ldrb	r3, [r2, #0]
 800db04:	600b      	str	r3, [r1, #0]
 800db06:	7812      	ldrb	r2, [r2, #0]
 800db08:	1e10      	subs	r0, r2, #0
 800db0a:	bf18      	it	ne
 800db0c:	2001      	movne	r0, #1
 800db0e:	b002      	add	sp, #8
 800db10:	4770      	bx	lr
 800db12:	4610      	mov	r0, r2
 800db14:	e7fb      	b.n	800db0e <__ascii_mbtowc+0x16>
 800db16:	f06f 0001 	mvn.w	r0, #1
 800db1a:	e7f8      	b.n	800db0e <__ascii_mbtowc+0x16>

0800db1c <__malloc_lock>:
 800db1c:	4801      	ldr	r0, [pc, #4]	; (800db24 <__malloc_lock+0x8>)
 800db1e:	f7ff b886 	b.w	800cc2e <__retarget_lock_acquire_recursive>
 800db22:	bf00      	nop
 800db24:	2000c33c 	.word	0x2000c33c

0800db28 <__malloc_unlock>:
 800db28:	4801      	ldr	r0, [pc, #4]	; (800db30 <__malloc_unlock+0x8>)
 800db2a:	f7ff b881 	b.w	800cc30 <__retarget_lock_release_recursive>
 800db2e:	bf00      	nop
 800db30:	2000c33c 	.word	0x2000c33c

0800db34 <_read_r>:
 800db34:	b538      	push	{r3, r4, r5, lr}
 800db36:	4d07      	ldr	r5, [pc, #28]	; (800db54 <_read_r+0x20>)
 800db38:	4604      	mov	r4, r0
 800db3a:	4608      	mov	r0, r1
 800db3c:	4611      	mov	r1, r2
 800db3e:	2200      	movs	r2, #0
 800db40:	602a      	str	r2, [r5, #0]
 800db42:	461a      	mov	r2, r3
 800db44:	f7f5 fe55 	bl	80037f2 <_read>
 800db48:	1c43      	adds	r3, r0, #1
 800db4a:	d102      	bne.n	800db52 <_read_r+0x1e>
 800db4c:	682b      	ldr	r3, [r5, #0]
 800db4e:	b103      	cbz	r3, 800db52 <_read_r+0x1e>
 800db50:	6023      	str	r3, [r4, #0]
 800db52:	bd38      	pop	{r3, r4, r5, pc}
 800db54:	2000c348 	.word	0x2000c348

0800db58 <__ascii_wctomb>:
 800db58:	b149      	cbz	r1, 800db6e <__ascii_wctomb+0x16>
 800db5a:	2aff      	cmp	r2, #255	; 0xff
 800db5c:	bf85      	ittet	hi
 800db5e:	238a      	movhi	r3, #138	; 0x8a
 800db60:	6003      	strhi	r3, [r0, #0]
 800db62:	700a      	strbls	r2, [r1, #0]
 800db64:	f04f 30ff 	movhi.w	r0, #4294967295
 800db68:	bf98      	it	ls
 800db6a:	2001      	movls	r0, #1
 800db6c:	4770      	bx	lr
 800db6e:	4608      	mov	r0, r1
 800db70:	4770      	bx	lr

0800db72 <abort>:
 800db72:	b508      	push	{r3, lr}
 800db74:	2006      	movs	r0, #6
 800db76:	f000 f82b 	bl	800dbd0 <raise>
 800db7a:	2001      	movs	r0, #1
 800db7c:	f7f5 fe2f 	bl	80037de <_exit>

0800db80 <_raise_r>:
 800db80:	291f      	cmp	r1, #31
 800db82:	b538      	push	{r3, r4, r5, lr}
 800db84:	4604      	mov	r4, r0
 800db86:	460d      	mov	r5, r1
 800db88:	d904      	bls.n	800db94 <_raise_r+0x14>
 800db8a:	2316      	movs	r3, #22
 800db8c:	6003      	str	r3, [r0, #0]
 800db8e:	f04f 30ff 	mov.w	r0, #4294967295
 800db92:	bd38      	pop	{r3, r4, r5, pc}
 800db94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800db96:	b112      	cbz	r2, 800db9e <_raise_r+0x1e>
 800db98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db9c:	b94b      	cbnz	r3, 800dbb2 <_raise_r+0x32>
 800db9e:	4620      	mov	r0, r4
 800dba0:	f000 f830 	bl	800dc04 <_getpid_r>
 800dba4:	462a      	mov	r2, r5
 800dba6:	4601      	mov	r1, r0
 800dba8:	4620      	mov	r0, r4
 800dbaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbae:	f000 b817 	b.w	800dbe0 <_kill_r>
 800dbb2:	2b01      	cmp	r3, #1
 800dbb4:	d00a      	beq.n	800dbcc <_raise_r+0x4c>
 800dbb6:	1c59      	adds	r1, r3, #1
 800dbb8:	d103      	bne.n	800dbc2 <_raise_r+0x42>
 800dbba:	2316      	movs	r3, #22
 800dbbc:	6003      	str	r3, [r0, #0]
 800dbbe:	2001      	movs	r0, #1
 800dbc0:	e7e7      	b.n	800db92 <_raise_r+0x12>
 800dbc2:	2400      	movs	r4, #0
 800dbc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dbc8:	4628      	mov	r0, r5
 800dbca:	4798      	blx	r3
 800dbcc:	2000      	movs	r0, #0
 800dbce:	e7e0      	b.n	800db92 <_raise_r+0x12>

0800dbd0 <raise>:
 800dbd0:	4b02      	ldr	r3, [pc, #8]	; (800dbdc <raise+0xc>)
 800dbd2:	4601      	mov	r1, r0
 800dbd4:	6818      	ldr	r0, [r3, #0]
 800dbd6:	f7ff bfd3 	b.w	800db80 <_raise_r>
 800dbda:	bf00      	nop
 800dbdc:	2000000c 	.word	0x2000000c

0800dbe0 <_kill_r>:
 800dbe0:	b538      	push	{r3, r4, r5, lr}
 800dbe2:	4d07      	ldr	r5, [pc, #28]	; (800dc00 <_kill_r+0x20>)
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	4604      	mov	r4, r0
 800dbe8:	4608      	mov	r0, r1
 800dbea:	4611      	mov	r1, r2
 800dbec:	602b      	str	r3, [r5, #0]
 800dbee:	f7f5 fde6 	bl	80037be <_kill>
 800dbf2:	1c43      	adds	r3, r0, #1
 800dbf4:	d102      	bne.n	800dbfc <_kill_r+0x1c>
 800dbf6:	682b      	ldr	r3, [r5, #0]
 800dbf8:	b103      	cbz	r3, 800dbfc <_kill_r+0x1c>
 800dbfa:	6023      	str	r3, [r4, #0]
 800dbfc:	bd38      	pop	{r3, r4, r5, pc}
 800dbfe:	bf00      	nop
 800dc00:	2000c348 	.word	0x2000c348

0800dc04 <_getpid_r>:
 800dc04:	f7f5 bdd3 	b.w	80037ae <_getpid>

0800dc08 <_init>:
 800dc08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc0a:	bf00      	nop
 800dc0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc0e:	bc08      	pop	{r3}
 800dc10:	469e      	mov	lr, r3
 800dc12:	4770      	bx	lr

0800dc14 <_fini>:
 800dc14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc16:	bf00      	nop
 800dc18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc1a:	bc08      	pop	{r3}
 800dc1c:	469e      	mov	lr, r3
 800dc1e:	4770      	bx	lr
