// Seed: 3986547791
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply1 id_4;
  assign id_3 = ~-1 || id_4;
  wire id_5;
  always id_3 = id_3;
  always id_2 = -1 | id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_3 (
    output tri id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    input supply0 id_4,
    id_11,
    input wor id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    output supply0 id_9
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
