| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 386472008300 display
DW display
AS builtin:in PINORDER=IN
AS builtin:in IN
AP builtin:in 1 PINTYPE=IN
|Q builtin:8b_rip 1
|Q dx_ok_dgtl_clk:mod_1224 1
AS dx_ok_dgtl_clk:mod_1224 PINORDER=DSPLY_CNTRL DSPL_DATA_[7:0] HRS_FORMAT
AP dx_ok_dgtl_clk:mod_1224 1 PINTYPE=OUT
AP dx_ok_dgtl_clk:mod_1224 2 PINTYPE=IN
AS builtin:out OUT
AS builtin:out PINORDER=OUT
AP builtin:out 1 PINTYPE=OUT
AN HRS_DSPLY_[7:0] VLBUSISONSHEET=1
AN BCD_IN[31:0] VLBUSISONSHEET=1
AN 7SEG_DSPLY[41:28] VLBUSISONSHEET=1
AN 7SEG_DSPLY[13:0] VLBUSISONSHEET=1
AN 7SEG_DSPLY[27:14] VLBUSISONSHEET=1
AN 7SEG_DSPLY[41:0] VLBUSISONSHEET=1
AN HRS_DSPLY_0 NET_ALIAS=BCD_IN24
AN HRS_DSPLY_1 NET_ALIAS=BCD_IN25
AN HRS_DSPLY_2 NET_ALIAS=BCD_IN26
AN HRS_DSPLY_3 NET_ALIAS=BCD_IN27
AN HRS_DSPLY_4 NET_ALIAS=BCD_IN28
AN HRS_DSPLY_5 NET_ALIAS=BCD_IN29
AN HRS_DSPLY_6 NET_ALIAS=BCD_IN30
AN HRS_DSPLY_7 NET_ALIAS=BCD_IN31
P builtin:in 12_OR_24
I 12_OR_24 builtin:in 12_OR_24 
W dx_ok_dgtl_clk:mod_1224 $1I20
I $1I20 dx_ok_dgtl_clk:mod_1224 HRS_DSPLY_CNTRL HRS_DSPLY_[7:0] 12_OR_24 STATUS=TBD`DESCRIPTION=Selectable dual mode Counter controller;`
P builtin:out HRS_DSPLY_CNTRL
I HRS_DSPLY_CNTRL builtin:out HRS_DSPLY_CNTRL 
P ? BCD_IN[31:0]
I BCD_IN[31:0] ? BCD_IN[31:0]
P ? 7SEG_DSPLY[41:0]
I 7SEG_DSPLY[41:0] ? 7SEG_DSPLY[41:0]
EW
| Sch_Info - Net HRS_DSPLY_0 has alias of BCD_IN24.
| Sch_Info - Net HRS_DSPLY_1 has alias of BCD_IN25.
| Sch_Info - Net HRS_DSPLY_2 has alias of BCD_IN26.
| Sch_Info - Net HRS_DSPLY_3 has alias of BCD_IN27.
| Sch_Info - Net HRS_DSPLY_4 has alias of BCD_IN28.
| Sch_Info - Net HRS_DSPLY_5 has alias of BCD_IN29.
| Sch_Info - Net HRS_DSPLY_6 has alias of BCD_IN30.
| Sch_Info - Net HRS_DSPLY_7 has alias of BCD_IN31.
