Port
fan;2
sfp_1_tx_dis;2
sfp_1_tx_n;2
sfp_1_tx_p;2
txd;2
QR1_ref_clk_156_n;1
QR1_ref_clk_156_p;1
fpga_rst_n;1
i_clk_50;1
i_clk_100_n;1
i_clk_100_p;1
rxd;1
sfp_1_loss;1
sfp_1_rx_n;1
sfp_1_rx_p;1

Inst
BKCL_auto_0;gopBKCL
Pin

Inst
BKCL_auto_1;gopBKCL
Pin

Inst
BKCL_auto_2;gopBKCL
Pin

Inst
BKCL_auto_3;gopBKCL
Pin

Inst
CLKROUTE_0;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_2;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_3;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_4;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_5;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_6;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_7;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_8;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_9;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_10;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_11;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_12;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_13;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_14;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_15;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_16;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_17;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_18;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_19;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_20;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_21;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_22;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_23;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_24;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_25;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_26;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_27;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_28;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_29;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_30;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_31;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_32;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_33;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_34;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_35;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_36;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_37;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_38;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_39;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_40;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_41;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_42;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_43;gopCLKROUTE
Pin
CR;2
M;1

Inst
Debug/u_buf1/opit_0;gopIBUFDSAM
Pin
O;2
OB;2
DIFFI_IN;1
DO;1
DO_NDRV;1
I;1
IN_DYN_EN;1

Inst
Debug/u_buf1/opit_1;gopIBUFDSBS
Pin
DIFFI_OUT;2
DO;1
DO_NDRV;1
I_B;1

Inst
Debug/u_buf1/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
Debug/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
GND_156;gopGND
Pin
Z;2

Inst
GND_157;gopGND
Pin
Z;2

Inst
GND_158;gopGND
Pin
Z;2

Inst
GND_159;gopGND
Pin
Z;2

Inst
GND_160;gopGND
Pin
Z;2

Inst
GND_161;gopGND
Pin
Z;2

Inst
GND_162;gopGND
Pin
Z;2

Inst
GND_163;gopGND
Pin
Z;2

Inst
GND_164;gopGND
Pin
Z;2

Inst
GND_165;gopGND
Pin
Z;2

Inst
GND_166;gopGND
Pin
Z;2

Inst
GND_167;gopGND
Pin
Z;2

Inst
GND_168;gopGND
Pin
Z;2

Inst
GND_169;gopGND
Pin
Z;2

Inst
GND_170;gopGND
Pin
Z;2

Inst
GND_171;gopGND
Pin
Z;2

Inst
GND_172;gopGND
Pin
Z;2

Inst
GND_173;gopGND
Pin
Z;2

Inst
GND_174;gopGND
Pin
Z;2

Inst
GND_175;gopGND
Pin
Z;2

Inst
GND_176;gopGND
Pin
Z;2

Inst
GND_177;gopGND
Pin
Z;2

Inst
GND_178;gopGND
Pin
Z;2

Inst
GND_179;gopGND
Pin
Z;2

Inst
GND_180;gopGND
Pin
Z;2

Inst
GND_181;gopGND
Pin
Z;2

Inst
GND_182;gopGND
Pin
Z;2

Inst
GND_183;gopGND
Pin
Z;2

Inst
GND_184;gopGND
Pin
Z;2

Inst
GND_185;gopGND
Pin
Z;2

Inst
GND_186;gopGND
Pin
Z;2

Inst
GND_187;gopGND
Pin
Z;2

Inst
GND_188;gopGND
Pin
Z;2

Inst
GND_189;gopGND
Pin
Z;2

Inst
GND_190;gopGND
Pin
Z;2

Inst
GND_191;gopGND
Pin
Z;2

Inst
GND_192;gopGND
Pin
Z;2

Inst
GND_193;gopGND
Pin
Z;2

Inst
GND_194;gopGND
Pin
Z;2

Inst
GND_195;gopGND
Pin
Z;2

Inst
GND_196;gopGND
Pin
Z;2

Inst
GND_197;gopGND
Pin
Z;2

Inst
GND_198;gopGND
Pin
Z;2

Inst
GND_199;gopGND
Pin
Z;2

Inst
GND_200;gopGND
Pin
Z;2

Inst
GND_201;gopGND
Pin
Z;2

Inst
GND_202;gopGND
Pin
Z;2

Inst
GND_203;gopGND
Pin
Z;2

Inst
GND_204;gopGND
Pin
Z;2

Inst
GND_205;gopGND
Pin
Z;2

Inst
GND_206;gopGND
Pin
Z;2

Inst
GND_207;gopGND
Pin
Z;2

Inst
GND_208;gopGND
Pin
Z;2

Inst
GND_209;gopGND
Pin
Z;2

Inst
GND_210;gopGND
Pin
Z;2

Inst
GND_211;gopGND
Pin
Z;2

Inst
GND_212;gopGND
Pin
Z;2

Inst
GND_213;gopGND
Pin
Z;2

Inst
GND_214;gopGND
Pin
Z;2

Inst
GND_215;gopGND
Pin
Z;2

Inst
GND_216;gopGND
Pin
Z;2

Inst
GND_217;gopGND
Pin
Z;2

Inst
GND_218;gopGND
Pin
Z;2

Inst
GND_219;gopGND
Pin
Z;2

Inst
GND_220;gopGND
Pin
Z;2

Inst
GND_221;gopGND
Pin
Z;2

Inst
GND_222;gopGND
Pin
Z;2

Inst
GND_223;gopGND
Pin
Z;2

Inst
GND_224;gopGND
Pin
Z;2

Inst
GND_225;gopGND
Pin
Z;2

Inst
GND_226;gopGND
Pin
Z;2

Inst
GND_227;gopGND
Pin
Z;2

Inst
GND_228;gopGND
Pin
Z;2

Inst
GND_229;gopGND
Pin
Z;2

Inst
GND_230;gopGND
Pin
Z;2

Inst
GND_231;gopGND
Pin
Z;2

Inst
GND_232;gopGND
Pin
Z;2

Inst
GND_233;gopGND
Pin
Z;2

Inst
GND_234;gopGND
Pin
Z;2

Inst
GND_235;gopGND
Pin
Z;2

Inst
GND_236;gopGND
Pin
Z;2

Inst
GND_237;gopGND
Pin
Z;2

Inst
GND_238;gopGND
Pin
Z;2

Inst
GND_239;gopGND
Pin
Z;2

Inst
GND_240;gopGND
Pin
Z;2

Inst
GND_241;gopGND
Pin
Z;2

Inst
GND_242;gopGND
Pin
Z;2

Inst
GND_243;gopGND
Pin
Z;2

Inst
GND_244;gopGND
Pin
Z;2

Inst
GND_245;gopGND
Pin
Z;2

Inst
GND_246;gopGND
Pin
Z;2

Inst
GND_247;gopGND
Pin
Z;2

Inst
GND_248;gopGND
Pin
Z;2

Inst
GND_249;gopGND
Pin
Z;2

Inst
GND_250;gopGND
Pin
Z;2

Inst
GND_251;gopGND
Pin
Z;2

Inst
GND_252;gopGND
Pin
Z;2

Inst
GND_253;gopGND
Pin
Z;2

Inst
GND_254;gopGND
Pin
Z;2

Inst
GND_255;gopGND
Pin
Z;2

Inst
GND_256;gopGND
Pin
Z;2

Inst
GND_257;gopGND
Pin
Z;2

Inst
GND_258;gopGND
Pin
Z;2

Inst
GND_259;gopGND
Pin
Z;2

Inst
GND_260;gopGND
Pin
Z;2

Inst
GND_261;gopGND
Pin
Z;2

Inst
GND_262;gopGND
Pin
Z;2

Inst
GND_263;gopGND
Pin
Z;2

Inst
GND_264;gopGND
Pin
Z;2

Inst
GND_265;gopGND
Pin
Z;2

Inst
GND_266;gopGND
Pin
Z;2

Inst
GND_267;gopGND
Pin
Z;2

Inst
GND_268;gopGND
Pin
Z;2

Inst
GND_269;gopGND
Pin
Z;2

Inst
GND_270;gopGND
Pin
Z;2

Inst
GND_271;gopGND
Pin
Z;2

Inst
GND_272;gopGND
Pin
Z;2

Inst
GND_273;gopGND
Pin
Z;2

Inst
GND_274;gopGND
Pin
Z;2

Inst
GND_275;gopGND
Pin
Z;2

Inst
GND_276;gopGND
Pin
Z;2

Inst
GND_277;gopGND
Pin
Z;2

Inst
GND_278;gopGND
Pin
Z;2

Inst
GRS_INST/grs_ccs;gopCCS
Pin
DRCFG_ERR;2
DRCFG_OVER;2
FUSE[0];2
FUSE[1];2
FUSE[2];2
FUSE[3];2
FUSE[4];2
FUSE[5];2
FUSE[6];2
FUSE[7];2
FUSE[8];2
FUSE[9];2
FUSE[10];2
FUSE[11];2
FUSE[12];2
FUSE[13];2
FUSE[14];2
FUSE[15];2
FUSE[16];2
FUSE[17];2
FUSE[18];2
FUSE[19];2
FUSE[20];2
FUSE[21];2
FUSE[22];2
FUSE[23];2
FUSE[24];2
FUSE[25];2
FUSE[26];2
FUSE[27];2
FUSE[28];2
FUSE[29];2
FUSE[30];2
FUSE[31];2
GOUTEN;2
GRS_N;2
GWEN;2
ISPAL_DOUT[0];2
ISPAL_DOUT[1];2
ISPAL_DOUT[2];2
ISPAL_DOUT[3];2
ISPAL_DOUT[4];2
ISPAL_DOUT[5];2
ISPAL_DOUT[6];2
ISPAL_DOUT[7];2
ISPAL_DOUT[8];2
ISPAL_DOUT[9];2
ISPAL_DOUT[10];2
ISPAL_DOUT[11];2
ISPAL_DOUT[12];2
ISPAL_DOUT[13];2
ISPAL_DOUT[14];2
ISPAL_DOUT[15];2
ISPAL_DOUT[16];2
ISPAL_DOUT[17];2
ISPAL_DOUT[18];2
ISPAL_DOUT[19];2
ISPAL_DOUT[20];2
ISPAL_DOUT[21];2
ISPAL_DOUT[22];2
ISPAL_DOUT[23];2
ISPAL_DOUT[24];2
ISPAL_DOUT[25];2
ISPAL_DOUT[26];2
ISPAL_DOUT[27];2
ISPAL_DOUT[28];2
ISPAL_DOUT[29];2
ISPAL_DOUT[30];2
ISPAL_DOUT[31];2
OSC_EN;2
PRCFG_ERR;2
PRCFG_OVER;2
RBCRC_ERR;2
RBCRC_VALID;2
SEU_COLUMN_ADDR[0];2
SEU_COLUMN_ADDR[1];2
SEU_COLUMN_ADDR[2];2
SEU_COLUMN_ADDR[3];2
SEU_COLUMN_ADDR[4];2
SEU_COLUMN_ADDR[5];2
SEU_COLUMN_ADDR[6];2
SEU_COLUMN_ADDR[7];2
SEU_COLUMN_NADDR[0];2
SEU_COLUMN_NADDR[1];2
SEU_COLUMN_NADDR[2];2
SEU_COLUMN_NADDR[3];2
SEU_COLUMN_NADDR[4];2
SEU_COLUMN_NADDR[5];2
SEU_COLUMN_NADDR[6];2
SEU_COLUMN_NADDR[7];2
SEU_DED;2
SEU_FRAME_ADDR[0];2
SEU_FRAME_ADDR[1];2
SEU_FRAME_ADDR[2];2
SEU_FRAME_ADDR[3];2
SEU_FRAME_ADDR[4];2
SEU_FRAME_ADDR[5];2
SEU_FRAME_ADDR[6];2
SEU_FRAME_ADDR[7];2
SEU_FRAME_NADDR[0];2
SEU_FRAME_NADDR[1];2
SEU_FRAME_NADDR[2];2
SEU_FRAME_NADDR[3];2
SEU_FRAME_NADDR[4];2
SEU_FRAME_NADDR[5];2
SEU_FRAME_NADDR[6];2
SEU_FRAME_NADDR[7];2
SEU_INDEX[0];2
SEU_INDEX[1];2
SEU_INDEX[2];2
SEU_INDEX[3];2
SEU_INDEX[4];2
SEU_INDEX[5];2
SEU_INDEX[6];2
SEU_INDEX[7];2
SEU_INDEX[8];2
SEU_INDEX[9];2
SEU_INDEX[10];2
SEU_INDEX[11];2
SEU_REGION_ADDR[0];2
SEU_REGION_ADDR[1];2
SEU_REGION_ADDR[2];2
SEU_REGION_ADDR[3];2
SEU_REGION_ADDR[4];2
SEU_REGION_NADDR[0];2
SEU_REGION_NADDR[1];2
SEU_REGION_NADDR[2];2
SEU_REGION_NADDR[3];2
SEU_REGION_NADDR[4];2
SEU_SEC;2
SEU_VALID;2
UID_DOUT;2
UTDO;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
ISPAL_CLK;1
ISPAL_CS_N;1
ISPAL_DIN[0];1
ISPAL_DIN[1];1
ISPAL_DIN[2];1
ISPAL_DIN[3];1
ISPAL_DIN[4];1
ISPAL_DIN[5];1
ISPAL_DIN[6];1
ISPAL_DIN[7];1
ISPAL_DIN[8];1
ISPAL_DIN[9];1
ISPAL_DIN[10];1
ISPAL_DIN[11];1
ISPAL_DIN[12];1
ISPAL_DIN[13];1
ISPAL_DIN[14];1
ISPAL_DIN[15];1
ISPAL_DIN[16];1
ISPAL_DIN[17];1
ISPAL_DIN[18];1
ISPAL_DIN[19];1
ISPAL_DIN[20];1
ISPAL_DIN[21];1
ISPAL_DIN[22];1
ISPAL_DIN[23];1
ISPAL_DIN[24];1
ISPAL_DIN[25];1
ISPAL_DIN[26];1
ISPAL_DIN[27];1
ISPAL_DIN[28];1
ISPAL_DIN[29];1
ISPAL_DIN[30];1
ISPAL_DIN[31];1
ISPAL_RDWR_N;1
OSC_OFF;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1
UMCLK;1
UMCLK_EN_N;1
UTCK;1
UTDI;1
UTMS;1

Inst
HCKBROUTE_0;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_1;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_2;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_3;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_4;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_5;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_6;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_7;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_8;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_9;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_10;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_11;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/CLKBUFG_u/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
LinkMain/CLKBUFX_rx/clkbufc_inst;gopCLKBUFX
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/CLKBUFX_tx/clkbufc_inst;gopCLKBUFX
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/MAC_10G/reset_pro_top/N0_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/reset_pro_top/N2_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2_copy/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d2/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d2_copy/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_11_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_18_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_19/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N82/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_13/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_20/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N107_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N150_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N234_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N289_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N300_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N311_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N322_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N333_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N344_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N355_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N377_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N388_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N399_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N410_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N410_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N421_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_76/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_86/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_96/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_106/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_116/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_125/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_135/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_145/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[11]/gateop_LUT6DL5;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[13]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[15]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[11]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[13]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62_95/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_39/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_62/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_70/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_78/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[0]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[1]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[2]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[3]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[4]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[5]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_73[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_74[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_77[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_80[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_fault_inhibit/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_rx_reset/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_ipg_en/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_ipg_value[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_ipg_value[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_ipg_value[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_ipg_value[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_en/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_mtu_size[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_reset/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[17]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[18]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[22]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[28]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[30]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[31]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[4]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[11]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[13]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[15]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[17]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[29]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[31]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb_ff1/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/xon_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_5_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_24/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_15/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N83_mux7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N247/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_9/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N269/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N270/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N275/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N275_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[0]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[1]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[2]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[3]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s0/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4_rs_34/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[11]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[13]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[15]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[17]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[29]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[31]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[50]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[51]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[52]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[53]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[54]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[55]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[58]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[59]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[60]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[61]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[62]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[63]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/N28_1[57]_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/N33/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txc[2]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txc[4]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txc[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txc[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[4]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[6]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[12]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[14]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[16]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[18]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[26]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[28]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[30]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[33]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[35]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[37]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[39]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[41]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[43]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[45]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[47]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[48]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[50]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[52]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[54]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[57]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[58]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[59]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[61]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[63]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N142_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[10]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[12]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[14]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_3[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_3[3]/gateop_LUT6DL5;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_3[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_3[7]/gateop_LUT6DL5;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[17]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[18]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[20]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[22]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N110_8[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N141/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N165[55]_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N165[63]_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_24/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_34/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_43/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_53/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[40]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[41]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[42]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[43]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[44]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[45]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[46]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_25[47]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[2]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[3]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[6]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[7]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[7]_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[24]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[25]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[26]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[27]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[28]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[29]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[30]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[31]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[32]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[33]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[34]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[35]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[36]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[37]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[38]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[39]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[40]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[41]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[42]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[43]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[44]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[45]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[46]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[47]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_26[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168_1[26]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168_1[27]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168_1[30]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168_1[31]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168_1[31]_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/byte_vaild_1_4/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[0]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[1]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[2]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[3]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[4]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[5]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[6]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[7]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[8]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[9]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[10]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[11]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[12]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[13]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[14]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[15]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[16]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[17]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[18]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[19]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[20]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[21]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[22]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[23]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[24]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[25]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[26]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[27]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[28]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[29]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[30]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg[31]/opit_0_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_10/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_11/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_14/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_15/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_16/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_17/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_18/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_19/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_21/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_23/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_24/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_26/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_27/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_28/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_31/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_33/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_35/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_38/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_40/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_42/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_47/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_48/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_49/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_50/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_54/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_58/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_60/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_61/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_62/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_63/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_64/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_66/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_69/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_76/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_79/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_82/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_85/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_86/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_88/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_90/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_91/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_100/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_104/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_106/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_107/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_109/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_111/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_115/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_116/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_132/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_137/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_139/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_144/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_157_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_167/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_170/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_172/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_208/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_217/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_218/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_233_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_234/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_237/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_238/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_240/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_255/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_258/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_290/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_315/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_323/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_326/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_382/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_383/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N2_384/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N22/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N40/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte1/N100_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/N20_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/N64_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/N92_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/N147_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/N235_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N24_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N42_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N60_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N78_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N96_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N130_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N146_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N192_1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N212_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N230_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N248_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N264_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N277_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N277_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N290_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N290_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N303_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N343_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N356_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N367_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/N400_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N10_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N20_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N28_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N28_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N52_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N64_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N83_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N92_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N101_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N110_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N123_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N136_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N147_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N163_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N170_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N177_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N182_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N188_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N198_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N205_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N210_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N210_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N219_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N228_1_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N242_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N242_1_6_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/N247_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N8_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N42_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N60_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N78_1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N78_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N96_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N114_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N146_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N162_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N162_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N176_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N192_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N212_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N230_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N248_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N264_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N277_1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N290_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N303_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N314_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N343_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N356_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N367_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N378_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N389_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N400_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N411_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N411_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N422_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N433_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/N444_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N10_1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N20_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N28_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N38_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N52_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N64_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N74_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N83_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N92_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N110_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N123_1_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N147_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N156_1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N156_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N163_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N177_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N182_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N198_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N198_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N205_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N210_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N219_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N228_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/N235_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N8_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N24_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N24_1_8_fastcpy/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N42_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N60_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N60_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N78_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N96_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N114_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N114_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N130_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N146_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N162_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N162_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N176_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N192_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N192_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N230_1_4_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N230_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N248_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N264_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N277_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N314_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N323_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N323_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N332_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N343_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N343_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N343_1_9_fastcpy/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N356_1_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N356_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N367_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N378_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N389_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N400_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N411_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N411_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N433_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/N444_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[6]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[10]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[11]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[15]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[18]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[19]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[20]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[21]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[22]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[24]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[27]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[28]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[29]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[30]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg[31]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[19]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[20]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[21]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[22]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[19]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[22]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg[31]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[19]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[20]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[21]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[22]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[19]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[20]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[21]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[22]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[29]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[19]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[20]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[21]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[22]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[19]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[20]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[21]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[16]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[17]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[18]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[19]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[20]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[21]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[22]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[23]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[24]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[25]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[26]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[27]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[29]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[30]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[11]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[13]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[15]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[16]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[20]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[28]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[30]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed[31]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_byte_vaild_d1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_byte_vaild_d1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_byte_vaild_d1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_en_inv_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_eop_d1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_eop_d1_copy/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/start_position_d2/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d3[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d3[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d3[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_out[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_out[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_out[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[16]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[17]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[33]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[40]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[41]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[48]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1[49]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[24]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[25]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3[49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_en_d2/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_eop_d3/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_eop_out/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[34]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[35]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[38]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[39]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[42]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[43]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[46]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[47]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[50]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[51]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[54]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[55]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[58]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[59]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[62]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_out[63]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_sop_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_sop_out/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_8_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_8_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N175_9_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[41]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[44]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[46]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[49]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[52]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[54]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[57]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[60]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[62]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_40/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_47/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_48/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_57/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_62/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_68/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_73/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_79/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_94/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_114/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_132/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_146/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_151/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_168/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_196/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_290/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[27]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[29]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[33]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[35]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[36]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[37]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[38]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_58[39]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[0]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[1]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[2]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[3]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[4]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[5]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[6]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[7]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[8]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[9]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[10]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[12]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[14]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[16]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[17]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[18]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[20]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[22]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[25]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[28]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[30]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[32]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[34]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[39]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[40]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[41]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[42]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[43]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[44]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[45]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[46]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[47]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[48]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[49]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[50]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[51]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[52]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[53]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[54]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[55]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[56]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[57]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[58]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[59]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[60]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[61]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[62]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_59[63]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_68[0]_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_68_9/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[24]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[26]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[27]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[29]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_78[33]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N364_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N364_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N365_32[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N365_35[6]_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N365_39[1]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N365_39[3]_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N379_8[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d[2:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_eop_d/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_flag/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[6]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[0]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[1]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[2]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[3]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[4]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[5]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[6]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[7]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[8]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[9]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[10]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[11]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[12]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[13]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[14]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[15]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[16]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[17]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[18]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[19]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[20]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[21]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[22]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[23]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[24]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[25]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[26]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[27]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[28]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[29]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[30]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[31]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[32]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[33]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[34]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[35]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[36]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[37]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[38]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[39]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[40]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[41]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[42]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[43]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[44]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[45]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[46]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[47]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[48]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[49]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[50]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[51]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[52]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[53]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[54]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[55]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[56]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[57]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[58]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[59]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[60]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[61]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[62]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d[63]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N28_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N30_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N63_2_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N69_mux11_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N69_mux11_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_4/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_6/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_8/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_10/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.fsub_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_3_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_3_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_3_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.lt_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.lt_7/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N164_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_en_tmp_d0/opit_0_AQQ_perm;gopAL6QQ
Pin
CECO;2
COUT;2
L6Q;2
L6QQ;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_en_tmp_d1/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d0[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d0[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d0[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d2[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d2[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d2[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[0]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[1]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[2]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[3]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[4]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[5]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[6]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[7]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[8]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[9]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[10]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[11]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[12]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[13]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[14]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[15]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[16]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[17]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[18]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[19]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[20]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[21]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[22]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[23]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[24]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[25]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[26]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[27]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[28]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[29]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[30]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[31]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[33]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[34]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[35]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[36]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[37]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[38]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[39]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[40]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[41]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[42]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[43]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[44]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[45]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[46]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[47]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[48]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[49]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[50]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[51]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[52]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[53]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[54]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[55]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[58]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[59]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[60]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[61]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[62]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0[63]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_en_d0/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[33]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[34]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[35]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[36]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[37]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[38]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[39]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[40]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[41]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[42]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[43]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[44]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[45]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[46]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[47]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[48]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[49]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[50]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[51]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[52]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[53]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[54]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[55]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[58]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[59]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[60]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[61]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[62]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out[63]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_byte_vaild[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_byte_vaild[2:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_byte_vaild[2]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[50]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[51]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[52]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[53]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[54]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[55]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[58]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[59]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[60]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[61]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[62]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[63:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[63]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_sop/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[3]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[4]/opit_0_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[6]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[7]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[8]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[10]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[11]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[12]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[14:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[14]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[3]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[4]/opit_0_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp[14]/opit_0_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[0]/opit_0_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[1]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[12]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[13]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length[14]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/start_position_in_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/start_position_in_d2/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N52_mux2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N57_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N85_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N95_maj1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N95_sum3_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N391_4_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N429_32[21]_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N449/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N462/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N480/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N482_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N512/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N515_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/almost_full/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_fsm[4:0]_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_reg[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_reg[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_reg[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/data_ready/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_adj_value[2]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_adj_value[4]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count[2]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[2]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[7:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_en_exp/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp[56]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp[57]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_valid_exp_tmp[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_valid_exp_tmp[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_valid_exp_tmp[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/start_position/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/start_position_current/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/start_position_next/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_0_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_0_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_0_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_0_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_3_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_6_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_6_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_6_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0/mem_6_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_addr[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_addr[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[67]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data[69]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[8]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[9]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[16]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[17]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[24]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[25]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[32]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[33]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[40]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[41]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[48]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[49]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_byte_vaild[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_byte_vaild[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_byte_vaild[2:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_byte_vaild[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_en/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_eop/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_sop/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/N26/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_4/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_12/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_15_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_18_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_18_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_33/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N15_34/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N54_fastcpy/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N90_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N102/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N116_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N241/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N246_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N252_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N256_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N378_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N378_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N378_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N378_9_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N425_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N425_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_3[1]_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_3[5]_1_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_6[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_6[2]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_6[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_6[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_6[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_6[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N505_8[6]_1_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N551_7_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N551_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N563/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N570/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N637_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N637_2_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/N663_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[7]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[8]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[44]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[46]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[48]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[50]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/sync_header[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/sync_header[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[42]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[43]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[44]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[45]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[46]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[47]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[48]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[50]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[51]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[52]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[53]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[54]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[55]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[56]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[57]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[58]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[59]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[60]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[61]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[62]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[63]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N7_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N89_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N174_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N25_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N40_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N68_mux4_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N85_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N91_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[4]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_h[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_h[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N38_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N68_5_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N93_ac3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N123/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N189_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N189_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N253_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N267_3_inv/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N293_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N295/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_14_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N336/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/next_state[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/next_state[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/o_rxq_start_0_d/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_slip/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_vld_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_h[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_vld/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/state[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/state[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/syn_align/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N0/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_h[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[53]/opit_0_inv_L6Q_LUT6DQL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux_copy/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[22]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[48]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[50]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[60]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[62]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[64]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/sync_header[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/sync_header[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1571/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1575/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[0]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_4/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_14/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_15/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_18/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N24_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N48_5_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N60_3_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N73_4_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N86_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N86_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N112_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N112_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N149_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N162_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N190_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N215_0_and[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N215_13_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_15:8_1_and[1][0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_23:16_1_and[1][0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[5]_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[5]_3_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[5]_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[5]_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_47:40_1_or[5]_10/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N244/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N547_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N558/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N558_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N558_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N720_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N776/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N855_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N893_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N926_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N927/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N929_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec_en/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_h[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_h[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[60]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[62]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_vld/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_65/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_71/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_71/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/almost_full_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N7_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N25_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N25_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N25_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N89_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N226_mux5_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[20]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[22]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[40]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/N19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_11_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_11_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N54_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N92_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_40[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_40[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[4]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[11]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_63[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_72[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_76[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/aligned_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/block_lock_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pcs_loopback/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pcs_reset/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pma_loopback/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pma_reset/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_prbs_rx_en/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pcs_loopback_reg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pcs_reset_reg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pma_loopback_reg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pma_reset_reg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prbs_rx_en_reg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prbs_tx_en_reg/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[1]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[2]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[3]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[4]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[5]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[6]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[7]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[8]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[9]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[10]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[11]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[14]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[5]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wenb_ff1/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/rx_sigdet_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/N114_inv/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane;gopHSSTHP_LANE
Pin
LANE_COUT_BUS_BACKWARD[0];2
LANE_COUT_BUS_BACKWARD[1];2
LANE_COUT_BUS_FORWARD[0];2
LANE_COUT_BUS_FORWARD[1];2
LANE_COUT_BUS_FORWARD[2];2
LANE_COUT_BUS_FORWARD[3];2
LANE_COUT_BUS_FORWARD[4];2
LANE_COUT_BUS_FORWARD[5];2
LANE_COUT_BUS_FORWARD[6];2
LANE_COUT_BUS_FORWARD[7];2
LANE_COUT_BUS_FORWARD[8];2
LANE_COUT_BUS_FORWARD[9];2
LANE_COUT_BUS_FORWARD[10];2
LANE_COUT_BUS_FORWARD[11];2
LANE_COUT_BUS_FORWARD[12];2
LANE_COUT_BUS_FORWARD[13];2
LANE_COUT_BUS_FORWARD[14];2
LANE_COUT_BUS_FORWARD[15];2
LANE_COUT_BUS_FORWARD[16];2
LANE_COUT_BUS_FORWARD[17];2
LANE_COUT_BUS_FORWARD[18];2
LANE_COUT_BUS_FORWARD[19];2
LANE_COUT_BUS_FORWARD[20];2
LANE_COUT_BUS_FORWARD[21];2
LANE_COUT_BUS_FORWARD[22];2
LANE_COUT_BUS_FORWARD[23];2
LANE_COUT_BUS_FORWARD[24];2
P_CA_ALIGN_RX;2
P_CA_ALIGN_TX;2
P_CFG_INT;2
P_CFG_RDATA[0];2
P_CFG_RDATA[1];2
P_CFG_RDATA[2];2
P_CFG_RDATA[3];2
P_CFG_RDATA[4];2
P_CFG_RDATA[5];2
P_CFG_RDATA[6];2
P_CFG_RDATA[7];2
P_CFG_READY;2
P_EM_ERROR_CNT[0];2
P_EM_ERROR_CNT[1];2
P_EM_ERROR_CNT[2];2
P_FOR_PMA_TEST_SO[0];2
P_FOR_PMA_TEST_SO[1];2
P_LPLL_READY;2
P_PCS_LSM_SYNCED;2
P_PCS_RX_MCB_STATUS;2
P_RCLK2FABRIC;2
P_RDATA[0];2
P_RDATA[1];2
P_RDATA[2];2
P_RDATA[3];2
P_RDATA[4];2
P_RDATA[5];2
P_RDATA[6];2
P_RDATA[7];2
P_RDATA[8];2
P_RDATA[9];2
P_RDATA[10];2
P_RDATA[11];2
P_RDATA[12];2
P_RDATA[13];2
P_RDATA[14];2
P_RDATA[15];2
P_RDATA[16];2
P_RDATA[17];2
P_RDATA[18];2
P_RDATA[19];2
P_RDATA[20];2
P_RDATA[21];2
P_RDATA[22];2
P_RDATA[23];2
P_RDATA[24];2
P_RDATA[25];2
P_RDATA[26];2
P_RDATA[27];2
P_RDATA[28];2
P_RDATA[29];2
P_RDATA[30];2
P_RDATA[31];2
P_RDATA[32];2
P_RDATA[33];2
P_RDATA[34];2
P_RDATA[35];2
P_RDATA[36];2
P_RDATA[37];2
P_RDATA[38];2
P_RDATA[39];2
P_RDATA[40];2
P_RDATA[41];2
P_RDATA[42];2
P_RDATA[43];2
P_RDATA[44];2
P_RDATA[45];2
P_RDATA[46];2
P_RDATA[47];2
P_RDATA[48];2
P_RDATA[49];2
P_RDATA[50];2
P_RDATA[51];2
P_RDATA[52];2
P_RDATA[53];2
P_RDATA[54];2
P_RDATA[55];2
P_RDATA[56];2
P_RDATA[57];2
P_RDATA[58];2
P_RDATA[59];2
P_RDATA[60];2
P_RDATA[61];2
P_RDATA[62];2
P_RDATA[63];2
P_RDATA[64];2
P_RDATA[65];2
P_RDATA[66];2
P_RDATA[67];2
P_RDATA[68];2
P_RDATA[69];2
P_RDATA[70];2
P_RDATA[71];2
P_RDATA[72];2
P_RDATA[73];2
P_RDATA[74];2
P_RDATA[75];2
P_RDATA[76];2
P_RDATA[77];2
P_RDATA[78];2
P_RDATA[79];2
P_RDATA[80];2
P_RDATA[81];2
P_RDATA[82];2
P_RDATA[83];2
P_RDATA[84];2
P_RDATA[85];2
P_RDATA[86];2
P_RDATA[87];2
P_RXDVLD;2
P_RXDVLD_H;2
P_RXSTATUS[0];2
P_RXSTATUS[1];2
P_RXSTATUS[2];2
P_RXSTATUS[3];2
P_RXSTATUS[4];2
P_RXSTATUS[5];2
P_RX_LS_DATA;2
P_RX_PRBS_ERROR;2
P_RX_READY;2
P_RX_SATA_COMINIT;2
P_RX_SATA_COMWAKE;2
P_RX_SIGDET_STATUS;2
P_TCLK2FABRIC;2
P_TEST_SO0;2
P_TEST_SO1;2
P_TEST_SO2;2
P_TEST_SO3;2
P_TEST_SO4;2
P_TEST_STATUS[0];2
P_TEST_STATUS[1];2
P_TEST_STATUS[2];2
P_TEST_STATUS[3];2
P_TEST_STATUS[4];2
P_TEST_STATUS[5];2
P_TEST_STATUS[6];2
P_TEST_STATUS[7];2
P_TEST_STATUS[8];2
P_TEST_STATUS[9];2
P_TEST_STATUS[10];2
P_TEST_STATUS[11];2
P_TEST_STATUS[12];2
P_TEST_STATUS[13];2
P_TEST_STATUS[14];2
P_TEST_STATUS[15];2
P_TEST_STATUS[16];2
P_TEST_STATUS[17];2
P_TEST_STATUS[18];2
P_TEST_STATUS[19];2
P_TX_RXDET_STATUS;2
P_TX_SDN;2
P_TX_SDP;2
HSST_RST;1
LANE_CIN_BUS_BACKWARD[0];1
LANE_CIN_BUS_BACKWARD[1];1
LANE_CIN_BUS_FORWARD[0];1
LANE_CIN_BUS_FORWARD[1];1
LANE_CIN_BUS_FORWARD[2];1
LANE_CIN_BUS_FORWARD[3];1
LANE_CIN_BUS_FORWARD[4];1
LANE_CIN_BUS_FORWARD[5];1
LANE_CIN_BUS_FORWARD[6];1
LANE_CIN_BUS_FORWARD[7];1
LANE_CIN_BUS_FORWARD[8];1
LANE_CIN_BUS_FORWARD[9];1
LANE_CIN_BUS_FORWARD[10];1
LANE_CIN_BUS_FORWARD[11];1
LANE_CIN_BUS_FORWARD[12];1
LANE_CIN_BUS_FORWARD[13];1
LANE_CIN_BUS_FORWARD[14];1
LANE_CIN_BUS_FORWARD[15];1
LANE_CIN_BUS_FORWARD[16];1
LANE_CIN_BUS_FORWARD[17];1
LANE_CIN_BUS_FORWARD[18];1
LANE_CIN_BUS_FORWARD[19];1
LANE_CIN_BUS_FORWARD[20];1
LANE_CIN_BUS_FORWARD[21];1
LANE_CIN_BUS_FORWARD[22];1
LANE_CIN_BUS_FORWARD[23];1
LANE_CIN_BUS_FORWARD[24];1
PMA_HPLL_CK0;1
PMA_HPLL_CK90;1
PMA_HPLL_CK180;1
PMA_HPLL_CK270;1
PMA_HPLL_READY_IN;1
PMA_HPLL_REFCLK_IN;1
PMA_TX_SYNC_HPLL_IN;1
P_ALIGN_MODE_RX[0];1
P_ALIGN_MODE_RX[1];1
P_ALIGN_MODE_TX[0];1
P_ALIGN_MODE_TX[1];1
P_ALIGN_MODE_TX[2];1
P_ALIGN_MODE_VALID_RX;1
P_ALIGN_MODE_VALID_TX;1
P_BLK_ALIGN_CTRL;1
P_CFG_ADDR[0];1
P_CFG_ADDR[1];1
P_CFG_ADDR[2];1
P_CFG_ADDR[3];1
P_CFG_ADDR[4];1
P_CFG_ADDR[5];1
P_CFG_ADDR[6];1
P_CFG_ADDR[7];1
P_CFG_ADDR[8];1
P_CFG_ADDR[9];1
P_CFG_ADDR[10];1
P_CFG_ADDR[11];1
P_CFG_CLK;1
P_CFG_ENABLE;1
P_CFG_PSEL;1
P_CFG_RST;1
P_CFG_WDATA[0];1
P_CFG_WDATA[1];1
P_CFG_WDATA[2];1
P_CFG_WDATA[3];1
P_CFG_WDATA[4];1
P_CFG_WDATA[5];1
P_CFG_WDATA[6];1
P_CFG_WDATA[7];1
P_CFG_WRITE;1
P_CIM_CLK_ALIGNER_RX[0];1
P_CIM_CLK_ALIGNER_RX[1];1
P_CIM_CLK_ALIGNER_RX[2];1
P_CIM_CLK_ALIGNER_RX[3];1
P_CIM_CLK_ALIGNER_RX[4];1
P_CIM_CLK_ALIGNER_RX[5];1
P_CIM_CLK_ALIGNER_RX[6];1
P_CIM_CLK_ALIGNER_RX[7];1
P_CIM_CLK_ALIGNER_TX[0];1
P_CIM_CLK_ALIGNER_TX[1];1
P_CIM_CLK_ALIGNER_TX[2];1
P_CIM_CLK_ALIGNER_TX[3];1
P_CIM_CLK_ALIGNER_TX[4];1
P_CIM_CLK_ALIGNER_TX[5];1
P_CIM_CLK_ALIGNER_TX[6];1
P_CIM_CLK_ALIGNER_TX[7];1
P_EM_MODE_CTRL[0];1
P_EM_MODE_CTRL[1];1
P_EM_RD_TRIGGER;1
P_EXT_BRIDGE_PCS_RST;1
P_FOR_PMA_TEST_CLK[0];1
P_FOR_PMA_TEST_CLK[1];1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_RSTN[0];1
P_FOR_PMA_TEST_RSTN[1];1
P_FOR_PMA_TEST_SE_N[0];1
P_FOR_PMA_TEST_SE_N[1];1
P_FOR_PMA_TEST_SI[0];1
P_FOR_PMA_TEST_SI[1];1
P_LANE_POWERDOWN;1
P_LANE_RST;1
P_LPLL_LOCKDET_RST;1
P_LPLL_POWERDOWN;1
P_LPLL_REFCLK_IN;1
P_LPLL_RST;1
P_PCIE_EI_H;1
P_PCIE_EI_L;1
P_PCS_BIT_SLIP;1
P_PCS_FAREND_LOOP;1
P_PCS_MCB_EXT_EN;1
P_PCS_NEAREND_LOOP;1
P_PCS_PRBS_EN;1
P_PCS_RX_RST;1
P_PCS_TX_RST;1
P_PCS_WORD_ALIGN_EN;1
P_PMA_FAREND_PLOOP;1
P_PMA_NEAREND_PLOOP;1
P_PMA_NEAREND_SLOOP;1
P_RCLK2_FR_CORE;1
P_RX_BUSWIDTH[0];1
P_RX_BUSWIDTH[1];1
P_RX_BUSWIDTH[2];1
P_RX_CDRX_EN;1
P_RX_CDR_RST;1
P_RX_CLKPATH_RST;1
P_RX_CLK_FR_CORE;1
P_RX_CTLE_DCCAL_EN;1
P_RX_CTLE_DCCAL_RST;1
P_RX_DEC_TYPE;1
P_RX_DFE_EN;1
P_RX_DFE_RST;1
P_RX_EYE_EN;1
P_RX_EYE_RST;1
P_RX_EYE_TAP[0];1
P_RX_EYE_TAP[1];1
P_RX_EYE_TAP[2];1
P_RX_EYE_TAP[3];1
P_RX_EYE_TAP[4];1
P_RX_EYE_TAP[5];1
P_RX_EYE_TAP[6];1
P_RX_EYE_TAP[7];1
P_RX_HIGHZ;1
P_RX_LANE_POWERDOWN;1
P_RX_LEQ_RST;1
P_RX_PIC_EYE[0];1
P_RX_PIC_EYE[1];1
P_RX_PIC_EYE[2];1
P_RX_PIC_EYE[3];1
P_RX_PIC_EYE[4];1
P_RX_PIC_EYE[5];1
P_RX_PIC_EYE[6];1
P_RX_PIC_EYE[7];1
P_RX_PIC_FASTLOCK[0];1
P_RX_PIC_FASTLOCK[1];1
P_RX_PIC_FASTLOCK[2];1
P_RX_PIC_FASTLOCK[3];1
P_RX_PIC_FASTLOCK[4];1
P_RX_PIC_FASTLOCK[5];1
P_RX_PIC_FASTLOCK[6];1
P_RX_PIC_FASTLOCK[7];1
P_RX_PIC_FASTLOCK_STROBE;1
P_RX_PMA_RST;1
P_RX_POLARITY_INVERT;1
P_RX_RATE[0];1
P_RX_RATE[1];1
P_RX_SDN;1
P_RX_SDP;1
P_RX_SLICER_DCCAL_EN;1
P_RX_SLICER_DCCAL_RST;1
P_RX_SLIDING_EN;1
P_RX_SLIDING_RST;1
P_RX_SLIP_EN;1
P_RX_SLIP_RST;1
P_RX_T1_DFE_EN;1
P_RX_T1_EN;1
P_RX_T2_DFE_EN;1
P_RX_T3_DFE_EN;1
P_RX_T4_DFE_EN;1
P_RX_T5_DFE_EN;1
P_RX_T6_DFE_EN;1
P_TCLK2_FR_CORE;1
P_TDATA[0];1
P_TDATA[1];1
P_TDATA[2];1
P_TDATA[3];1
P_TDATA[4];1
P_TDATA[5];1
P_TDATA[6];1
P_TDATA[7];1
P_TDATA[8];1
P_TDATA[9];1
P_TDATA[10];1
P_TDATA[11];1
P_TDATA[12];1
P_TDATA[13];1
P_TDATA[14];1
P_TDATA[15];1
P_TDATA[16];1
P_TDATA[17];1
P_TDATA[18];1
P_TDATA[19];1
P_TDATA[20];1
P_TDATA[21];1
P_TDATA[22];1
P_TDATA[23];1
P_TDATA[24];1
P_TDATA[25];1
P_TDATA[26];1
P_TDATA[27];1
P_TDATA[28];1
P_TDATA[29];1
P_TDATA[30];1
P_TDATA[31];1
P_TDATA[32];1
P_TDATA[33];1
P_TDATA[34];1
P_TDATA[35];1
P_TDATA[36];1
P_TDATA[37];1
P_TDATA[38];1
P_TDATA[39];1
P_TDATA[40];1
P_TDATA[41];1
P_TDATA[42];1
P_TDATA[43];1
P_TDATA[44];1
P_TDATA[45];1
P_TDATA[46];1
P_TDATA[47];1
P_TDATA[48];1
P_TDATA[49];1
P_TDATA[50];1
P_TDATA[51];1
P_TDATA[52];1
P_TDATA[53];1
P_TDATA[54];1
P_TDATA[55];1
P_TDATA[56];1
P_TDATA[57];1
P_TDATA[58];1
P_TDATA[59];1
P_TDATA[60];1
P_TDATA[61];1
P_TDATA[62];1
P_TDATA[63];1
P_TDATA[64];1
P_TDATA[65];1
P_TDATA[66];1
P_TDATA[67];1
P_TDATA[68];1
P_TDATA[69];1
P_TDATA[70];1
P_TDATA[71];1
P_TDATA[72];1
P_TDATA[73];1
P_TDATA[74];1
P_TDATA[75];1
P_TDATA[76];1
P_TDATA[77];1
P_TDATA[78];1
P_TDATA[79];1
P_TDATA[80];1
P_TDATA[81];1
P_TDATA[82];1
P_TDATA[83];1
P_TDATA[84];1
P_TDATA[85];1
P_TDATA[86];1
P_TDATA[87];1
P_TEST_MODE_N;1
P_TEST_RSTN;1
P_TEST_SE_N;1
P_TEST_SI0;1
P_TEST_SI1;1
P_TEST_SI2;1
P_TEST_SI3;1
P_TEST_SI4;1
P_TX_BEACON_EN;1
P_TX_BUSWIDTH[0];1
P_TX_BUSWIDTH[1];1
P_TX_BUSWIDTH[2];1
P_TX_CLK_FR_CORE;1
P_TX_DEEMP[0];1
P_TX_DEEMP[1];1
P_TX_DEEMP[2];1
P_TX_DEEMP[3];1
P_TX_DEEMP[4];1
P_TX_DEEMP[5];1
P_TX_DEEMP[6];1
P_TX_DEEMP[7];1
P_TX_DEEMP[8];1
P_TX_DEEMP[9];1
P_TX_DEEMP[10];1
P_TX_DEEMP[11];1
P_TX_DEEMP[12];1
P_TX_DEEMP[13];1
P_TX_DEEMP[14];1
P_TX_DEEMP[15];1
P_TX_DEEMP_POST_SEL[0];1
P_TX_DEEMP_POST_SEL[1];1
P_TX_ENC_TYPE;1
P_TX_FREERUN_BUSWIDTH[0];1
P_TX_FREERUN_BUSWIDTH[1];1
P_TX_FREERUN_BUSWIDTH[2];1
P_TX_LANE_POWERDOWN;1
P_TX_LS_DATA;1
P_TX_MARGIN[0];1
P_TX_MARGIN[1];1
P_TX_MARGIN[2];1
P_TX_PIC_EN;1
P_TX_PMA_RST;1
P_TX_RATE[0];1
P_TX_RATE[1];1
P_TX_RATE_CHANGE_ON_0;1
P_TX_RATE_CHANGE_ON_1;1
P_TX_RXDET_REQ;1
P_TX_SWING;1
P_TX_SYNC;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N160_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N271_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N334_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N336_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N338/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[11]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N365_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N375_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N412/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll;gopHSSTHP_HPLL
Pin
DIV_SYNC_REFSYNC_O;2
PMA_HPLL_CK0;2
PMA_HPLL_CK90;2
PMA_HPLL_CK180;2
PMA_HPLL_CK270;2
PMA_HPLL_READY_O;2
PMA_HPLL_REFCLK_O;2
PMA_TX_SYNC_HPLL_O;2
P_CFG_INT_HPLL;2
P_CFG_RDATA_HPLL[0];2
P_CFG_RDATA_HPLL[1];2
P_CFG_RDATA_HPLL[2];2
P_CFG_RDATA_HPLL[3];2
P_CFG_RDATA_HPLL[4];2
P_CFG_RDATA_HPLL[5];2
P_CFG_RDATA_HPLL[6];2
P_CFG_RDATA_HPLL[7];2
P_CFG_READY_HPLL;2
P_FOR_PMA_TEST_SO;2
P_HPLL_READY;2
P_RES_CAL_CODE_FABRIC[0];2
P_RES_CAL_CODE_FABRIC[1];2
P_RES_CAL_CODE_FABRIC[2];2
P_RES_CAL_CODE_FABRIC[3];2
P_RES_CAL_CODE_FABRIC[4];2
P_RES_CAL_CODE_FABRIC[5];2
P_TEST_SO0;2
P_TEST_SO1;2
REFCLK_SYNC_REFSYNC_O;2
TX_SYNC_REFSYNC_O;2
ANA_HPLL_DIV_SYNC_I;1
ANA_HPLL_REFCLK_SYNC_I;1
ANA_TX_SYNC_I;1
P_CFG_ADDR_HPLL[0];1
P_CFG_ADDR_HPLL[1];1
P_CFG_ADDR_HPLL[2];1
P_CFG_ADDR_HPLL[3];1
P_CFG_ADDR_HPLL[4];1
P_CFG_ADDR_HPLL[5];1
P_CFG_ADDR_HPLL[6];1
P_CFG_ADDR_HPLL[7];1
P_CFG_ADDR_HPLL[8];1
P_CFG_ADDR_HPLL[9];1
P_CFG_ADDR_HPLL[10];1
P_CFG_ADDR_HPLL[11];1
P_CFG_CLK_HPLL;1
P_CFG_ENABLE_HPLL;1
P_CFG_PSEL_HPLL;1
P_CFG_RST_HPLL;1
P_CFG_WDATA_HPLL[0];1
P_CFG_WDATA_HPLL[1];1
P_CFG_WDATA_HPLL[2];1
P_CFG_WDATA_HPLL[3];1
P_CFG_WDATA_HPLL[4];1
P_CFG_WDATA_HPLL[5];1
P_CFG_WDATA_HPLL[6];1
P_CFG_WDATA_HPLL[7];1
P_CFG_WRITE_HPLL;1
P_FOR_PMA_TEST_CLK;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_RSTN;1
P_FOR_PMA_TEST_SE_N;1
P_FOR_PMA_TEST_SI;1
P_HPLL_DIV_CHANGE;1
P_HPLL_DIV_SYNC;1
P_HPLL_LOCKDET_RST;1
P_HPLL_POWERDOWN;1
P_HPLL_REFCLK_I;1
P_HPLL_RST;1
P_HPLL_VCO_CALIB_EN;1
P_PLL_REFCLK6_I;1
P_REFCLK_DIV_SYNC;1
P_RESCAL_I_CODE_I[0];1
P_RESCAL_I_CODE_I[1];1
P_RESCAL_I_CODE_I[2];1
P_RESCAL_I_CODE_I[3];1
P_RESCAL_I_CODE_I[4];1
P_RESCAL_I_CODE_I[5];1
P_RES_CAL_RST;1
P_TEST_MODE_N;1
P_TEST_RSTN;1
P_TEST_SE_N;1
P_TEST_SI0;1
P_TEST_SI1;1
P_TX_SYNC;1
REFCLK_TO_DIV_SYNC_I;1
REFCLK_TO_REFCLK_SYNC_I;1
REFCLK_TO_TX_SYNC_I;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_13_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_45_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[5]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[7]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds;gopHSSTHP_BUFDS
Pin
PMA_REFCLK_TO_FABRIC;2
REFCLK_OUTP;2
COM_POWERDOWN;1
PAD_REFCLKN;1
PAD_REFCLKP;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadn;gopSPAD
Pin
PAD;3
SPAD;2

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp;gopSPAD
Pin
PAD;3
SPAD;2

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_PSEL_1_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_WRITE_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux6_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_16_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_19_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_25_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N329_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N335_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N362_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/PMA_RX_PD/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/P_PCS_RX_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/RX_PMA_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[26]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/o_rxlane_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[3]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[4]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_9/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N36_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N36_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[2]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/PCS_TX_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_LANE_POWERDOWN/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_PMA_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/o_txlane_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[1]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_42[0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_42[0]_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_47/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_52/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N233_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N238_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N238_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN_0_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[1]/opit_0_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[1]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done_0_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done_0_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/RegCONFIG/N20[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/core_enable_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/RegCONFIG/core_pready/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/Reg_bridge/N27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/Reg_bridge/mac_enable_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/Reg_bridge/mac_enable_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/Reg_bridge/mac_pready/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/N6_ac3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N7.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N7.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N7.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N7.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N22_mux5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N26_mux7_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N49_ac1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N49_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N50.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N50.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N50.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N50.eq_3/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/N151_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/clk_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/clk_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/clk_cnt[3]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/clk_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/clk_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/clk_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[1]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[4]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/packet_len[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[4]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[5]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[6]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[15]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[19]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[20]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[21]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[25]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[26]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[27]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any3/prbs_data_reg[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/data_out[0]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/data_out[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/data_out[2]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/data_out[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[9]/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[11]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[12]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[15]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[16]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[17]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/prbs_any7/prbs_data_reg[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/tx_data[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[6]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data[63:0]_2_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/tx_data[63:0]_2_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/tx_data_byte_vaild[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/tx_data_byte_vaild[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/packet_gen/tx_data_byte_vaild[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/packet_gen/tx_data_en/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/packet_gen/tx_data_eop/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/N5_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N8_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/cfg_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/N5_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N8_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/cfg_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/N5_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N8_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/cfg_rst_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_done/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/N32_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N32_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N32_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[5]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[11]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/signal_deb_pre/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
Pll_50mhz/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
USCMROUTE_0;gopCLKBUFGRoute
Pin
CLKOUT;2
CLK;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
VCC_124;gopVCC
Pin
Z;2

Inst
VCC_125;gopVCC
Pin
Z;2

Inst
VCC_126;gopVCC
Pin
Z;2

Inst
VCC_127;gopVCC
Pin
Z;2

Inst
VCC_128;gopVCC
Pin
Z;2

Inst
VCC_129;gopVCC
Pin
Z;2

Inst
VCC_130;gopVCC
Pin
Z;2

Inst
VCC_131;gopVCC
Pin
Z;2

Inst
VCC_132;gopVCC
Pin
Z;2

Inst
VCC_133;gopVCC
Pin
Z;2

Inst
VCC_134;gopVCC
Pin
Z;2

Inst
VCC_135;gopVCC
Pin
Z;2

Inst
VCC_136;gopVCC
Pin
Z;2

Inst
VCC_137;gopVCC
Pin
Z;2

Inst
VCC_138;gopVCC
Pin
Z;2

Inst
VCC_139;gopVCC
Pin
Z;2

Inst
VCC_140;gopVCC
Pin
Z;2

Inst
VCC_141;gopVCC
Pin
Z;2

Inst
VCC_142;gopVCC
Pin
Z;2

Inst
VCC_143;gopVCC
Pin
Z;2

Inst
VCC_144;gopVCC
Pin
Z;2

Inst
VCC_145;gopVCC
Pin
Z;2

Inst
VCC_146;gopVCC
Pin
Z;2

Inst
VCC_147;gopVCC
Pin
Z;2

Inst
VCC_148;gopVCC
Pin
Z;2

Inst
VCC_149;gopVCC
Pin
Z;2

Inst
VCC_150;gopVCC
Pin
Z;2

Inst
VCC_151;gopVCC
Pin
Z;2

Inst
VCC_152;gopVCC
Pin
Z;2

Inst
VCC_153;gopVCC
Pin
Z;2

Inst
VCC_154;gopVCC
Pin
Z;2

Inst
VCC_155;gopVCC
Pin
Z;2

Inst
VCC_156;gopVCC
Pin
Z;2

Inst
VCC_157;gopVCC
Pin
Z;2

Inst
VCC_158;gopVCC
Pin
Z;2

Inst
VCC_159;gopVCC
Pin
Z;2

Inst
VCC_160;gopVCC
Pin
Z;2

Inst
VCC_161;gopVCC
Pin
Z;2

Inst
VCC_162;gopVCC
Pin
Z;2

Inst
VCC_163;gopVCC
Pin
Z;2

Inst
VCC_164;gopVCC
Pin
Z;2

Inst
VCC_165;gopVCC
Pin
Z;2

Inst
VCC_166;gopVCC
Pin
Z;2

Inst
VCC_167;gopVCC
Pin
Z;2

Inst
VCC_168;gopVCC
Pin
Z;2

Inst
VCC_169;gopVCC
Pin
Z;2

Inst
VCC_170;gopVCC
Pin
Z;2

Inst
VCC_171;gopVCC
Pin
Z;2

Inst
VCC_172;gopVCC
Pin
Z;2

Inst
VCC_173;gopVCC
Pin
Z;2

Inst
VCC_174;gopVCC
Pin
Z;2

Inst
VCC_175;gopVCC
Pin
Z;2

Inst
VCC_176;gopVCC
Pin
Z;2

Inst
VCC_177;gopVCC
Pin
Z;2

Inst
VCC_178;gopVCC
Pin
Z;2

Inst
VCC_179;gopVCC
Pin
Z;2

Inst
VCC_180;gopVCC
Pin
Z;2

Inst
VCC_181;gopVCC
Pin
Z;2

Inst
VCC_182;gopVCC
Pin
Z;2

Inst
VCC_183;gopVCC
Pin
Z;2

Inst
VCC_184;gopVCC
Pin
Z;2

Inst
VCC_185;gopVCC
Pin
Z;2

Inst
VCC_186;gopVCC
Pin
Z;2

Inst
VCC_187;gopVCC
Pin
Z;2

Inst
VCC_188;gopVCC
Pin
Z;2

Inst
VCC_189;gopVCC
Pin
Z;2

Inst
VCC_190;gopVCC
Pin
Z;2

Inst
VCC_191;gopVCC
Pin
Z;2

Inst
VCC_192;gopVCC
Pin
Z;2

Inst
VCC_193;gopVCC
Pin
Z;2

Inst
VCC_194;gopVCC
Pin
Z;2

Inst
VCC_195;gopVCC
Pin
Z;2

Inst
VCC_196;gopVCC
Pin
Z;2

Inst
VCC_197;gopVCC
Pin
Z;2

Inst
VCC_198;gopVCC
Pin
Z;2

Inst
VCC_199;gopVCC
Pin
Z;2

Inst
VCC_200;gopVCC
Pin
Z;2

Inst
VCC_201;gopVCC
Pin
Z;2

Inst
VCC_202;gopVCC
Pin
Z;2

Inst
VCC_203;gopVCC
Pin
Z;2

Inst
VCC_204;gopVCC
Pin
Z;2

Inst
VCC_205;gopVCC
Pin
Z;2

Inst
VCC_206;gopVCC
Pin
Z;2

Inst
VCC_207;gopVCC
Pin
Z;2

Inst
VCC_208;gopVCC
Pin
Z;2

Inst
VCC_209;gopVCC
Pin
Z;2

Inst
VCC_210;gopVCC
Pin
Z;2

Inst
VCC_211;gopVCC
Pin
Z;2

Inst
VCC_212;gopVCC
Pin
Z;2

Inst
VCC_213;gopVCC
Pin
Z;2

Inst
VCC_214;gopVCC
Pin
Z;2

Inst
VCC_215;gopVCC
Pin
Z;2

Inst
VCC_216;gopVCC
Pin
Z;2

Inst
VCC_217;gopVCC
Pin
Z;2

Inst
VCC_218;gopVCC
Pin
Z;2

Inst
VCC_219;gopVCC
Pin
Z;2

Inst
VCC_220;gopVCC
Pin
Z;2

Inst
VCC_221;gopVCC
Pin
Z;2

Inst
VCC_222;gopVCC
Pin
Z;2

Inst
VCC_223;gopVCC
Pin
Z;2

Inst
VCC_224;gopVCC
Pin
Z;2

Inst
VCC_225;gopVCC
Pin
Z;2

Inst
VCC_226;gopVCC
Pin
Z;2

Inst
VCC_227;gopVCC
Pin
Z;2

Inst
VCC_228;gopVCC
Pin
Z;2

Inst
VCC_229;gopVCC
Pin
Z;2

Inst
VCC_230;gopVCC
Pin
Z;2

Inst
VCC_231;gopVCC
Pin
Z;2

Inst
VCC_232;gopVCC
Pin
Z;2

Inst
VCC_233;gopVCC
Pin
Z;2

Inst
VCC_234;gopVCC
Pin
Z;2

Inst
VCC_235;gopVCC
Pin
Z;2

Inst
VCC_236;gopVCC
Pin
Z;2

Inst
VCC_237;gopVCC
Pin
Z;2

Inst
VCC_238;gopVCC
Pin
Z;2

Inst
VCC_239;gopVCC
Pin
Z;2

Inst
VCC_240;gopVCC
Pin
Z;2

Inst
VCC_241;gopVCC
Pin
Z;2

Inst
VCC_242;gopVCC
Pin
Z;2

Inst
VCC_243;gopVCC
Pin
Z;2

Inst
VCC_244;gopVCC
Pin
Z;2

Inst
VCC_245;gopVCC
Pin
Z;2

Inst
VCC_246;gopVCC
Pin
Z;2

Inst
VCC_247;gopVCC
Pin
Z;2

Inst
VCC_248;gopVCC
Pin
Z;2

Inst
VCC_249;gopVCC
Pin
Z;2

Inst
VCC_250;gopVCC
Pin
Z;2

Inst
VCC_251;gopVCC
Pin
Z;2

Inst
VCC_252;gopVCC
Pin
Z;2

Inst
VCC_253;gopVCC
Pin
Z;2

Inst
VCC_254;gopVCC
Pin
Z;2

Inst
VCC_255;gopVCC
Pin
Z;2

Inst
VCC_256;gopVCC
Pin
Z;2

Inst
VCC_257;gopVCC
Pin
Z;2

Inst
VCC_258;gopVCC
Pin
Z;2

Inst
VCC_259;gopVCC
Pin
Z;2

Inst
VCC_260;gopVCC
Pin
Z;2

Inst
VCC_261;gopVCC
Pin
Z;2

Inst
VCC_262;gopVCC
Pin
Z;2

Inst
VCC_263;gopVCC
Pin
Z;2

Inst
VCC_264;gopVCC
Pin
Z;2

Inst
VCC_265;gopVCC
Pin
Z;2

Inst
VCC_266;gopVCC
Pin
Z;2

Inst
VCC_267;gopVCC
Pin
Z;2

Inst
VCC_268;gopVCC
Pin
Z;2

Inst
VCC_269;gopVCC
Pin
Z;2

Inst
VCC_270;gopVCC
Pin
Z;2

Inst
VCC_271;gopVCC
Pin
Z;2

Inst
VCC_272;gopVCC
Pin
Z;2

Inst
VCC_273;gopVCC
Pin
Z;2

Inst
VCC_274;gopVCC
Pin
Z;2

Inst
VCC_275;gopVCC
Pin
Z;2

Inst
VCC_276;gopVCC
Pin
Z;2

Inst
VCC_277;gopVCC
Pin
Z;2

Inst
VCC_278;gopVCC
Pin
Z;2

Inst
VCC_279;gopVCC
Pin
Z;2

Inst
VCC_280;gopVCC
Pin
Z;2

Inst
VCC_281;gopVCC
Pin
Z;2

Inst
VCC_282;gopVCC
Pin
Z;2

Inst
VCC_283;gopVCC
Pin
Z;2

Inst
VCC_284;gopVCC
Pin
Z;2

Inst
VCC_285;gopVCC
Pin
Z;2

Inst
VCC_286;gopVCC
Pin
Z;2

Inst
VCC_287;gopVCC
Pin
Z;2

Inst
VCC_288;gopVCC
Pin
Z;2

Inst
VCC_289;gopVCC
Pin
Z;2

Inst
VCC_290;gopVCC
Pin
Z;2

Inst
VCC_291;gopVCC
Pin
Z;2

Inst
VCC_292;gopVCC
Pin
Z;2

Inst
VCC_293;gopVCC
Pin
Z;2

Inst
VCC_294;gopVCC
Pin
Z;2

Inst
VCC_295;gopVCC
Pin
Z;2

Inst
VCC_296;gopVCC
Pin
Z;2

Inst
VCC_297;gopVCC
Pin
Z;2

Inst
VCC_298;gopVCC
Pin
Z;2

Inst
VCC_299;gopVCC
Pin
Z;2

Inst
VCC_300;gopVCC
Pin
Z;2

Inst
VCC_301;gopVCC
Pin
Z;2

Inst
VCC_302;gopVCC
Pin
Z;2

Inst
VCC_303;gopVCC
Pin
Z;2

Inst
VCC_304;gopVCC
Pin
Z;2

Inst
VCC_305;gopVCC
Pin
Z;2

Inst
VCC_306;gopVCC
Pin
Z;2

Inst
VCC_307;gopVCC
Pin
Z;2

Inst
VCC_308;gopVCC
Pin
Z;2

Inst
VCC_309;gopVCC
Pin
Z;2

Inst
VCC_310;gopVCC
Pin
Z;2

Inst
VCC_311;gopVCC
Pin
Z;2

Inst
VCC_312;gopVCC
Pin
Z;2

Inst
VCC_313;gopVCC
Pin
Z;2

Inst
VCC_314;gopVCC
Pin
Z;2

Inst
VCC_315;gopVCC
Pin
Z;2

Inst
VCC_316;gopVCC
Pin
Z;2

Inst
VCC_317;gopVCC
Pin
Z;2

Inst
VCC_318;gopVCC
Pin
Z;2

Inst
VCC_319;gopVCC
Pin
Z;2

Inst
VCC_320;gopVCC
Pin
Z;2

Inst
VCC_321;gopVCC
Pin
Z;2

Inst
VCC_322;gopVCC
Pin
Z;2

Inst
VCC_323;gopVCC
Pin
Z;2

Inst
VCC_324;gopVCC
Pin
Z;2

Inst
VCC_325;gopVCC
Pin
Z;2

Inst
VCC_326;gopVCC
Pin
Z;2

Inst
VCC_327;gopVCC
Pin
Z;2

Inst
VCC_328;gopVCC
Pin
Z;2

Inst
VCC_329;gopVCC
Pin
Z;2

Inst
VCC_330;gopVCC
Pin
Z;2

Inst
VCC_331;gopVCC
Pin
Z;2

Inst
VCC_332;gopVCC
Pin
Z;2

Inst
VCC_333;gopVCC
Pin
Z;2

Inst
VCC_334;gopVCC
Pin
Z;2

Inst
VCC_335;gopVCC
Pin
Z;2

Inst
VCC_336;gopVCC
Pin
Z;2

Inst
VCC_337;gopVCC
Pin
Z;2

Inst
VCC_338;gopVCC
Pin
Z;2

Inst
VCC_339;gopVCC
Pin
Z;2

Inst
VCC_340;gopVCC
Pin
Z;2

Inst
VCC_341;gopVCC
Pin
Z;2

Inst
VCC_342;gopVCC
Pin
Z;2

Inst
VCC_343;gopVCC
Pin
Z;2

Inst
VCC_344;gopVCC
Pin
Z;2

Inst
VCC_345;gopVCC
Pin
Z;2

Inst
VCC_346;gopVCC
Pin
Z;2

Inst
VCC_347;gopVCC
Pin
Z;2

Inst
VCC_348;gopVCC
Pin
Z;2

Inst
VCC_349;gopVCC
Pin
Z;2

Inst
VCC_350;gopVCC
Pin
Z;2

Inst
VCC_351;gopVCC
Pin
Z;2

Inst
VCC_352;gopVCC
Pin
Z;2

Inst
VCC_353;gopVCC
Pin
Z;2

Inst
VCC_354;gopVCC
Pin
Z;2

Inst
VCC_355;gopVCC
Pin
Z;2

Inst
VCC_356;gopVCC
Pin
Z;2

Inst
VCC_357;gopVCC
Pin
Z;2

Inst
VCC_358;gopVCC
Pin
Z;2

Inst
VCC_359;gopVCC
Pin
Z;2

Inst
VCC_360;gopVCC
Pin
Z;2

Inst
VCC_361;gopVCC
Pin
Z;2

Inst
VCC_362;gopVCC
Pin
Z;2

Inst
VCC_363;gopVCC
Pin
Z;2

Inst
VCC_364;gopVCC
Pin
Z;2

Inst
VCC_365;gopVCC
Pin
Z;2

Inst
VCC_366;gopVCC
Pin
Z;2

Inst
VCC_367;gopVCC
Pin
Z;2

Inst
VCC_368;gopVCC
Pin
Z;2

Inst
VCC_369;gopVCC
Pin
Z;2

Inst
VCC_370;gopVCC
Pin
Z;2

Inst
VCC_371;gopVCC
Pin
Z;2

Inst
VCC_372;gopVCC
Pin
Z;2

Inst
VCC_373;gopVCC
Pin
Z;2

Inst
VCC_374;gopVCC
Pin
Z;2

Inst
VCC_375;gopVCC
Pin
Z;2

Inst
VCC_376;gopVCC
Pin
Z;2

Inst
VCC_377;gopVCC
Pin
Z;2

Inst
VCC_378;gopVCC
Pin
Z;2

Inst
VCC_379;gopVCC
Pin
Z;2

Inst
VCC_380;gopVCC
Pin
Z;2

Inst
VCC_381;gopVCC
Pin
Z;2

Inst
VCC_382;gopVCC
Pin
Z;2

Inst
VCC_383;gopVCC
Pin
Z;2

Inst
VCC_384;gopVCC
Pin
Z;2

Inst
VCC_385;gopVCC
Pin
Z;2

Inst
VCC_386;gopVCC
Pin
Z;2

Inst
VCC_387;gopVCC
Pin
Z;2

Inst
VCC_388;gopVCC
Pin
Z;2

Inst
VCC_389;gopVCC
Pin
Z;2

Inst
VCC_390;gopVCC
Pin
Z;2

Inst
VCC_391;gopVCC
Pin
Z;2

Inst
VCC_392;gopVCC
Pin
Z;2

Inst
VCC_393;gopVCC
Pin
Z;2

Inst
VCC_394;gopVCC
Pin
Z;2

Inst
VCC_395;gopVCC
Pin
Z;2

Inst
VCC_396;gopVCC
Pin
Z;2

Inst
VCC_397;gopVCC
Pin
Z;2

Inst
VCC_398;gopVCC
Pin
Z;2

Inst
VCC_399;gopVCC
Pin
Z;2

Inst
VCC_400;gopVCC
Pin
Z;2

Inst
VCC_401;gopVCC
Pin
Z;2

Inst
VCC_402;gopVCC
Pin
Z;2

Inst
VCC_403;gopVCC
Pin
Z;2

Inst
VCC_404;gopVCC
Pin
Z;2

Inst
VCC_405;gopVCC
Pin
Z;2

Inst
VCC_406;gopVCC
Pin
Z;2

Inst
VCC_407;gopVCC
Pin
Z;2

Inst
VCC_408;gopVCC
Pin
Z;2

Inst
VCC_409;gopVCC
Pin
Z;2

Inst
VCC_410;gopVCC
Pin
Z;2

Inst
VCC_411;gopVCC
Pin
Z;2

Inst
VCC_412;gopVCC
Pin
Z;2

Inst
VCC_413;gopVCC
Pin
Z;2

Inst
VCC_414;gopVCC
Pin
Z;2

Inst
VCC_415;gopVCC
Pin
Z;2

Inst
VCC_416;gopVCC
Pin
Z;2

Inst
VCC_417;gopVCC
Pin
Z;2

Inst
VCC_418;gopVCC
Pin
Z;2

Inst
VCC_419;gopVCC
Pin
Z;2

Inst
VCC_420;gopVCC
Pin
Z;2

Inst
VCC_421;gopVCC
Pin
Z;2

Inst
VCC_422;gopVCC
Pin
Z;2

Inst
VCC_423;gopVCC
Pin
Z;2

Inst
VCC_424;gopVCC
Pin
Z;2

Inst
VCC_425;gopVCC
Pin
Z;2

Inst
VCC_426;gopVCC
Pin
Z;2

Inst
VCC_427;gopVCC
Pin
Z;2

Inst
VCC_428;gopVCC
Pin
Z;2

Inst
VCC_429;gopVCC
Pin
Z;2

Inst
VCC_430;gopVCC
Pin
Z;2

Inst
VCC_431;gopVCC
Pin
Z;2

Inst
VCC_432;gopVCC
Pin
Z;2

Inst
VCC_433;gopVCC
Pin
Z;2

Inst
VCC_434;gopVCC
Pin
Z;2

Inst
VCC_435;gopVCC
Pin
Z;2

Inst
VCC_436;gopVCC
Pin
Z;2

Inst
VCC_437;gopVCC
Pin
Z;2

Inst
VCC_438;gopVCC
Pin
Z;2

Inst
VCC_439;gopVCC
Pin
Z;2

Inst
VCC_440;gopVCC
Pin
Z;2

Inst
VCC_441;gopVCC
Pin
Z;2

Inst
VCC_442;gopVCC
Pin
Z;2

Inst
VCC_443;gopVCC
Pin
Z;2

Inst
VCC_444;gopVCC
Pin
Z;2

Inst
VCC_445;gopVCC
Pin
Z;2

Inst
VCC_446;gopVCC
Pin
Z;2

Inst
VCC_447;gopVCC
Pin
Z;2

Inst
VCC_448;gopVCC
Pin
Z;2

Inst
VCC_449;gopVCC
Pin
Z;2

Inst
VCC_450;gopVCC
Pin
Z;2

Inst
VCC_451;gopVCC
Pin
Z;2

Inst
VCC_452;gopVCC
Pin
Z;2

Inst
VCC_453;gopVCC
Pin
Z;2

Inst
VCC_454;gopVCC
Pin
Z;2

Inst
VCC_455;gopVCC
Pin
Z;2

Inst
VCC_456;gopVCC
Pin
Z;2

Inst
VCC_457;gopVCC
Pin
Z;2

Inst
VCC_458;gopVCC
Pin
Z;2

Inst
VCC_459;gopVCC
Pin
Z;2

Inst
VCC_460;gopVCC
Pin
Z;2

Inst
VCC_461;gopVCC
Pin
Z;2

Inst
VCC_462;gopVCC
Pin
Z;2

Inst
VCC_463;gopVCC
Pin
Z;2

Inst
VCC_464;gopVCC
Pin
Z;2

Inst
VCC_465;gopVCC
Pin
Z;2

Inst
VCC_466;gopVCC
Pin
Z;2

Inst
VCC_467;gopVCC
Pin
Z;2

Inst
VCC_468;gopVCC
Pin
Z;2

Inst
VCC_469;gopVCC
Pin
Z;2

Inst
VCC_470;gopVCC
Pin
Z;2

Inst
VCC_471;gopVCC
Pin
Z;2

Inst
VCC_472;gopVCC
Pin
Z;2

Inst
VCC_473;gopVCC
Pin
Z;2

Inst
VCC_474;gopVCC
Pin
Z;2

Inst
VCC_475;gopVCC
Pin
Z;2

Inst
VCC_476;gopVCC
Pin
Z;2

Inst
VCC_477;gopVCC
Pin
Z;2

Inst
VCC_478;gopVCC
Pin
Z;2

Inst
VCC_479;gopVCC
Pin
Z;2

Inst
VCC_480;gopVCC
Pin
Z;2

Inst
VCC_481;gopVCC
Pin
Z;2

Inst
VCC_482;gopVCC
Pin
Z;2

Inst
VCC_483;gopVCC
Pin
Z;2

Inst
VCC_484;gopVCC
Pin
Z;2

Inst
VCC_485;gopVCC
Pin
Z;2

Inst
VCC_486;gopVCC
Pin
Z;2

Inst
VCC_487;gopVCC
Pin
Z;2

Inst
VCC_488;gopVCC
Pin
Z;2

Inst
VCC_489;gopVCC
Pin
Z;2

Inst
VCC_490;gopVCC
Pin
Z;2

Inst
VCC_491;gopVCC
Pin
Z;2

Inst
VCC_492;gopVCC
Pin
Z;2

Inst
VCC_493;gopVCC
Pin
Z;2

Inst
VCC_494;gopVCC
Pin
Z;2

Inst
VCC_495;gopVCC
Pin
Z;2

Inst
VCC_496;gopVCC
Pin
Z;2

Inst
VCC_497;gopVCC
Pin
Z;2

Inst
VCC_498;gopVCC
Pin
Z;2

Inst
VCC_499;gopVCC
Pin
Z;2

Inst
VCC_500;gopVCC
Pin
Z;2

Inst
VCC_501;gopVCC
Pin
Z;2

Inst
VCC_502;gopVCC
Pin
Z;2

Inst
VCC_503;gopVCC
Pin
Z;2

Inst
VCC_504;gopVCC
Pin
Z;2

Inst
VCC_505;gopVCC
Pin
Z;2

Inst
VCC_506;gopVCC
Pin
Z;2

Inst
VCC_507;gopVCC
Pin
Z;2

Inst
VCC_508;gopVCC
Pin
Z;2

Inst
VCC_509;gopVCC
Pin
Z;2

Inst
VCC_510;gopVCC
Pin
Z;2

Inst
VCC_511;gopVCC
Pin
Z;2

Inst
VCC_512;gopVCC
Pin
Z;2

Inst
VCC_513;gopVCC
Pin
Z;2

Inst
VCC_514;gopVCC
Pin
Z;2

Inst
VCC_515;gopVCC
Pin
Z;2

Inst
VCC_516;gopVCC
Pin
Z;2

Inst
VCC_517;gopVCC
Pin
Z;2

Inst
VCC_518;gopVCC
Pin
Z;2

Inst
VCC_519;gopVCC
Pin
Z;2

Inst
VCC_520;gopVCC
Pin
Z;2

Inst
VCC_521;gopVCC
Pin
Z;2

Inst
VCC_522;gopVCC
Pin
Z;2

Inst
VCC_523;gopVCC
Pin
Z;2

Inst
VCC_524;gopVCC
Pin
Z;2

Inst
VCC_525;gopVCC
Pin
Z;2

Inst
VCC_526;gopVCC
Pin
Z;2

Inst
VCC_527;gopVCC
Pin
Z;2

Inst
VCC_528;gopVCC
Pin
Z;2

Inst
VCC_529;gopVCC
Pin
Z;2

Inst
VCC_530;gopVCC
Pin
Z;2

Inst
VCC_531;gopVCC
Pin
Z;2

Inst
VCC_532;gopVCC
Pin
Z;2

Inst
VCC_533;gopVCC
Pin
Z;2

Inst
VCC_534;gopVCC
Pin
Z;2

Inst
VCC_535;gopVCC
Pin
Z;2

Inst
VCC_536;gopVCC
Pin
Z;2

Inst
VCC_537;gopVCC
Pin
Z;2

Inst
VCC_538;gopVCC
Pin
Z;2

Inst
VCC_539;gopVCC
Pin
Z;2

Inst
VCC_540;gopVCC
Pin
Z;2

Inst
VCC_541;gopVCC
Pin
Z;2

Inst
VCC_542;gopVCC
Pin
Z;2

Inst
VCC_543;gopVCC
Pin
Z;2

Inst
VCC_544;gopVCC
Pin
Z;2

Inst
VCC_545;gopVCC
Pin
Z;2

Inst
VCC_546;gopVCC
Pin
Z;2

Inst
VCC_547;gopVCC
Pin
Z;2

Inst
VCC_548;gopVCC
Pin
Z;2

Inst
VCC_549;gopVCC
Pin
Z;2

Inst
VCC_550;gopVCC
Pin
Z;2

Inst
VCC_551;gopVCC
Pin
Z;2

Inst
VCC_552;gopVCC
Pin
Z;2

Inst
VCC_553;gopVCC
Pin
Z;2

Inst
VCC_554;gopVCC
Pin
Z;2

Inst
VCC_555;gopVCC
Pin
Z;2

Inst
VCC_556;gopVCC
Pin
Z;2

Inst
VCC_557;gopVCC
Pin
Z;2

Inst
VCC_558;gopVCC
Pin
Z;2

Inst
VCC_559;gopVCC
Pin
Z;2

Inst
VCC_560;gopVCC
Pin
Z;2

Inst
VCC_561;gopVCC
Pin
Z;2

Inst
VCC_562;gopVCC
Pin
Z;2

Inst
VCC_563;gopVCC
Pin
Z;2

Inst
VCC_564;gopVCC
Pin
Z;2

Inst
VCC_565;gopVCC
Pin
Z;2

Inst
VCC_566;gopVCC
Pin
Z;2

Inst
VCC_567;gopVCC
Pin
Z;2

Inst
VCC_568;gopVCC
Pin
Z;2

Inst
VCC_569;gopVCC
Pin
Z;2

Inst
VCC_570;gopVCC
Pin
Z;2

Inst
VCC_571;gopVCC
Pin
Z;2

Inst
VCC_572;gopVCC
Pin
Z;2

Inst
VCC_573;gopVCC
Pin
Z;2

Inst
VCC_574;gopVCC
Pin
Z;2

Inst
VCC_575;gopVCC
Pin
Z;2

Inst
VCC_576;gopVCC
Pin
Z;2

Inst
VCC_577;gopVCC
Pin
Z;2

Inst
VCC_578;gopVCC
Pin
Z;2

Inst
VCC_579;gopVCC
Pin
Z;2

Inst
VCC_580;gopVCC
Pin
Z;2

Inst
VCC_581;gopVCC
Pin
Z;2

Inst
VCC_582;gopVCC
Pin
Z;2

Inst
VCC_583;gopVCC
Pin
Z;2

Inst
VCC_584;gopVCC
Pin
Z;2

Inst
VCC_585;gopVCC
Pin
Z;2

Inst
VCC_586;gopVCC
Pin
Z;2

Inst
VCC_587;gopVCC
Pin
Z;2

Inst
VCC_588;gopVCC
Pin
Z;2

Inst
VCC_589;gopVCC
Pin
Z;2

Inst
VCC_590;gopVCC
Pin
Z;2

Inst
VCC_591;gopVCC
Pin
Z;2

Inst
VCC_592;gopVCC
Pin
Z;2

Inst
VCC_593;gopVCC
Pin
Z;2

Inst
VCC_594;gopVCC
Pin
Z;2

Inst
VCC_595;gopVCC
Pin
Z;2

Inst
VCC_596;gopVCC
Pin
Z;2

Inst
VCC_597;gopVCC
Pin
Z;2

Inst
VCC_598;gopVCC
Pin
Z;2

Inst
VCC_599;gopVCC
Pin
Z;2

Inst
VCC_600;gopVCC
Pin
Z;2

Inst
VCC_601;gopVCC
Pin
Z;2

Inst
VCC_602;gopVCC
Pin
Z;2

Inst
VCC_603;gopVCC
Pin
Z;2

Inst
VCC_604;gopVCC
Pin
Z;2

Inst
VCC_605;gopVCC
Pin
Z;2

Inst
VCC_606;gopVCC
Pin
Z;2

Inst
VCC_607;gopVCC
Pin
Z;2

Inst
VCC_608;gopVCC
Pin
Z;2

Inst
VCC_609;gopVCC
Pin
Z;2

Inst
VCC_610;gopVCC
Pin
Z;2

Inst
VCC_611;gopVCC
Pin
Z;2

Inst
VCC_612;gopVCC
Pin
Z;2

Inst
VCC_613;gopVCC
Pin
Z;2

Inst
VCC_614;gopVCC
Pin
Z;2

Inst
VCC_615;gopVCC
Pin
Z;2

Inst
VCC_616;gopVCC
Pin
Z;2

Inst
VCC_617;gopVCC
Pin
Z;2

Inst
VCC_618;gopVCC
Pin
Z;2

Inst
VCC_619;gopVCC
Pin
Z;2

Inst
VCC_620;gopVCC
Pin
Z;2

Inst
VCC_621;gopVCC
Pin
Z;2

Inst
VCC_622;gopVCC
Pin
Z;2

Inst
VCC_623;gopVCC
Pin
Z;2

Inst
VCC_624;gopVCC
Pin
Z;2

Inst
VCC_625;gopVCC
Pin
Z;2

Inst
VCC_626;gopVCC
Pin
Z;2

Inst
VCC_627;gopVCC
Pin
Z;2

Inst
VCC_628;gopVCC
Pin
Z;2

Inst
VCC_629;gopVCC
Pin
Z;2

Inst
VCC_630;gopVCC
Pin
Z;2

Inst
VCC_631;gopVCC
Pin
Z;2

Inst
VCC_632;gopVCC
Pin
Z;2

Inst
VCC_633;gopVCC
Pin
Z;2

Inst
VCC_634;gopVCC
Pin
Z;2

Inst
VCC_635;gopVCC
Pin
Z;2

Inst
VCC_636;gopVCC
Pin
Z;2

Inst
VCC_637;gopVCC
Pin
Z;2

Inst
VCC_638;gopVCC
Pin
Z;2

Inst
VCC_639;gopVCC
Pin
Z;2

Inst
VCC_640;gopVCC
Pin
Z;2

Inst
VCC_641;gopVCC
Pin
Z;2

Inst
VCC_642;gopVCC
Pin
Z;2

Inst
VCC_643;gopVCC
Pin
Z;2

Inst
VCC_644;gopVCC
Pin
Z;2

Inst
VCC_645;gopVCC
Pin
Z;2

Inst
VCC_646;gopVCC
Pin
Z;2

Inst
VCC_647;gopVCC
Pin
Z;2

Inst
VCC_648;gopVCC
Pin
Z;2

Inst
VCC_649;gopVCC
Pin
Z;2

Inst
VCC_650;gopVCC
Pin
Z;2

Inst
VCC_651;gopVCC
Pin
Z;2

Inst
VCC_652;gopVCC
Pin
Z;2

Inst
VCC_653;gopVCC
Pin
Z;2

Inst
VCC_654;gopVCC
Pin
Z;2

Inst
VCC_655;gopVCC
Pin
Z;2

Inst
VCC_656;gopVCC
Pin
Z;2

Inst
VCC_657;gopVCC
Pin
Z;2

Inst
VCC_658;gopVCC
Pin
Z;2

Inst
VCC_659;gopVCC
Pin
Z;2

Inst
VCC_660;gopVCC
Pin
Z;2

Inst
VCC_661;gopVCC
Pin
Z;2

Inst
VCC_662;gopVCC
Pin
Z;2

Inst
VCC_663;gopVCC
Pin
Z;2

Inst
VCC_664;gopVCC
Pin
Z;2

Inst
VCC_665;gopVCC
Pin
Z;2

Inst
VCC_666;gopVCC
Pin
Z;2

Inst
VCC_667;gopVCC
Pin
Z;2

Inst
VCC_668;gopVCC
Pin
Z;2

Inst
VCC_669;gopVCC
Pin
Z;2

Inst
VCC_670;gopVCC
Pin
Z;2

Inst
VCC_671;gopVCC
Pin
Z;2

Inst
VCC_672;gopVCC
Pin
Z;2

Inst
VCC_673;gopVCC
Pin
Z;2

Inst
VCC_674;gopVCC
Pin
Z;2

Inst
VCC_675;gopVCC
Pin
Z;2

Inst
VCC_676;gopVCC
Pin
Z;2

Inst
VCC_677;gopVCC
Pin
Z;2

Inst
VCC_678;gopVCC
Pin
Z;2

Inst
VCC_679;gopVCC
Pin
Z;2

Inst
VCC_680;gopVCC
Pin
Z;2

Inst
VCC_681;gopVCC
Pin
Z;2

Inst
VCC_682;gopVCC
Pin
Z;2

Inst
VCC_683;gopVCC
Pin
Z;2

Inst
VCC_684;gopVCC
Pin
Z;2

Inst
VCC_685;gopVCC
Pin
Z;2

Inst
VCC_686;gopVCC
Pin
Z;2

Inst
VCC_687;gopVCC
Pin
Z;2

Inst
VCC_688;gopVCC
Pin
Z;2

Inst
VCC_689;gopVCC
Pin
Z;2

Inst
VCC_690;gopVCC
Pin
Z;2

Inst
VCC_691;gopVCC
Pin
Z;2

Inst
VCC_692;gopVCC
Pin
Z;2

Inst
VCC_693;gopVCC
Pin
Z;2

Inst
VCC_694;gopVCC
Pin
Z;2

Inst
VCC_695;gopVCC
Pin
Z;2

Inst
VCC_696;gopVCC
Pin
Z;2

Inst
VCC_697;gopVCC
Pin
Z;2

Inst
VCC_698;gopVCC
Pin
Z;2

Inst
VCC_699;gopVCC
Pin
Z;2

Inst
VCC_700;gopVCC
Pin
Z;2

Inst
VCC_701;gopVCC
Pin
Z;2

Inst
VCC_702;gopVCC
Pin
Z;2

Inst
VCC_703;gopVCC
Pin
Z;2

Inst
VCC_704;gopVCC
Pin
Z;2

Inst
VCC_705;gopVCC
Pin
Z;2

Inst
VCC_706;gopVCC
Pin
Z;2

Inst
VCC_707;gopVCC
Pin
Z;2

Inst
VCC_708;gopVCC
Pin
Z;2

Inst
VCC_709;gopVCC
Pin
Z;2

Inst
VCC_710;gopVCC
Pin
Z;2

Inst
VCC_711;gopVCC
Pin
Z;2

Inst
VCC_712;gopVCC
Pin
Z;2

Inst
VCC_713;gopVCC
Pin
Z;2

Inst
VCC_714;gopVCC
Pin
Z;2

Inst
VCC_715;gopVCC
Pin
Z;2

Inst
VCC_716;gopVCC
Pin
Z;2

Inst
VCC_717;gopVCC
Pin
Z;2

Inst
VCC_718;gopVCC
Pin
Z;2

Inst
VCC_719;gopVCC
Pin
Z;2

Inst
VCC_720;gopVCC
Pin
Z;2

Inst
VCC_721;gopVCC
Pin
Z;2

Inst
VCC_722;gopVCC
Pin
Z;2

Inst
VCC_723;gopVCC
Pin
Z;2

Inst
VCC_724;gopVCC
Pin
Z;2

Inst
VCC_725;gopVCC
Pin
Z;2

Inst
VCC_726;gopVCC
Pin
Z;2

Inst
VCC_727;gopVCC
Pin
Z;2

Inst
VCC_728;gopVCC
Pin
Z;2

Inst
VCC_729;gopVCC
Pin
Z;2

Inst
VCC_730;gopVCC
Pin
Z;2

Inst
VCC_731;gopVCC
Pin
Z;2

Inst
VCC_732;gopVCC
Pin
Z;2

Inst
VCC_733;gopVCC
Pin
Z;2

Inst
VCC_734;gopVCC
Pin
Z;2

Inst
VCC_735;gopVCC
Pin
Z;2

Inst
VCC_736;gopVCC
Pin
Z;2

Inst
VCC_737;gopVCC
Pin
Z;2

Inst
VCC_738;gopVCC
Pin
Z;2

Inst
VCC_739;gopVCC
Pin
Z;2

Inst
VCC_740;gopVCC
Pin
Z;2

Inst
VCC_741;gopVCC
Pin
Z;2

Inst
VCC_742;gopVCC
Pin
Z;2

Inst
VCC_743;gopVCC
Pin
Z;2

Inst
VCC_744;gopVCC
Pin
Z;2

Inst
VCC_745;gopVCC
Pin
Z;2

Inst
VCC_746;gopVCC
Pin
Z;2

Inst
VCC_747;gopVCC
Pin
Z;2

Inst
VCC_748;gopVCC
Pin
Z;2

Inst
VCC_749;gopVCC
Pin
Z;2

Inst
VCC_750;gopVCC
Pin
Z;2

Inst
VCC_751;gopVCC
Pin
Z;2

Inst
VCC_752;gopVCC
Pin
Z;2

Inst
VCC_753;gopVCC
Pin
Z;2

Inst
VCC_754;gopVCC
Pin
Z;2

Inst
VCC_755;gopVCC
Pin
Z;2

Inst
VCC_756;gopVCC
Pin
Z;2

Inst
VCC_757;gopVCC
Pin
Z;2

Inst
VCC_758;gopVCC
Pin
Z;2

Inst
VCC_759;gopVCC
Pin
Z;2

Inst
VCC_760;gopVCC
Pin
Z;2

Inst
VCC_761;gopVCC
Pin
Z;2

Inst
VCC_762;gopVCC
Pin
Z;2

Inst
VCC_763;gopVCC
Pin
Z;2

Inst
VCC_764;gopVCC
Pin
Z;2

Inst
VCC_765;gopVCC
Pin
Z;2

Inst
VCC_766;gopVCC
Pin
Z;2

Inst
VCC_767;gopVCC
Pin
Z;2

Inst
VCC_768;gopVCC
Pin
Z;2

Inst
VCC_769;gopVCC
Pin
Z;2

Inst
VCC_770;gopVCC
Pin
Z;2

Inst
VCC_771;gopVCC
Pin
Z;2

Inst
VCC_772;gopVCC
Pin
Z;2

Inst
VCC_773;gopVCC
Pin
Z;2

Inst
VCC_774;gopVCC
Pin
Z;2

Inst
VCC_775;gopVCC
Pin
Z;2

Inst
VCC_776;gopVCC
Pin
Z;2

Inst
VCC_777;gopVCC
Pin
Z;2

Inst
VCC_778;gopVCC
Pin
Z;2

Inst
VCC_779;gopVCC
Pin
Z;2

Inst
VCC_780;gopVCC
Pin
Z;2

Inst
VCC_781;gopVCC
Pin
Z;2

Inst
VCC_782;gopVCC
Pin
Z;2

Inst
VCC_783;gopVCC
Pin
Z;2

Inst
VCC_784;gopVCC
Pin
Z;2

Inst
VCC_785;gopVCC
Pin
Z;2

Inst
VCC_786;gopVCC
Pin
Z;2

Inst
VCC_787;gopVCC
Pin
Z;2

Inst
VCC_788;gopVCC
Pin
Z;2

Inst
VCC_789;gopVCC
Pin
Z;2

Inst
VCC_790;gopVCC
Pin
Z;2

Inst
VCC_791;gopVCC
Pin
Z;2

Inst
VCC_792;gopVCC
Pin
Z;2

Inst
VCC_793;gopVCC
Pin
Z;2

Inst
VCC_794;gopVCC
Pin
Z;2

Inst
VCC_795;gopVCC
Pin
Z;2

Inst
VCC_796;gopVCC
Pin
Z;2

Inst
VCC_797;gopVCC
Pin
Z;2

Inst
VCC_798;gopVCC
Pin
Z;2

Inst
VCC_799;gopVCC
Pin
Z;2

Inst
VCC_800;gopVCC
Pin
Z;2

Inst
VCC_801;gopVCC
Pin
Z;2

Inst
VCC_802;gopVCC
Pin
Z;2

Inst
VCC_803;gopVCC
Pin
Z;2

Inst
VCC_804;gopVCC
Pin
Z;2

Inst
VCC_805;gopVCC
Pin
Z;2

Inst
VCC_806;gopVCC
Pin
Z;2

Inst
VCC_807;gopVCC
Pin
Z;2

Inst
VCC_808;gopVCC
Pin
Z;2

Inst
VCC_809;gopVCC
Pin
Z;2

Inst
VCC_810;gopVCC
Pin
Z;2

Inst
VCC_811;gopVCC
Pin
Z;2

Inst
VCC_812;gopVCC
Pin
Z;2

Inst
VCC_813;gopVCC
Pin
Z;2

Inst
VCC_814;gopVCC
Pin
Z;2

Inst
VCC_815;gopVCC
Pin
Z;2

Inst
VCC_816;gopVCC
Pin
Z;2

Inst
VCC_817;gopVCC
Pin
Z;2

Inst
VCC_818;gopVCC
Pin
Z;2

Inst
VCC_819;gopVCC
Pin
Z;2

Inst
VCC_820;gopVCC
Pin
Z;2

Inst
VCC_821;gopVCC
Pin
Z;2

Inst
_N18979_inv_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
clkbufg_3/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_4/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_5/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
fan_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
fan_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
fpga_rst_n_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
fpga_rst_n_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
i_clk_50_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
i_clk_50_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
it_9_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_9_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_9_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_11/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rxd_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
rxd_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sfp_1_tx_dis_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
sfp_1_tx_dis_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
txd_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
txd_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
u_CORES/u_GTP_SCANCHAIN_PG/scanchain;gopSCANCHAIN
Pin
CAPTUREDR;2
CLOCKDR;2
FLG_USER;2
JRST;2
JRTI;2
SHIFTDR;2
TCK1;2
TDI1;2
TMS1;2
UPDATEDR;2
TDO_USER;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][50]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][51]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][52]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][53]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][54]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][55]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][58]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][59]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][60]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][61]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][62]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][63]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][64]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][65]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][66]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][67]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][68]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][69]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][70]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][71]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][72]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][73]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][74]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][75]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][76]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][77]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][78]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][79]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][80]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][81]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][82]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][83]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][84]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][85]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][86]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][87]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][88]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][89]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][90]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][91]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][92]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][93]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][94]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][95]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][96]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][97]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][98]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][99]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][100]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][101]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][102]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][103]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][104]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][105]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][106]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][107]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][108]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][109]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][110]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][111]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][112]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][113]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][114]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][115]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][116]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][117]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][118]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][119]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][120]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][121]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][122]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][123]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][124]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][125]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][126]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][127]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][128]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][129]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][130]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][131]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][132]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][133]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][134]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][135]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][136]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][137]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][138]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][139]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][140]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][141]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][142]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][143]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][144]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][145]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][146]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][147]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][148]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][149]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][150]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][151]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][152]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][153]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][154]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][155]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][156]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][157]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][158]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][159]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][160]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][161]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][162]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][163]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][164]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][165]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][166]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][167]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][168]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][169]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][170]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][171]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][172]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][173]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][174]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][175]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][176]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][177]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][178]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][179]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][180]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][181]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][182]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][183]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][184]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][185]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][186]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][187]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][188]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][189]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][190]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][191]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][192]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][193]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][194]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][195]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][196]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][197]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][198]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][199]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][200]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][201]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][202]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][203]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][204]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][205]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][206]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][207]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][208]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][209]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][210]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][211]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][212]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][213]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][214]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][215]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][216]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][217]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][218]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][219]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][220]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][221]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][222]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][223]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][224]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][225]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][226]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][227]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][228]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][229]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][230]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][231]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][232]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][233]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][234]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][235]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][236]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][237]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][238]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][239]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][240]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][241]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][242]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][243]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][244]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][245]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][246]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][247]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][248]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][249]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][250]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][251]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][252]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][253]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][254]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][255]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][256]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][257]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][258]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][259]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][260]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][261]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][262]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][263]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][264]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][265]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][266]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][267]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][268]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][269]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][270]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][271]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][272]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][273]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][274]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][275]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][276]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][277]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][278]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][279]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][280]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][281]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][282]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][283]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][284]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][285]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][286]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][287]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][288]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][289]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][290]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][291]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][292]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][293]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][294]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][295]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][296]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][297]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][298]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][299]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][300]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_SYNC.DATA_ff[0][301]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6365_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6365_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6367_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6367_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6369_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6369_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6371_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6371_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6373_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6373_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6375_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6375_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6377_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6377_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6379_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6379_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6381_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6381_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6394_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N6394_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N8446/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[12]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[14]/opit_0_inv_L6Q_LUT6DQL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[16]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[18]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[20]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[22]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[30]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[32]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[34]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[40]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[44]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[46]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[48]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[50]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[60]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[62]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[64]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[66]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[68]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[70]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[72]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[74]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[76]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[78]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[80]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[82]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[84]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[86]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[88]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[90]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[92]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[94]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[96]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[98]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[100]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[102]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[104]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[106]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[108]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[110]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[112]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[114]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[116]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[118]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[120]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[122]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[124]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[126]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[128]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[130]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[132]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[134]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[136]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[138]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[140]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[142]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[144]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[146]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[148]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[150]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[152]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[154]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[156]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[158]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[160]/opit_0_inv_L6Q_LUT6DQL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[162]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[164]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[166]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[168]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[170]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[172]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[174]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[176]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[178]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[180]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[182]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[184]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[186]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[188]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[190]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[192]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[194]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[196]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[198]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[200]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[202]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[204]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[206]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[208]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[210]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[212]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[214]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[216]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[218]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[220]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[222]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[224]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[226]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[228]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[230]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[232]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[234]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[236]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[238]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[240]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[242]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[244]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[248]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[250]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[252]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[254]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[256]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[258]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[260]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[262]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[264]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[266]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[268]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[270]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[272]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[274]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[276]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[278]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[280]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[282]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[284]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[286]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[288]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[290]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[292]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[294]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[296]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[298]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[300]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[302]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[304]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[306]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[308]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[310]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[312]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[316]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[318]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[320]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[322]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[324]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[326]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[330]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[332]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[334]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[336]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[338]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[340]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[342]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[344]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[346]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[348]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[350]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[352]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[354]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[356]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[358]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[360]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[364]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[366]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[368]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[370]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[372]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[374]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[376]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[378]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[380]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[382]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[384]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[386]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[388]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[390]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[392]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[394]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[396]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[398]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[400]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[402]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[404]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[406]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[408]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[410]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[412]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[414]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[416]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[418]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[420]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[422]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[424]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[426]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[428]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[430]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[432]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[434]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[435]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[0].match_single[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[1].match_single[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[2].match_single[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[3].match_single[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[4].match_single[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[5].match_single[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[6].match_single[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[7].match_single[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[8].match_single[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[9].match_single[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[10].match_single[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[11].match_single[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[13].match_single[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[14].match_single[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[15].match_single[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[16].match_single[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[17].match_single[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[18].match_single[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[19].match_single[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[20].match_single[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[21].match_single[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[22].match_single[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[23].match_single[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[24].match_single[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[25].match_single[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[26].match_single[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[27].match_single[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[28].match_single[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[29].match_single[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[30].match_single[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[31].match_single[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[32].match_single[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[33].match_single[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[34].match_single[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[35].match_single[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[36].match_single[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[37].match_single[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[38].match_single[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[39].match_single[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[40].match_single[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[41].match_single[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[42].match_single[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[43].match_single[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[44].match_single[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[45].match_single[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[46].match_single[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[47].match_single[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[48].match_single[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[49].match_single[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[50].match_single[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[51].match_single[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[52].match_single[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[53].match_single[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[54].match_single[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[55].match_single[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[56].match_single[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[57].match_single[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[58].match_single[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[59].match_single[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[60].match_single[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[61].match_single[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[62].match_single[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[63].match_single[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[64].match_single[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[65].match_single[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[66].match_single[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[67].match_single[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[68].match_single[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[69].match_single[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[70].match_single[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[71].match_single[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[72].match_single[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[73].match_single[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[74].match_single[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[75].match_single[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[76].match_single[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[77].match_single[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[78].match_single[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[79].match_single[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[80].match_single[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[81].match_single[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[82].match_single[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[83].match_single[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[84].match_single[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[85].match_single[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[86].match_single[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[87].match_single[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[88].match_single[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[89].match_single[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[90].match_single[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[91].match_single[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[92].match_single[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[93].match_single[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[94].match_single[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[96].match_single[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[97].match_single[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[98].match_single[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[99].match_single[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[100].match_single[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[101].match_single[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[102].match_single[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[103].match_single[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[104].match_single[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[105].match_single[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[106].match_single[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[107].match_single[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[108].match_single[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[109].match_single[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[110].match_single[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[111].match_single[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[112].match_single[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[113].match_single[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[114].match_single[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[115].match_single[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[116].match_single[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[117].match_single[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[118].match_single[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[119].match_single[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[120].match_single[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[121].match_single[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[122].match_single[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[123].match_single[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[124].match_single[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[125].match_single[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[126].match_single[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[127].match_single[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[128].match_single[128]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[129].match_single[129]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[130].match_single[130]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[131].match_single[131]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[132].match_single[132]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[133].match_single[133]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[134].match_single[134]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[135].match_single[135]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[136].match_single[136]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[137].match_single[137]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[138].match_single[138]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[139].match_single[139]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[140].match_single[140]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[141].match_single[141]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[142].match_single[142]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/genblk4.G_MATCH_EDGE[143].match_single[143]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[9]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_all/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[66]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[67]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[68]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[69]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[70]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[71]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[72]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[73]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[74]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[75]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[76]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[77]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[78]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[79]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[80]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[81]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[82]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[83]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[84]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[85]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[86]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[87]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[88]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[89]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[90]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[91]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[92]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[93]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[94]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[95]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[96]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[97]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[98]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[99]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[100]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[101]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[102]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[103]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[104]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[105]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[106]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[107]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[108]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[109]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[110]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[111]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[113]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[114]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[115]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[116]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[117]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[118]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[119]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[120]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[121]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[122]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[123]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[124]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[125]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[126]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[127]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[128]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[129]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[130]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[131]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[132]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[133]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[134]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[135]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[136]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[137]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[138]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[139]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[140]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[141]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[142]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[143]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[144]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N265_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N265_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_8_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_15_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_22_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_34_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_42_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_49_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_67_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_82_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_98_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_113_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_130_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_145_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_161_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_176_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_180_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_195_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_210_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_226_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_241_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_258_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_273_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_289_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_304_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_322_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_337_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_353_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_368_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_385_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_400_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_416_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_431_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N442_435_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_6_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N993_inv_7_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N994_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N994_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N994_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][66]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][67]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][68]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][69]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][70]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][71]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][72]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][73]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][74]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][75]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][76]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][77]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][78]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][79]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][80]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][81]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][82]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][83]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][84]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][85]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][86]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][87]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][88]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][89]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][90]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][91]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][92]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][93]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][94]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][95]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][96]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][97]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][98]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][99]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][100]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][101]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][102]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][103]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][104]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][105]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][106]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][107]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][108]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][109]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][110]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][111]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][112]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][113]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][114]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][115]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][116]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][117]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][118]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][119]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][120]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][121]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][122]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][123]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][124]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][125]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][126]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][127]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][128]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][129]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][130]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][131]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][132]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][133]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][134]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][135]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][136]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][137]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][138]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][139]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][140]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][141]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][142]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][143]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][144]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][145]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][146]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][147]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][148]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][149]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][150]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][151]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][152]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][153]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][154]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][155]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[0][156]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][5]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_SYNC_EDGE.TRIG0_ff[1][11]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][66]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][67]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][68]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][69]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][70]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][71]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][72]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][73]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][74]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][75]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][76]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][77]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][78]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][79]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][80]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][81]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][82]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][83]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][84]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][85]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][86]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][87]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][88]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][89]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][90]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][91]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][92]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][93]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][94]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][95]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][96]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][97]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][98]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][99]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][100]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][101]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][102]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][103]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][104]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][105]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][106]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][107]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][108]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][109]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][110]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][111]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][112]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][113]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][114]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][115]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][116]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][117]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][118]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][119]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][120]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][121]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][122]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][123]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][124]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][125]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][126]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][127]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][128]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][129]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][130]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][131]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][132]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][133]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][134]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][135]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][136]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][137]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][138]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][139]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][140]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][141]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][142]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][143]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG1_SYNC_EDGE.TRIG1_ff[0][144]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][71]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][73]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][77]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][79]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][83]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][85]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][87]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][91]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][93]/opit_0_inv_L6Q_LUT6DQL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][95]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][99]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][111]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][113]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][115]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][119]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][121]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][123]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][125]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][129]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][131]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][133]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][135]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][137]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][139]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][141]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][143]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][145]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][147]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][149]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][151]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][153]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][155]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][157]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][159]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][161]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][163]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][165]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][167]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][169]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][171]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][173]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][175]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][177]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][179]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][181]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][183]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][185]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][187]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][189]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][191]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][193]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][195]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][197]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][199]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][201]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][203]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][205]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][207]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][209]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][211]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][213]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][215]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][217]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][219]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][221]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][223]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][225]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][227]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][229]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][231]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][233]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][235]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][237]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][239]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][243]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][245]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][247]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][249]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][251]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][253]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][255]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][257]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][259]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][261]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][267]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][269]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][271]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][275]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][277]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][279]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][281]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][283]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][285]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][287]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][289]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][291]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][293]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][295]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][297]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][299]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][301]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][69]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][71]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][73]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][75]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][77]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][79]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][83]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][85]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][87]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][91]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][93]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][95]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][99]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][111]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][113]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][115]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][121]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][123]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][125]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][129]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][131]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][133]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][135]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][137]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][139]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][141]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][143]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][145]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][147]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][149]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][151]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][153]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][155]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][157]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][159]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][161]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][163]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][165]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][167]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][169]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][171]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][173]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][175]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][177]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][179]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][181]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][183]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][185]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][187]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][189]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][191]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][193]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][195]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][197]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][199]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][201]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][203]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][205]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][207]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][209]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][211]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][213]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][215]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][217]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][219]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][221]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][223]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][225]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][227]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][229]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][231]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][233]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][235]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][237]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][239]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][241]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][243]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][245]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][247]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][249]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][251]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][253]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][255]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][257]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][259]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][261]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][267]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][269]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][271]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][275]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][277]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][279]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][281]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][283]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][285]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][287]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][289]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][291]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][293]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][295]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][297]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][299]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][301]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][67]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][71]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][73]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][75]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][77]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][83]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][85]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][87]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][91]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][93]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][95]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][99]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][111]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][113]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][115]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][119]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][121]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][123]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][125]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][129]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][131]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][133]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][135]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][137]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][139]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][141]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][143]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][145]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][147]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][149]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][151]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][153]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][155]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][157]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][159]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][161]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][163]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][165]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][167]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][169]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][171]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][173]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][175]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][177]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][179]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][181]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][183]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][185]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][187]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][189]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][191]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][193]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][195]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][197]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][199]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][201]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][203]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][205]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][207]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][209]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][211]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][213]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][215]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][217]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][219]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][221]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][223]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][225]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][227]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][229]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][231]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][233]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][235]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][237]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][239]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][241]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][245]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][247]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][249]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][251]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][253]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][255]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][257]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][259]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][261]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][267]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][269]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][271]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][275]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][277]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][279]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][281]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][283]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][285]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][287]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][289]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][291]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][293]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][295]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][297]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][299]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][301]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][67]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][69]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][71]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][73]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][75]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][77]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][79]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][83]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][85]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][87]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][91]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][93]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][95]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][99]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][111]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][113]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][115]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][119]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][121]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][123]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][125]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][129]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][131]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][133]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][135]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][137]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][139]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][141]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][143]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][145]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][147]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][149]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][151]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][153]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][155]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][157]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][159]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][161]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][163]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][165]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][167]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][169]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][171]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][173]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][175]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][177]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][179]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][181]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][183]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][185]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][187]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][189]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][191]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][193]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][195]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][197]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][199]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][201]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][203]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][205]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][207]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][209]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][211]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][213]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][215]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][217]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][219]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][221]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][223]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][225]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][227]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][229]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][231]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][233]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][235]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][237]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][239]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][241]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][245]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][247]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][249]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][251]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][253]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][255]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][257]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][259]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][261]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][267]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][269]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][271]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][275]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][277]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][279]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][281]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][283]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][285]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][287]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][289]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][291]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][293]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][295]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][297]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][299]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][301]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][67]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][69]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][71]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][73]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][75]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][77]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][79]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][83]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][87]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][91]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][95]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][99]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][111]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][113]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][115]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][119]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][121]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][123]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][125]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][129]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][131]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][133]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][137]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][139]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][141]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][143]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][145]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][147]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][149]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][151]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][153]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][155]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][157]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][159]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][161]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][163]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][165]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][167]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][169]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][171]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][173]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][175]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][177]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][179]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][181]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][183]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][185]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][187]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][189]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][191]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][193]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][195]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][197]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][199]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][201]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][203]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][205]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][207]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][209]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][211]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][213]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][215]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][217]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][219]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][221]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][223]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][225]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][227]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][229]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][231]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][233]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][235]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][237]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][239]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][241]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][243]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][245]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][247]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][249]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][251]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][253]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][255]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][257]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][259]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][261]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][263]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][265]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][267]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][269]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][271]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][273]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][275]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][277]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][279]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][281]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][283]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][285]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][287]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][289]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][291]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][293]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][295]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][297]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][299]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][301]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[0]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[4]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[6]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[11]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[12]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[15]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[16]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[17]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[18]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[19]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[20]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[21]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[22]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[23]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[24]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[25]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[26]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[27]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[28]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[29]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[30]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[31]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[33]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[34]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[35]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[36]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[37]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[38]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[39]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[40]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[41]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[42]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[43]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[44]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[45]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[46]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[47]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[48]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[49]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[50]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[51]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[52]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[53]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[54]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[55]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[58]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[59]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[60]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[61]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[62]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[63]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[64]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[65]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[66]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[67]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[68]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[69]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[70]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[71]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[72]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[73]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[74]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[75]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[76]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[77]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[78]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[79]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[80]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[81]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[82]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[83]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[84]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[85]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[86]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[87]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[88]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[89]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[90]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[91]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[92]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[93]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[94]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[95]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[96]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[97]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[98]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[99]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[100]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[101]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[102]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[103]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[104]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[105]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[106]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[107]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[108]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[109]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[110]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[111]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[112]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[113]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[114]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[115]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[116]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[117]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[118]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[119]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[120]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[121]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[122]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[123]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[124]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[125]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[126]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[127]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[128]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[129]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[130]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[131]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[132]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[133]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[134]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[135]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[136]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[137]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[138]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[139]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[140]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[141]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[142]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[143]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[144]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[145]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[146]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[147]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[148]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[149]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[150]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[151]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[152]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[153]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[154]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[155]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[156]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[1]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[2]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[3]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[4]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[5]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[6]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[7]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[8]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[9]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[10]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[11]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[12]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[13]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[14]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[15]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[16]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[17]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[18]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[19]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[20]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[21]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[22]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[23]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[24]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[25]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[26]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[27]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[28]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[29]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[30]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[31]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[32]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[33]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[34]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[35]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[36]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[37]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[38]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[39]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[40]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[41]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[42]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[43]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[44]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[45]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[46]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[47]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[48]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[49]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[50]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[51]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[52]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[53]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[54]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[55]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[56]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[57]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[58]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[59]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[60]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[61]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[62]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[63]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[64]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[65]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[66]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[67]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[68]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[69]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[70]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[71]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[72]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[73]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[74]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[75]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[76]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[77]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[78]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[79]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[80]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[81]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[82]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[83]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[84]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[85]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[86]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[87]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[88]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[89]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[90]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[91]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[92]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[93]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[94]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[95]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[96]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[97]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[98]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[99]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[100]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[101]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[102]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[103]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[104]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[105]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[106]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[107]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[108]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[109]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[110]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[111]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[112]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[113]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[114]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[115]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[116]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[117]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[118]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[119]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[120]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[121]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[122]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[123]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[124]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[125]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[126]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[127]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[128]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[129]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[130]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[131]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[132]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[133]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[134]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[135]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[136]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[137]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[138]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[139]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[140]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[141]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[142]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[143]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig1_d1[144]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6857_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6857_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6859_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6859_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6861_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6861_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6863_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6863_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6865_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6865_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6867_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6867_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6869_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6869_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6871_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6871_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6873_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6873_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6875_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6875_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6886_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N6886_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N9106/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[115]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[127]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[129]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[131]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[133]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[149]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[151]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[153]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[161]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[165]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[173]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[175]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[177]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[179]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[181]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[183]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[185]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[187]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[189]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[191]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[193]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[195]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[197]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[199]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[201]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[203]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[205]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[207]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[211]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[215]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[219]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[221]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[223]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[225]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[227]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[229]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[233]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[235]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[237]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[239]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[241]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[243]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[245]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[249]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[251]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[253]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[255]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[257]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[259]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[261]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[263]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[265]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[267]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[269]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[271]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[273]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[275]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[277]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[279]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[281]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[283]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[285]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[287]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[289]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[291]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[293]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[295]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[297]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[299]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[301]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[303]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[305]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[307]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[309]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[311]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[313]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[315]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[317]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[319]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[321]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[323]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[325]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[327]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[329]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[331]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[333]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[335]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[337]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[339]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[341]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[343]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[345]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[347]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[351]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[353]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[355]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[357]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[359]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[361]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[363]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[365]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[367]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[369]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[371]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[373]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[375]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[377]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[379]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[381]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[383]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[385]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[387]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[389]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[391]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[393]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[395]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[397]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[399]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[403]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[405]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[407]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[409]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[411]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[413]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[415]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[417]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[419]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[421]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[423]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[425]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[427]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[429]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[431]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[433]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[435]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[441]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[443]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[445]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[447]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[449]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[451]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[453]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[455]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[457]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[459]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[461]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[463]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[465]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[467]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[469]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[470]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[471]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[0].match_single[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[1].match_single[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[2].match_single[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[3].match_single[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[4].match_single[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[5].match_single[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[6].match_single[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[7].match_single[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[8].match_single[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[9].match_single[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[10].match_single[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[11].match_single[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[12].match_single[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[13].match_single[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[14].match_single[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[15].match_single[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[16].match_single[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[17].match_single[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[18].match_single[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[19].match_single[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[20].match_single[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[21].match_single[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[22].match_single[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[23].match_single[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[24].match_single[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[25].match_single[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[26].match_single[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[27].match_single[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[28].match_single[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[29].match_single[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[30].match_single[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[31].match_single[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[32].match_single[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[33].match_single[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[34].match_single[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[35].match_single[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[36].match_single[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[37].match_single[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[38].match_single[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[39].match_single[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[40].match_single[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[41].match_single[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[42].match_single[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[43].match_single[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[44].match_single[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[45].match_single[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[46].match_single[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[47].match_single[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[48].match_single[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[49].match_single[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[50].match_single[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[51].match_single[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[52].match_single[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[53].match_single[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[54].match_single[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[55].match_single[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[56].match_single[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[57].match_single[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[58].match_single[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[59].match_single[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[60].match_single[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[61].match_single[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[62].match_single[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[63].match_single[63]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[64].match_single[64]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[65].match_single[65]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[66].match_single[66]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[67].match_single[67]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[68].match_single[68]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[69].match_single[69]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[70].match_single[70]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[71].match_single[71]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[72].match_single[72]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[73].match_single[73]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[74].match_single[74]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[75].match_single[75]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[76].match_single[76]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[77].match_single[77]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[78].match_single[78]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[79].match_single[79]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[80].match_single[80]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[81].match_single[81]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[82].match_single[82]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[83].match_single[83]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[84].match_single[84]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[85].match_single[85]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[86].match_single[86]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[87].match_single[87]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[88].match_single[88]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[89].match_single[89]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[90].match_single[90]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[91].match_single[91]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[92].match_single[92]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[93].match_single[93]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[94].match_single[94]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[95].match_single[95]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[96].match_single[96]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[97].match_single[97]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[98].match_single[98]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[99].match_single[99]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[100].match_single[100]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[101].match_single[101]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[102].match_single[102]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[103].match_single[103]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[104].match_single[104]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[105].match_single[105]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[106].match_single[106]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[107].match_single[107]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[108].match_single[108]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[109].match_single[109]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[110].match_single[110]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[111].match_single[111]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[112].match_single[112]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[113].match_single[113]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[114].match_single[114]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[115].match_single[115]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[116].match_single[116]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[117].match_single[117]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[118].match_single[118]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[119].match_single[119]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[120].match_single[120]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[121].match_single[121]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[122].match_single[122]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[123].match_single[123]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[124].match_single[124]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[125].match_single[125]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[126].match_single[126]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[127].match_single[127]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[128].match_single[128]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[129].match_single[129]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[130].match_single[130]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[131].match_single[131]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[132].match_single[132]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[133].match_single[133]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[134].match_single[134]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[135].match_single[135]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[136].match_single[136]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[137].match_single[137]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[138].match_single[138]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[139].match_single[139]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[140].match_single[140]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[141].match_single[141]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[142].match_single[142]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[143].match_single[143]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[144].match_single[144]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[145].match_single[145]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[146].match_single[146]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[147].match_single[147]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[148].match_single[148]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[149].match_single[149]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[150].match_single[150]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[151].match_single[151]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[152].match_single[152]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[153].match_single[153]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[154].match_single[154]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[155].match_single[155]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/genblk4.G_MATCH_EDGE[156].match_single[156]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[66]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[67]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[68]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[69]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[72]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[73]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[75]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[76]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[77]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[78]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[79]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[81]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[82]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[83]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[85]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[86]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[87]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[88]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[89]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[90]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[91]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[92]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[93]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[95]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[96]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[97]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[98]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[99]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[100]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[101]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[102]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[103]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[104]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[105]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[106]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[107]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[108]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[109]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[110]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[111]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[112]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[113]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[114]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[115]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[116]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[117]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[120]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[121]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[122]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[123]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[124]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[125]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[126]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[127]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[128]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[129]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[130]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[131]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[132]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[134]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[135]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[137]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[138]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[139]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[140]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[141]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[142]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[143]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[144]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[145]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[146]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[147]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[148]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[149]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[150]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[151]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[152]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[153]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[154]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[155]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[156]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N265_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_23_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_39_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_54_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_70_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_85_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_103_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_118_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_134_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_149_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_166_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_181_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_197_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_212_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_216_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_231_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_246_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_262_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_277_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_294_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_309_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_325_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_340_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_358_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_373_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_389_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_404_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_421_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_436_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_452_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_467_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N442_471_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N993_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N993_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_3/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_4/gopdrm_36k;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N289_maj5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N295_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N295_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N295_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N295_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N295_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N322_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N331_ac2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N337_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N369/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N397_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N423_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N439_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N439_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_9[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_9[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_13_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N286_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6QL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[3]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[5]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[7]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N202_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N236_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_0/LUT6_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_8/LUT6_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_9/LUT6_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N627_1_shiftout/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N780_4/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_int[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_sum5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_sum8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_ac5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N52_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_23_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_23_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_23_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_23_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_23_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N65_23_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_1_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_1_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N67_1_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_14/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_1_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_353/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_751/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1243/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1949/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1959_3/LUT6_inst;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4007/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4025_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4047_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4050/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4065/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4323/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4530/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4537_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4542_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4545_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4551_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4559_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4561_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4562_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4563_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4567/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4570_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4573_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4577_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4579_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4581_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4584_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4586/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4590_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4591_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4596_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4598_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4600_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N131_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_and[0]_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_or[1][2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1001_or[3][2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1003/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1014_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1016/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1017/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N1018/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_13/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_14/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_18/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_20/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_29_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[0]_34/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[16]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[68]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[72]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/ND6[90]_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_2_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
u_CORES/u_jtag_hub/shift_dr_d/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
u_debug_core_0/u_rd_addr_gen/N159_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_debug_core_0/u_rd_addr_gen/ND6[0]_15/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_debug_core_0/u_rd_addr_gen/ND6[0]_21/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
u_debug_core_0/u_rd_addr_gen/ND6[0]_32/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N198_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_sel/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_we/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[30]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/time_out/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/tx_enable/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N313/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N317/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N321/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N325/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_15/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N383_5_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/apb_fifo_data_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_59/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_99_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[2]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N45/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq0_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq2_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N357_5_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cmd_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[0]/opit_0_inv_L6Q_LUT6DL5Q;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fifo_data_req/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/clk_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N155_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_req/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_sample/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_req/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/valid_temp/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/fifo_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N16_eq2_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17_3_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17_3_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/fifo_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17_3_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N17_3_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
CLKROUTE_44;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_45;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_46;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_47;gopCLKROUTE
Pin
CR;2
M;1

Net
Debug/clkin1_tmp;
Debug/u_buf1/ntD;
Debug/u_buf1/ntDIFFIN;
Debug/u_buf1/ntDO;
Debug/u_buf1/ntDO_N;
L5GND0;
L5GND1;
L5GND2;
L5GND3;
L5GND4;
L5GND5;
L5GND6;
L5GND7;
L5GND8;
L5GND9;
L5GND10;
L5GND11;
L5GND12;
L5GND13;
L5GND14;
L5GND15;
L5GND16;
L5GND17;
L5GND18;
L5GND19;
L5GND20;
LinkMain/MAC_10G/_N23840;
LinkMain/MAC_10G/apb_clk_rst;
LinkMain/MAC_10G/cfg_fault_inhibit;
LinkMain/MAC_10G/cfg_rx_reset;
LinkMain/MAC_10G/cfg_tx_ipg_en;
LinkMain/MAC_10G/cfg_tx_mtu_en;
LinkMain/MAC_10G/cfg_tx_reset;
LinkMain/MAC_10G/reset_pro_top/N0;
LinkMain/MAC_10G/reset_pro_top/N2;
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1;
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1;
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1;
LinkMain/MAC_10G/xge_cfg_reg/N92;
LinkMain/MAC_10G/xge_cfg_reg/N107;
LinkMain/MAC_10G/xge_cfg_reg/N150;
LinkMain/MAC_10G/xge_cfg_reg/N181;
LinkMain/MAC_10G/xge_cfg_reg/N204;
LinkMain/MAC_10G/xge_cfg_reg/N234;
LinkMain/MAC_10G/xge_cfg_reg/N245;
LinkMain/MAC_10G/xge_cfg_reg/N256;
LinkMain/MAC_10G/xge_cfg_reg/N267;
LinkMain/MAC_10G/xge_cfg_reg/N278;
LinkMain/MAC_10G/xge_cfg_reg/N289;
LinkMain/MAC_10G/xge_cfg_reg/N300;
LinkMain/MAC_10G/xge_cfg_reg/N311;
LinkMain/MAC_10G/xge_cfg_reg/N322;
LinkMain/MAC_10G/xge_cfg_reg/N333;
LinkMain/MAC_10G/xge_cfg_reg/N344;
LinkMain/MAC_10G/xge_cfg_reg/N355;
LinkMain/MAC_10G/xge_cfg_reg/N366;
LinkMain/MAC_10G/xge_cfg_reg/N377;
LinkMain/MAC_10G/xge_cfg_reg/N388;
LinkMain/MAC_10G/xge_cfg_reg/N399;
LinkMain/MAC_10G/xge_cfg_reg/N410;
LinkMain/MAC_10G/xge_cfg_reg/N421;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_3;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_9;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_14;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_22;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_32;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_42;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_52;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_62;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_72;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_82;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_92;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_102;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_112;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_121;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_131;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_141;
LinkMain/MAC_10G/xge_cfg_reg/N534_62_92;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_8;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_12;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_20;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_28;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_36;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_43;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_51;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_59;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_67;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_75;
LinkMain/MAC_10G/xge_cfg_reg/_N7142;
LinkMain/MAC_10G/xge_cfg_reg/_N7143;
LinkMain/MAC_10G/xge_cfg_reg/_N7144;
LinkMain/MAC_10G/xge_cfg_reg/_N7145;
LinkMain/MAC_10G/xge_cfg_reg/_N7146;
LinkMain/MAC_10G/xge_cfg_reg/_N7147;
LinkMain/MAC_10G/xge_cfg_reg/_N7148;
LinkMain/MAC_10G/xge_cfg_reg/_N7149;
LinkMain/MAC_10G/xge_cfg_reg/_N7150;
LinkMain/MAC_10G/xge_cfg_reg/_N7151;
LinkMain/MAC_10G/xge_cfg_reg/_N7152;
LinkMain/MAC_10G/xge_cfg_reg/_N7153;
LinkMain/MAC_10G/xge_cfg_reg/_N7154;
LinkMain/MAC_10G/xge_cfg_reg/_N7155;
LinkMain/MAC_10G/xge_cfg_reg/_N7156;
LinkMain/MAC_10G/xge_cfg_reg/_N7157;
LinkMain/MAC_10G/xge_cfg_reg/_N7270;
LinkMain/MAC_10G/xge_cfg_reg/_N7271;
LinkMain/MAC_10G/xge_cfg_reg/_N7272;
LinkMain/MAC_10G/xge_cfg_reg/_N7273;
LinkMain/MAC_10G/xge_cfg_reg/_N7274;
LinkMain/MAC_10G/xge_cfg_reg/_N7275;
LinkMain/MAC_10G/xge_cfg_reg/_N7276;
LinkMain/MAC_10G/xge_cfg_reg/_N7277;
LinkMain/MAC_10G/xge_cfg_reg/_N7278;
LinkMain/MAC_10G/xge_cfg_reg/_N7279;
LinkMain/MAC_10G/xge_cfg_reg/_N7280;
LinkMain/MAC_10G/xge_cfg_reg/_N7281;
LinkMain/MAC_10G/xge_cfg_reg/_N7282;
LinkMain/MAC_10G/xge_cfg_reg/_N7283;
LinkMain/MAC_10G/xge_cfg_reg/_N7284;
LinkMain/MAC_10G/xge_cfg_reg/_N7285;
LinkMain/MAC_10G/xge_cfg_reg/_N7334;
LinkMain/MAC_10G/xge_cfg_reg/_N7335;
LinkMain/MAC_10G/xge_cfg_reg/_N7336;
LinkMain/MAC_10G/xge_cfg_reg/_N7337;
LinkMain/MAC_10G/xge_cfg_reg/_N7338;
LinkMain/MAC_10G/xge_cfg_reg/_N7339;
LinkMain/MAC_10G/xge_cfg_reg/_N7340;
LinkMain/MAC_10G/xge_cfg_reg/_N7341;
LinkMain/MAC_10G/xge_cfg_reg/_N7342;
LinkMain/MAC_10G/xge_cfg_reg/_N7343;
LinkMain/MAC_10G/xge_cfg_reg/_N7344;
LinkMain/MAC_10G/xge_cfg_reg/_N7345;
LinkMain/MAC_10G/xge_cfg_reg/_N7346;
LinkMain/MAC_10G/xge_cfg_reg/_N7347;
LinkMain/MAC_10G/xge_cfg_reg/_N7348;
LinkMain/MAC_10G/xge_cfg_reg/_N7349;
LinkMain/MAC_10G/xge_cfg_reg/_N7406;
LinkMain/MAC_10G/xge_cfg_reg/_N7407;
LinkMain/MAC_10G/xge_cfg_reg/_N7408;
LinkMain/MAC_10G/xge_cfg_reg/_N7409;
LinkMain/MAC_10G/xge_cfg_reg/_N7410;
LinkMain/MAC_10G/xge_cfg_reg/_N7411;
LinkMain/MAC_10G/xge_cfg_reg/_N7412;
LinkMain/MAC_10G/xge_cfg_reg/_N7468;
LinkMain/MAC_10G/xge_cfg_reg/_N7469;
LinkMain/MAC_10G/xge_cfg_reg/_N7564;
LinkMain/MAC_10G/xge_cfg_reg/_N7565;
LinkMain/MAC_10G/xge_cfg_reg/_N7566;
LinkMain/MAC_10G/xge_cfg_reg/_N7567;
LinkMain/MAC_10G/xge_cfg_reg/_N7568;
LinkMain/MAC_10G/xge_cfg_reg/_N7569;
LinkMain/MAC_10G/xge_cfg_reg/_N7570;
LinkMain/MAC_10G/xge_cfg_reg/_N7571;
LinkMain/MAC_10G/xge_cfg_reg/_N7572;
LinkMain/MAC_10G/xge_cfg_reg/_N7846;
LinkMain/MAC_10G/xge_cfg_reg/_N7847;
LinkMain/MAC_10G/xge_cfg_reg/_N7848;
LinkMain/MAC_10G/xge_cfg_reg/_N7849;
LinkMain/MAC_10G/xge_cfg_reg/_N7850;
LinkMain/MAC_10G/xge_cfg_reg/_N7851;
LinkMain/MAC_10G/xge_cfg_reg/_N7852;
LinkMain/MAC_10G/xge_cfg_reg/_N7853;
LinkMain/MAC_10G/xge_cfg_reg/_N7854;
LinkMain/MAC_10G/xge_cfg_reg/_N7855;
LinkMain/MAC_10G/xge_cfg_reg/_N7856;
LinkMain/MAC_10G/xge_cfg_reg/_N7857;
LinkMain/MAC_10G/xge_cfg_reg/_N7858;
LinkMain/MAC_10G/xge_cfg_reg/_N7859;
LinkMain/MAC_10G/xge_cfg_reg/_N7860;
LinkMain/MAC_10G/xge_cfg_reg/_N7861;
LinkMain/MAC_10G/xge_cfg_reg/_N7942;
LinkMain/MAC_10G/xge_cfg_reg/_N7989;
LinkMain/MAC_10G/xge_cfg_reg/_N8070;
LinkMain/MAC_10G/xge_cfg_reg/_N8166;
LinkMain/MAC_10G/xge_cfg_reg/_N8199;
LinkMain/MAC_10G/xge_cfg_reg/_N8200;
LinkMain/MAC_10G/xge_cfg_reg/_N8201;
LinkMain/MAC_10G/xge_cfg_reg/_N8202;
LinkMain/MAC_10G/xge_cfg_reg/_N8203;
LinkMain/MAC_10G/xge_cfg_reg/_N8204;
LinkMain/MAC_10G/xge_cfg_reg/_N8205;
LinkMain/MAC_10G/xge_cfg_reg/_N8206;
LinkMain/MAC_10G/xge_cfg_reg/_N8207;
LinkMain/MAC_10G/xge_cfg_reg/_N8208;
LinkMain/MAC_10G/xge_cfg_reg/_N8209;
LinkMain/MAC_10G/xge_cfg_reg/_N8210;
LinkMain/MAC_10G/xge_cfg_reg/_N8211;
LinkMain/MAC_10G/xge_cfg_reg/_N8212;
LinkMain/MAC_10G/xge_cfg_reg/_N8230;
LinkMain/MAC_10G/xge_cfg_reg/_N8231;
LinkMain/MAC_10G/xge_cfg_reg/_N8232;
LinkMain/MAC_10G/xge_cfg_reg/_N8233;
LinkMain/MAC_10G/xge_cfg_reg/_N8234;
LinkMain/MAC_10G/xge_cfg_reg/_N8235;
LinkMain/MAC_10G/xge_cfg_reg/_N8236;
LinkMain/MAC_10G/xge_cfg_reg/_N8237;
LinkMain/MAC_10G/xge_cfg_reg/_N8238;
LinkMain/MAC_10G/xge_cfg_reg/_N8239;
LinkMain/MAC_10G/xge_cfg_reg/_N8240;
LinkMain/MAC_10G/xge_cfg_reg/_N8241;
LinkMain/MAC_10G/xge_cfg_reg/_N8242;
LinkMain/MAC_10G/xge_cfg_reg/_N8243;
LinkMain/MAC_10G/xge_cfg_reg/_N8244;
LinkMain/MAC_10G/xge_cfg_reg/_N8245;
LinkMain/MAC_10G/xge_cfg_reg/_N18517;
LinkMain/MAC_10G/xge_cfg_reg/_N18525;
LinkMain/MAC_10G/xge_cfg_reg/_N18532;
LinkMain/MAC_10G/xge_cfg_reg/_N18539;
LinkMain/MAC_10G/xge_cfg_reg/_N18544;
LinkMain/MAC_10G/xge_cfg_reg/_N18550;
LinkMain/MAC_10G/xge_cfg_reg/_N18553;
LinkMain/MAC_10G/xge_cfg_reg/_N18556;
LinkMain/MAC_10G/xge_cfg_reg/_N18557;
LinkMain/MAC_10G/xge_cfg_reg/_N27783;
LinkMain/MAC_10G/xge_cfg_reg/_N27784;
LinkMain/MAC_10G/xge_cfg_reg/_N27785;
LinkMain/MAC_10G/xge_cfg_reg/_N27786;
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg;
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_dly;
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_vld;
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb_ff1;
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg;
LinkMain/MAC_10G/xge_cfg_reg/xon_reg;
LinkMain/MAC_10G/xge_mac_alarm_detect/N14;
LinkMain/MAC_10G/xge_mac_alarm_detect/N83;
LinkMain/MAC_10G/xge_mac_alarm_detect/N225;
LinkMain/MAC_10G/xge_mac_alarm_detect/N227;
LinkMain/MAC_10G/xge_mac_alarm_detect/N228;
LinkMain/MAC_10G/xge_mac_alarm_detect/N232;
LinkMain/MAC_10G/xge_mac_alarm_detect/N234;
LinkMain/MAC_10G/xge_mac_alarm_detect/N247;
LinkMain/MAC_10G/xge_mac_alarm_detect/N269;
LinkMain/MAC_10G/xge_mac_alarm_detect/N270;
LinkMain/MAC_10G/xge_mac_alarm_detect/N275;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N471;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N2541;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N18229;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24323;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24422;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24427;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24432;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24437;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24441;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N24446;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26323;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26328;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26333;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26338;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26342;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26346;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N26351;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N27149;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N27151;
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s0;
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4;
LinkMain/MAC_10G/xge_mac_alarm_insert/N33;
LinkMain/MAC_10G/xge_mac_alarm_insert/_N27782;
LinkMain/MAC_10G/xge_mac_reg_union_inst/N142_4;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N141;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_18;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_22;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_27;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_32;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_36;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_41;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_46;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N166_22_51;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3234;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3235;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3236;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3237;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3238;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3239;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3240;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N3241;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4009;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4010;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4011;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4012;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4013;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4014;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4015;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4016;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4025;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4026;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4027;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4028;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4029;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4030;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4031;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4032;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4033;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4034;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4035;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4036;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4037;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4038;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4039;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4040;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4041;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4042;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4043;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4044;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4045;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4046;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4047;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4048;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4049;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4050;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4051;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4052;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4053;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4054;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4055;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4056;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4057;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4058;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4059;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4060;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4061;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4062;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4063;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4064;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4065;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4066;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4067;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4068;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4069;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4070;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4071;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4072;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4073;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4074;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4075;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4076;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4077;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4078;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4079;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N4080;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27789;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27790;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27791;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27792;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27793;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27794;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27795;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27796;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27797;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/_N27798;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/byte_vaild_1_4;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N18608;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N18615;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N18653;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N18704;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N18733;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N18881;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N26110;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/_N26366;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18598;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18599;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18600;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18601;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18602;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18603;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18604;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18605;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18606;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18607;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18609;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18610;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18611;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18612;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18613;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18614;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18616;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18617;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18618;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18619;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18620;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18621;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18622;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18623;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18624;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18625;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18628;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18630;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18631;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18632;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18634;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18635;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18637;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18639;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18641;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18642;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18643;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18644;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18645;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18646;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18647;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18648;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18649;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18650;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18651;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18652;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18654;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18655;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18657;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18658;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18659;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18660;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18661;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18662;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18663;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18666;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18669;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18673;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18674;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18678;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18679;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18681;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18682;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18683;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18685;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18687;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18688;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18689;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18697;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18700;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18701;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18703;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18705;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18706;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18707;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18708;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18711;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18712;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18713;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18715;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18716;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18720;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18721;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18722;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18723;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18725;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18729;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18734;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18735;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18736;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18741;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18751;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18754;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18755;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18757;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18760;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18764;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18767;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18768;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18769;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18770;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18782;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18786;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18788;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18789;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18790;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18801;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18803;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18805;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18814;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18815;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18831;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18834;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18835;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18836;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18837;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18838;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18839;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18841;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18845;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18852;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18855;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18857;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18861;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18868;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18870;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18872;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18873;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18874;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18875;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18887;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18889;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18893;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18895;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18900;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18902;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18903;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18906;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18912;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18917;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18918;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18920;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18923;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18930;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18933;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18934;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18937;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18940;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18941;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N18947;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N24630;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N24732;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N26703;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N27775;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N27777;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N27778;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N27799;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/_N27800;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N22;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/N40;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/_N18765;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/_N18830;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte0/_N23757;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte1/N10;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte1/N63;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte1/N100;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/_N24471;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/_N24526;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/_N24890;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/_N25162;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/_N25303;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte2/_N25397;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N24744;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N24827;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N24940;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25120;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25208;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25265;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25266;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25307;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25368;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25430;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25442;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25450;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25619;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25766;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N25816;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N26084;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N26117;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N26223;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N26290;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N26292;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte3/_N26733;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24635;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24637;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24664;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24765;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24818;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24833;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N24934;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25003;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25036;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25067;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25137;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25172;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25177;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25254;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25334;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25371;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25388;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25401;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25461;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25496;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25544;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25545;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N25710;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N26248;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte4/_N26295;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24589;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24653;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24671;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24701;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24782;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24885;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24912;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24976;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N24999;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25085;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25087;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25144;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25228;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25434;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25438;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25456;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25583;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25587;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25611;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25762;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25807;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N25979;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26029;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26031;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26052;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26187;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26264;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26747;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26748;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte5/_N26780;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N24657;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N24736;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N24738;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N24928;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25045;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25261;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25295;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25325;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25393;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25508;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25668;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25728;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25793;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25888;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25931;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N25971;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26044;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26080;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26144;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26177;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26208;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26258;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26307;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte6/_N26310;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N24708;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N24813;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N24867;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25014;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25050;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25076;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25101;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25102;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25131;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25212;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25213;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25311;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25407;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25467;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25684;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25697;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25698;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25704;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25751;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25753;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N25859;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26024;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26025;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26124;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26134;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26146;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26149;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26182;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26200;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26201;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26314;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26363;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26388;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26621;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26640;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc_cal/crc_cal_byte7/_N26641;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7[1]_fastcpy;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7[22]_fastcpy;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_eop_d1;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_eop_d2;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg[63:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/start_position_d1;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_en_d1;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_en_d2;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_en_d3;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_eop_d3;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_eop_d4;
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_sop_d2;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_10;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_12;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_16;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_23;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_30;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_38;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_41;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_45;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_52;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_60;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_71;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_82;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_90;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_97;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_105;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_113;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_120;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_142;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_47_163;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_65_2;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N286_68_11;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/N364;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N3451;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5268;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5270;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5272;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5276;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5278;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5280;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5281;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5283;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5284;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5286;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5288;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5293;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5295;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5297;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5298;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5299;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5300;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5301;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5302;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5303;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5304;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5305;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5306;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5307;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5308;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5309;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5310;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5311;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5312;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5313;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5314;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5315;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5316;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5317;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5318;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5319;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5320;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5780;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5782;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5784;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5788;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5790;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5792;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5793;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5795;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5796;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5798;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5800;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5804;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5972;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5974;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5976;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5980;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5982;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5984;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5985;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5987;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5988;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5990;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5992;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5994;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5996;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5997;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5998;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N5999;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6000;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6025;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6026;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6027;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6028;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6029;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6030;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6031;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6032;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6033;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6034;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6035;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6037;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6039;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6041;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6042;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6043;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6045;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6047;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6050;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6053;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6055;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6057;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6058;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6059;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6060;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6062;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6064;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6065;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6066;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6067;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6068;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6069;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6070;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6071;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6072;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6073;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6074;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6075;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6076;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6077;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6078;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6079;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6080;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6081;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6082;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6083;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6084;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6085;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6086;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6087;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6088;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6318;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6319;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6322;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6323;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6324;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N6325;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N18218;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N18223;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23109;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23870;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23876;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23881;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23886;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23891;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23896;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23901;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23906;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N23911;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N25011;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N27787;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/_N27788;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d[2:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_eop_d;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_eop_d1;
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_flag;
LinkMain/MAC_10G/xge_mac_tx_top/start_position_crc;
LinkMain/MAC_10G/xge_mac_tx_top/start_position_mtu;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N69_inv;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N148_inv;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N163_1;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N177_6;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N432;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1760;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1761;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1762;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1763;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1764;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1765;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1766;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1767;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1768;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1769;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1770;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1771;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1772;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1773;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1776;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1777;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1778;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1779;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1780;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1781;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1782;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1783;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1784;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N1785;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2042;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2043;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2044;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2045;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2046;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2047;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2048;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2049;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2050;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2051;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2054;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2055;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2056;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2057;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2058;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2059;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2060;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2061;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2062;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2063;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2065;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2066;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2067;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2068;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2069;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2070;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2071;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2072;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2073;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2074;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N2075;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N24329;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N24334;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N27058;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/_N27059;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_en_tmp;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_en_d0;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_byte_vaild[2:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_en_exp;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp[63:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt[14:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_en;
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/start_position_in_d1;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data_en;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data_eop;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data_sop;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data_en;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data_eop;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data_sop;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N123_inv;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N190;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N219;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N265_2;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N347;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N449;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N450;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N462;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N480;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N512;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N515;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N561_1;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N22;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N719;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N739_inv;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N18255;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N18987;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N19702;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N19718;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N19719;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N24349;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/_N27801;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/almost_full;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/data_ready;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp[7:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_en_exp;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_eop_d;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_en;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_eop_exp;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/start_position_current;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/start_position_next;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_byte_vaild[2:0]_or;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data_en;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data_eop;
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data_sop;
LinkMain/MAC_10G/xgmii_clk_rx_rst;
LinkMain/MAC_10G/xgmii_clk_rx_rst_3;
LinkMain/MAC_10G/xgmii_clk_tx_rst;
LinkMain/MAC_10G/xgmii_clk_tx_rst_2;
LinkMain/N26;
LinkMain/N76_inv;
LinkMain/PCS_10G/_N1034;
LinkMain/PCS_10G/cfg_prbs_rx_en;
LinkMain/PCS_10G/rx_descr_vld;
LinkMain/PCS_10G/rx_syn_vld;
LinkMain/PCS_10G/rxd_dec_en;
LinkMain/PCS_10G/tx_seq_en_d;
LinkMain/PCS_10G/u0_tx_encode/N15;
LinkMain/PCS_10G/u0_tx_encode/N54;
LinkMain/PCS_10G/u0_tx_encode/N54_1;
LinkMain/PCS_10G/u0_tx_encode/N54_fastcpy;
LinkMain/PCS_10G/u0_tx_encode/N90;
LinkMain/PCS_10G/u0_tx_encode/N102;
LinkMain/PCS_10G/u0_tx_encode/N116;
LinkMain/PCS_10G/u0_tx_encode/N233;
LinkMain/PCS_10G/u0_tx_encode/N241;
LinkMain/PCS_10G/u0_tx_encode/N246;
LinkMain/PCS_10G/u0_tx_encode/N252;
LinkMain/PCS_10G/u0_tx_encode/N256;
LinkMain/PCS_10G/u0_tx_encode/N258;
LinkMain/PCS_10G/u0_tx_encode/N543;
LinkMain/PCS_10G/u0_tx_encode/N544;
LinkMain/PCS_10G/u0_tx_encode/N551;
LinkMain/PCS_10G/u0_tx_encode/N563;
LinkMain/PCS_10G/u0_tx_encode/N570;
LinkMain/PCS_10G/u0_tx_encode/N579;
LinkMain/PCS_10G/u0_tx_encode/N583;
LinkMain/PCS_10G/u0_tx_encode/N591;
LinkMain/PCS_10G/u0_tx_encode/N596;
LinkMain/PCS_10G/u0_tx_encode/N609;
LinkMain/PCS_10G/u0_tx_encode/N637;
LinkMain/PCS_10G/u0_tx_encode/N637_fastcpy;
LinkMain/PCS_10G/u0_tx_encode/N663;
LinkMain/PCS_10G/u0_tx_encode/_N2451;
LinkMain/PCS_10G/u0_tx_encode/_N2454;
LinkMain/PCS_10G/u0_tx_encode/_N3528;
LinkMain/PCS_10G/u0_tx_encode/_N3551;
LinkMain/PCS_10G/u0_tx_encode/_N3553;
LinkMain/PCS_10G/u0_tx_encode/_N3554;
LinkMain/PCS_10G/u0_tx_encode/_N3555;
LinkMain/PCS_10G/u0_tx_encode/_N3556;
LinkMain/PCS_10G/u0_tx_encode/_N3557;
LinkMain/PCS_10G/u0_tx_encode/_N6374_inv;
LinkMain/PCS_10G/u0_tx_encode/_N6398_inv;
LinkMain/PCS_10G/u0_tx_encode/_N6422_inv;
LinkMain/PCS_10G/u0_tx_encode/_N19480;
LinkMain/PCS_10G/u0_tx_encode/_N19482;
LinkMain/PCS_10G/u0_tx_encode/_N19486;
LinkMain/PCS_10G/u0_tx_encode/_N19488;
LinkMain/PCS_10G/u0_tx_encode/_N19489;
LinkMain/PCS_10G/u0_tx_encode/_N19490;
LinkMain/PCS_10G/u0_tx_encode/_N19493;
LinkMain/PCS_10G/u0_tx_encode/_N19496;
LinkMain/PCS_10G/u0_tx_encode/_N19497_co;
LinkMain/PCS_10G/u0_tx_encode/_N19499;
LinkMain/PCS_10G/u0_tx_encode/_N19503;
LinkMain/PCS_10G/u0_tx_encode/_N19506;
LinkMain/PCS_10G/u0_tx_encode/_N19509;
LinkMain/PCS_10G/u0_tx_encode/_N19510;
LinkMain/PCS_10G/u0_tx_encode/_N19512;
LinkMain/PCS_10G/u0_tx_encode/_N19512_fastcpy;
LinkMain/PCS_10G/u0_tx_encode/_N19715;
LinkMain/PCS_10G/u0_tx_encode/_N19715_fastcpy;
LinkMain/PCS_10G/u0_tx_encode/_N24860;
LinkMain/PCS_10G/u0_tx_encode/_N25935;
LinkMain/PCS_10G/u0_tx_encode/_N26426;
LinkMain/PCS_10G/u0_tx_encode/_N26912;
LinkMain/PCS_10G/u0_tx_encode/_N26969;
LinkMain/PCS_10G/u0_tx_encode/_N26974;
LinkMain/PCS_10G/u0_tx_encode/_N27773;
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en0;
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d0;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_co;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1820;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1821;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1822;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1823;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1824;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1825;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1826;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1827;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1828;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1831;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1832;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1833;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1834;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1835;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1836;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1837;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1838;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N1839;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N24560;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rempty;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wfull;
LinkMain/PCS_10G/u2_tx_gearbox/N91_inv;
LinkMain/PCS_10G/u2_tx_gearbox/N98;
LinkMain/PCS_10G/u2_tx_gearbox/_N995;
LinkMain/PCS_10G/u2_tx_gearbox/_N1019;
LinkMain/PCS_10G/u2_tx_gearbox/_N24076;
LinkMain/PCS_10G/u2_tx_gearbox/_N24613;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d1;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d2;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d1;
LinkMain/PCS_10G/u2_tx_gearbox/wr_en;
LinkMain/PCS_10G/u3_rx_synchronization/N123;
LinkMain/PCS_10G/u3_rx_synchronization/N189;
LinkMain/PCS_10G/u3_rx_synchronization/N267;
LinkMain/PCS_10G/u3_rx_synchronization/N295;
LinkMain/PCS_10G/u3_rx_synchronization/N327;
LinkMain/PCS_10G/u3_rx_synchronization/N336;
LinkMain/PCS_10G/u3_rx_synchronization/_N1109;
LinkMain/PCS_10G/u3_rx_synchronization/_N1145;
LinkMain/PCS_10G/u3_rx_synchronization/_N1149;
LinkMain/PCS_10G/u3_rx_synchronization/_N2475;
LinkMain/PCS_10G/u3_rx_synchronization/_N2477;
LinkMain/PCS_10G/u3_rx_synchronization/_N19547;
LinkMain/PCS_10G/u3_rx_synchronization/_N19555;
LinkMain/PCS_10G/u3_rx_synchronization/_N20359;
LinkMain/PCS_10G/u3_rx_synchronization/_N24084;
LinkMain/PCS_10G/u3_rx_synchronization/_N24784;
LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld;
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1;
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_vld_d;
LinkMain/PCS_10G/u3_rx_synchronization/syn_align;
LinkMain/PCS_10G/u3_rx_synchronization/test_sh_d;
LinkMain/PCS_10G/u4_rx_descramble/N0;
LinkMain/PCS_10G/u4_rx_descramble/N410;
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_d;
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1571;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1575;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1842;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1843;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1844;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1845;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1846;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1847;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1848;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1849;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1850;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1851;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1852;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1853;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1854;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1855;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N1856;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23660;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23665;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23679;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23684;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23689;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23694;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23699;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23704;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23709;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23714;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23719;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23724;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23729;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N23734;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/clk_en_mux;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error;
LinkMain/PCS_10G/u5_rx_decode/N15;
LinkMain/PCS_10G/u5_rx_decode/N24;
LinkMain/PCS_10G/u5_rx_decode/N37;
LinkMain/PCS_10G/u5_rx_decode/N48;
LinkMain/PCS_10G/u5_rx_decode/N48_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N60;
LinkMain/PCS_10G/u5_rx_decode/N60_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N73;
LinkMain/PCS_10G/u5_rx_decode/N73_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N86;
LinkMain/PCS_10G/u5_rx_decode/N99;
LinkMain/PCS_10G/u5_rx_decode/N112;
LinkMain/PCS_10G/u5_rx_decode/N125;
LinkMain/PCS_10G/u5_rx_decode/N138;
LinkMain/PCS_10G/u5_rx_decode/N149;
LinkMain/PCS_10G/u5_rx_decode/N162;
LinkMain/PCS_10G/u5_rx_decode/N190;
LinkMain/PCS_10G/u5_rx_decode/N244;
LinkMain/PCS_10G/u5_rx_decode/N547;
LinkMain/PCS_10G/u5_rx_decode/N547_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N557;
LinkMain/PCS_10G/u5_rx_decode/N557_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N558;
LinkMain/PCS_10G/u5_rx_decode/N558_co;
LinkMain/PCS_10G/u5_rx_decode/N564;
LinkMain/PCS_10G/u5_rx_decode/N580;
LinkMain/PCS_10G/u5_rx_decode/N720;
LinkMain/PCS_10G/u5_rx_decode/N776;
LinkMain/PCS_10G/u5_rx_decode/N816;
LinkMain/PCS_10G/u5_rx_decode/N855;
LinkMain/PCS_10G/u5_rx_decode/N858;
LinkMain/PCS_10G/u5_rx_decode/N893;
LinkMain/PCS_10G/u5_rx_decode/N919;
LinkMain/PCS_10G/u5_rx_decode/N925;
LinkMain/PCS_10G/u5_rx_decode/N926;
LinkMain/PCS_10G/u5_rx_decode/N927;
LinkMain/PCS_10G/u5_rx_decode/N928;
LinkMain/PCS_10G/u5_rx_decode/N929;
LinkMain/PCS_10G/u5_rx_decode/_N4465;
LinkMain/PCS_10G/u5_rx_decode/_N6967;
LinkMain/PCS_10G/u5_rx_decode/_N8386;
LinkMain/PCS_10G/u5_rx_decode/_N8433;
LinkMain/PCS_10G/u5_rx_decode/_N8488;
LinkMain/PCS_10G/u5_rx_decode/_N8489;
LinkMain/PCS_10G/u5_rx_decode/_N8490;
LinkMain/PCS_10G/u5_rx_decode/_N8491;
LinkMain/PCS_10G/u5_rx_decode/_N8492;
LinkMain/PCS_10G/u5_rx_decode/_N8495;
LinkMain/PCS_10G/u5_rx_decode/_N18502;
LinkMain/PCS_10G/u5_rx_decode/_N18509;
LinkMain/PCS_10G/u5_rx_decode/_N18583;
LinkMain/PCS_10G/u5_rx_decode/_N18584;
LinkMain/PCS_10G/u5_rx_decode/_N19577;
LinkMain/PCS_10G/u5_rx_decode/_N19578;
LinkMain/PCS_10G/u5_rx_decode/_N19579;
LinkMain/PCS_10G/u5_rx_decode/_N19581;
LinkMain/PCS_10G/u5_rx_decode/_N19587;
LinkMain/PCS_10G/u5_rx_decode/_N19588;
LinkMain/PCS_10G/u5_rx_decode/_N19589;
LinkMain/PCS_10G/u5_rx_decode/_N19592;
LinkMain/PCS_10G/u5_rx_decode/_N23326;
LinkMain/PCS_10G/u5_rx_decode/_N25616;
LinkMain/PCS_10G/u5_rx_decode/_N25624;
LinkMain/PCS_10G/u5_rx_decode/_N25757;
LinkMain/PCS_10G/u5_rx_decode/_N26010;
LinkMain/PCS_10G/u5_rx_decode/_N26228;
LinkMain/PCS_10G/u5_rx_decode/_N27020;
LinkMain/PCS_10G/u5_rx_decode/rxd_vld;
LinkMain/PCS_10G/u5_rx_decode/rxd_vld_d;
LinkMain/PCS_10G/u6_rx_ctc/_N24126;
LinkMain/PCS_10G/u6_rx_ctc/_N24130;
LinkMain/PCS_10G/u6_rx_ctc/_N24136;
LinkMain/PCS_10G/u6_rx_ctc/_N24141;
LinkMain/PCS_10G/u6_rx_ctc/_N24146;
LinkMain/PCS_10G/u6_rx_ctc/_N24151;
LinkMain/PCS_10G/u6_rx_ctc/_N24156;
LinkMain/PCS_10G/u6_rx_ctc/_N24161;
LinkMain/PCS_10G/u6_rx_ctc/_N24166;
LinkMain/PCS_10G/u6_rx_ctc/_N24171;
LinkMain/PCS_10G/u6_rx_ctc/_N24176;
LinkMain/PCS_10G/u6_rx_ctc/_N24181;
LinkMain/PCS_10G/u6_rx_ctc/_N24185;
LinkMain/PCS_10G/u6_rx_ctc/_N24191;
LinkMain/PCS_10G/u6_rx_ctc/_N24198;
LinkMain/PCS_10G/u6_rx_ctc/_N24203;
LinkMain/PCS_10G/u6_rx_ctc/_N24208;
LinkMain/PCS_10G/u6_rx_ctc/_N24213;
LinkMain/PCS_10G/u6_rx_ctc/_N24218;
LinkMain/PCS_10G/u6_rx_ctc/_N24223;
LinkMain/PCS_10G/u6_rx_ctc/_N24228;
LinkMain/PCS_10G/u6_rx_ctc/_N24233;
LinkMain/PCS_10G/u6_rx_ctc/_N24238;
LinkMain/PCS_10G/u6_rx_ctc/_N24243;
LinkMain/PCS_10G/u6_rx_ctc/_N24248;
LinkMain/PCS_10G/u6_rx_ctc/_N24253;
LinkMain/PCS_10G/u6_rx_ctc/_N24258;
LinkMain/PCS_10G/u6_rx_ctc/_N24263;
LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1;
LinkMain/PCS_10G/u6_rx_ctc/almost_full_r1;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1299;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1859;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1860;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1861;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1862;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1863;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1864;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1865;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1866;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1867;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1870;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1871;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1872;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1873;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1874;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1875;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1876;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1877;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1878;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rempty;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wfull;
LinkMain/PCS_10G/u6_rx_ctc/rd_en;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d1;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r2;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3;
LinkMain/PCS_10G/u6_rx_ctc/wr_en;
LinkMain/PCS_10G/u7_reg_management/N28;
LinkMain/PCS_10G/u7_reg_management/N54;
LinkMain/PCS_10G/u7_reg_management/N92;
LinkMain/PCS_10G/u7_reg_management/N162_48_17;
LinkMain/PCS_10G/u7_reg_management/N228;
LinkMain/PCS_10G/u7_reg_management/_N6569;
LinkMain/PCS_10G/u7_reg_management/_N6579;
LinkMain/PCS_10G/u7_reg_management/_N6691;
LinkMain/PCS_10G/u7_reg_management/_N6692;
LinkMain/PCS_10G/u7_reg_management/_N6693;
LinkMain/PCS_10G/u7_reg_management/_N6694;
LinkMain/PCS_10G/u7_reg_management/_N6695;
LinkMain/PCS_10G/u7_reg_management/_N6696;
LinkMain/PCS_10G/u7_reg_management/_N6698;
LinkMain/PCS_10G/u7_reg_management/_N6699;
LinkMain/PCS_10G/u7_reg_management/_N6700;
LinkMain/PCS_10G/u7_reg_management/_N6701;
LinkMain/PCS_10G/u7_reg_management/_N6703;
LinkMain/PCS_10G/u7_reg_management/_N6705;
LinkMain/PCS_10G/u7_reg_management/_N6796;
LinkMain/PCS_10G/u7_reg_management/_N6884;
LinkMain/PCS_10G/u7_reg_management/_N6916;
LinkMain/PCS_10G/u7_reg_management/_N6917;
LinkMain/PCS_10G/u7_reg_management/_N6918;
LinkMain/PCS_10G/u7_reg_management/_N6919;
LinkMain/PCS_10G/u7_reg_management/_N6922;
LinkMain/PCS_10G/u7_reg_management/_N6923;
LinkMain/PCS_10G/u7_reg_management/_N6928;
LinkMain/PCS_10G/u7_reg_management/_N6929;
LinkMain/PCS_10G/u7_reg_management/_N6931;
LinkMain/PCS_10G/u7_reg_management/_N6942;
LinkMain/PCS_10G/u7_reg_management/_N18537;
LinkMain/PCS_10G/u7_reg_management/_N19568;
LinkMain/PCS_10G/u7_reg_management/_N23782;
LinkMain/PCS_10G/u7_reg_management/_N23787;
LinkMain/PCS_10G/u7_reg_management/_N25282;
LinkMain/PCS_10G/u7_reg_management/_N25283;
LinkMain/PCS_10G/u7_reg_management/aligned_reg;
LinkMain/PCS_10G/u7_reg_management/block_lock_reg;
LinkMain/PCS_10G/u7_reg_management/pcs_loopback_reg;
LinkMain/PCS_10G/u7_reg_management/pcs_reset_reg;
LinkMain/PCS_10G/u7_reg_management/pma_loopback_reg;
LinkMain/PCS_10G/u7_reg_management/pma_reset_reg;
LinkMain/PCS_10G/u7_reg_management/prbs_rx_en_reg;
LinkMain/PCS_10G/u7_reg_management/prbs_tx_en_reg;
LinkMain/PCS_10G/u7_reg_management/reg_renb_dly;
LinkMain/PCS_10G/u7_reg_management/reg_renb_vld;
LinkMain/PCS_10G/u7_reg_management/reg_wenb_ff1;
LinkMain/PCS_10G/u7_reg_management/signal_ok;
LinkMain/PHY_10G/N114_inv;
LinkMain/PHY_10G/P_HPLL_POWERDOWN;
LinkMain/PHY_10G/P_HPLL_RST;
LinkMain/PHY_10G/P_HPLL_VCO_CALIB_EN;
LinkMain/PHY_10G/P_PCS_RX_RST_0;
LinkMain/PHY_10G/P_PCS_TX_RST_0;
LinkMain/PHY_10G/P_RX_LANE_POWERDOWN_0;
LinkMain/PHY_10G/P_RX_PMA_RST_0;
LinkMain/PHY_10G/P_TX_LANE_POWERDOWN_0;
LinkMain/PHY_10G/P_TX_PMA_RST_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N143_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N160;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N271;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N394;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N412;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1973;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1974;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1975;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1976;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1977;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1978;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1979;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N1980;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2094;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2095;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2096;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2097;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2098;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2099;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2100;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2101;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3479_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3502;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3503;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N18357;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N19561;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N19563;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N22522;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N25548;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N26751;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_calib_done;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_enable;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_psel;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_write;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/pwrite;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK0_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK90_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK180_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK270_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_READY_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_REFCLK_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_TX_SYNC_HPLL_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_ENABLE_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_PSEL_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_HPLL;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_WRITE_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_LPLL_REFCLK_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKN;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKP;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N363_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N12;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1935;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1936;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1937;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1938;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1939;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1940;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1941;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1942;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1943;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1944;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1945;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1946;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1947;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1948;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1949;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1950;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1951;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1952;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1953;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1954;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1955;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1956;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1957;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1958;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1959;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1960;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N19652;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N19657;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N19673;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23311;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23806;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23811;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N23816;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N24580;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N25220;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N25900;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N26855;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N37;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1923;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1924;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1925;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1926;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1927;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1928;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1929;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1930;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1931;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N1932;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N19692;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N24302;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N24306;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_neg;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N37;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1911;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1912;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1913;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1914;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1915;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1916;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1917;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1918;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1919;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N1920;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N19691;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N24296;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N27804;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_neg;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N277;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N38;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1881;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1882;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1883;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1884;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1885;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1886;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1887;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1888;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1889;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1890;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1891;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1892;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1893;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1894;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1895;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N1896;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N23991;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N23996;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N24540;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_45;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1899;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1900;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1901;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1902;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1903;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1904;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1905;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1906;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1907;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N1908;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N19662;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N19663;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N19665;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N21527;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N23137;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N25242;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N25893;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N26058;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N26882;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N26908;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N26978;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N27004;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N31;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1963;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1964;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1965;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1966;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1967;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1968;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1969;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1970;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1983;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1984;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1985;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1986;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1987;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1988;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1989;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N1990;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_pll_lock;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/wtchdg_rstn;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/o_hpll_done;
LinkMain/PHY_10G/o_p_hpll_lock;
LinkMain/RegCONFIG/core_pready;
LinkMain/Reg_bridge/mac_pready;
LinkMain/cfg_pcs_loopback_0;
LinkMain/cfg_pcs_reset;
LinkMain/hsst_pready;
LinkMain/hsst_rst_done;
LinkMain/hsst_rxlane_done_0;
LinkMain/hsst_txlane_done_0;
LinkMain/i_p_rxpcs_slip_0;
LinkMain/o_p_clk2core_rx_0;
LinkMain/o_p_clk2core_tx_0;
LinkMain/o_p_lx_cdr_align_0;
LinkMain/o_p_refck2core_0;
LinkMain/o_p_rx_sigdet_sta_0;
LinkMain/o_rxq_start_0;
LinkMain/p_pma_nearend_ploop;
LinkMain/packet_gen/N22;
LinkMain/packet_gen/N26;
LinkMain/packet_gen/N68;
LinkMain/packet_gen/N114;
LinkMain/packet_gen/N124;
LinkMain/packet_gen/N125;
LinkMain/packet_gen/_N1598;
LinkMain/packet_gen/_N1606;
LinkMain/packet_gen/_N1626;
LinkMain/packet_gen/_N1687;
LinkMain/packet_gen/_N1702;
LinkMain/packet_gen/_N1710;
LinkMain/packet_gen/_N1718;
LinkMain/packet_gen/_N21456;
LinkMain/packet_gen/_N21460;
LinkMain/packet_gen/_N23443;
LinkMain/packet_gen/tx_data_byte_vaild[2:0]_or;
LinkMain/pcs_paddr_14;
LinkMain/pcs_rx_rst_inst/N21;
LinkMain/pcs_rx_rst_inst/_N1386;
LinkMain/pcs_rx_rst_inst/_N24594;
LinkMain/pcs_rx_rst_inst/cfg_rst_d1;
LinkMain/pcs_tx_rst_inst/N21;
LinkMain/pcs_tx_rst_inst/_N963;
LinkMain/pcs_tx_rst_inst/_N24482;
LinkMain/pcs_tx_rst_inst/cfg_rst_d1;
LinkMain/pma_hsst_rst_inst/N21;
LinkMain/pma_hsst_rst_inst/_N531;
LinkMain/pma_hsst_rst_inst/_N24599;
LinkMain/pma_hsst_rst_inst/cfg_rst_d0;
LinkMain/pma_hsst_rst_inst/cfg_rst_d1;
LinkMain/rst_debounce_inst/N32;
LinkMain/rst_debounce_inst/_N1993;
LinkMain/rst_debounce_inst/_N1994;
LinkMain/rst_debounce_inst/_N1995;
LinkMain/rst_debounce_inst/_N1996;
LinkMain/rst_debounce_inst/_N1997;
LinkMain/rst_debounce_inst/_N1998;
LinkMain/rst_debounce_inst/_N1999;
LinkMain/rst_debounce_inst/_N2000;
LinkMain/rst_debounce_inst/_N2001;
LinkMain/rst_debounce_inst/_N2002;
LinkMain/rst_debounce_inst/_N24279;
LinkMain/rst_debounce_inst/_N24285;
LinkMain/rx_data_vld_0;
LinkMain/rxclk;
LinkMain/rxlane_done;
LinkMain/slow_rst_done;
LinkMain/syn_align;
LinkMain/txclk;
LinkMain/txlane_done;
LinkMain/usclk;
LinkMain/xge_tx_data_en;
LinkMain/xge_tx_data_eop;
LinkMain/xgmii_tx_ready;
QR1_ref_clk_156_n;
QR1_ref_clk_156_p;
_GND0;
_GND1;
_GND2;
_GND3;
_GND4;
_GND5;
_GND6;
_GND7;
_GND8;
_GND9;
_GND10;
_GND11;
_GND12;
_GND13;
_GND14;
_GND15;
_GND16;
_GND17;
_GND18;
_GND19;
_GND20;
_GND21;
_GND22;
_GND23;
_GND24;
_GND25;
_GND26;
_GND27;
_GND28;
_GND29;
_GND30;
_GND31;
_GND32;
_GND33;
_GND34;
_GND35;
_GND36;
_GND37;
_GND38;
_GND39;
_GND40;
_GND41;
_GND42;
_GND43;
_GND44;
_GND45;
_GND46;
_GND47;
_GND48;
_GND49;
_GND50;
_GND51;
_GND52;
_GND53;
_GND54;
_GND55;
_GND56;
_GND57;
_GND58;
_GND59;
_GND60;
_GND61;
_GND62;
_GND63;
_GND64;
_GND65;
_GND66;
_GND67;
_GND68;
_GND69;
_GND70;
_GND71;
_GND72;
_GND73;
_GND74;
_GND75;
_GND76;
_GND77;
_GND78;
_GND79;
_GND80;
_GND81;
_GND82;
_GND83;
_GND84;
_GND85;
_GND86;
_GND87;
_GND88;
_GND89;
_GND90;
_GND91;
_GND92;
_GND93;
_GND94;
_GND95;
_GND96;
_GND97;
_GND98;
_GND99;
_GND100;
_GND101;
_GND102;
_GND103;
_GND104;
_GND105;
_GND106;
_GND107;
_GND108;
_GND109;
_GND110;
_GND111;
_GND112;
_GND113;
_GND114;
_GND115;
_GND116;
_GND117;
_GND118;
_GND119;
_GND120;
_GND121;
_GND122;
_GND123;
_GND124;
_GND125;
_GND126;
_GND127;
_GND128;
_GND129;
_GND130;
_GND131;
_GND132;
_GND133;
_GND134;
_GND135;
_GND136;
_GND137;
_GND138;
_GND139;
_GND140;
_GND141;
_GND142;
_GND143;
_GND144;
_GND145;
_GND146;
_GND147;
_GND148;
_GND149;
_GND150;
_GND151;
_GND152;
_GND153;
_GND154;
_GND155;
_GND156;
_GND157;
_GND158;
_GND159;
_GND160;
_GND161;
_GND162;
_GND163;
_GND164;
_GND165;
_GND166;
_GND167;
_GND168;
_GND169;
_GND170;
_GND171;
_GND172;
_GND173;
_GND174;
_GND175;
_GND176;
_GND177;
_GND178;
_GND179;
_GND180;
_GND181;
_GND182;
_GND183;
_GND184;
_GND185;
_GND186;
_GND187;
_GND188;
_GND189;
_GND190;
_GND191;
_GND192;
_GND193;
_GND194;
_GND195;
_GND196;
_GND197;
_GND198;
_GND199;
_GND200;
_GND201;
_GND202;
_GND203;
_GND204;
_GND205;
_GND206;
_GND207;
_GND208;
_GND209;
_GND210;
_GND211;
_GND212;
_GND213;
_GND214;
_GND215;
_GND216;
_GND217;
_GND218;
_GND219;
_GND220;
_GND221;
_GND222;
_GND223;
_GND224;
_GND225;
_GND226;
_GND227;
_GND228;
_GND229;
_GND230;
_GND231;
_GND232;
_GND233;
_GND234;
_GND235;
_GND236;
_GND237;
_GND238;
_GND239;
_GND240;
_GND241;
_GND242;
_GND243;
_GND244;
_GND245;
_GND246;
_GND247;
_GND248;
_GND249;
_GND250;
_GND251;
_GND252;
_GND253;
_GND254;
_GND255;
_GND256;
_GND257;
_GND258;
_GND259;
_GND260;
_GND261;
_GND262;
_GND263;
_GND264;
_GND265;
_GND266;
_GND267;
_GND268;
_GND269;
_GND270;
_GND271;
_GND272;
_GND273;
_GND274;
_GND275;
_GND276;
_GND277;
_GND278;
_N0;
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N8;
_N9;
_N10;
_N11;
_N12;
_N13;
_N14;
_N15;
_N16;
_N17;
_N18;
_N19;
_N20;
_N21;
_N22;
_N23;
_N24;
_N25;
_N26;
_N27;
_N28;
_N29;
_N30;
_N31;
_N32;
_N33;
_N34;
_N35;
_N36;
_N37;
_N38;
_N39;
_N40;
_N41;
_N42;
_N43;
_N44;
_N45;
_N46;
_N47;
_N48;
_N49;
_N50;
_N51;
_N52;
_N53;
_N54;
_N55;
_N56;
_N57;
_N58;
_N59;
_N2518;
_N6345;
_N8656;
_N8704;
_N8741;
_N18326;
_N18505;
_N18515;
_N19688;
_N19872;
_N19872_co;
_N27781;
_VCC0;
_VCC1;
_VCC2;
_VCC3;
_VCC4;
_VCC5;
_VCC6;
_VCC7;
_VCC8;
_VCC9;
_VCC10;
_VCC11;
_VCC12;
_VCC13;
_VCC14;
_VCC15;
_VCC16;
_VCC17;
_VCC18;
_VCC19;
_VCC20;
_VCC21;
_VCC22;
_VCC23;
_VCC24;
_VCC25;
_VCC26;
_VCC27;
_VCC28;
_VCC29;
_VCC30;
_VCC31;
_VCC32;
_VCC33;
_VCC34;
_VCC35;
_VCC36;
_VCC37;
_VCC38;
_VCC39;
_VCC40;
_VCC41;
_VCC42;
_VCC43;
_VCC44;
_VCC45;
_VCC46;
_VCC47;
_VCC48;
_VCC49;
_VCC50;
_VCC51;
_VCC52;
_VCC53;
_VCC54;
_VCC55;
_VCC56;
_VCC57;
_VCC58;
_VCC59;
_VCC60;
_VCC61;
_VCC62;
_VCC63;
_VCC64;
_VCC65;
_VCC66;
_VCC67;
_VCC68;
_VCC69;
_VCC70;
_VCC71;
_VCC72;
_VCC73;
_VCC74;
_VCC75;
_VCC76;
_VCC77;
_VCC78;
_VCC79;
_VCC80;
_VCC81;
_VCC82;
_VCC83;
_VCC84;
_VCC85;
_VCC86;
_VCC87;
_VCC88;
_VCC89;
_VCC90;
_VCC91;
_VCC92;
_VCC93;
_VCC94;
_VCC95;
_VCC96;
_VCC97;
_VCC98;
_VCC99;
_VCC100;
_VCC101;
_VCC102;
_VCC103;
_VCC104;
_VCC105;
_VCC106;
_VCC107;
_VCC108;
_VCC109;
_VCC110;
_VCC111;
_VCC112;
_VCC113;
_VCC114;
_VCC115;
_VCC116;
_VCC117;
_VCC118;
_VCC119;
_VCC120;
_VCC121;
_VCC122;
_VCC123;
_VCC124;
_VCC125;
_VCC126;
_VCC127;
_VCC128;
_VCC129;
_VCC130;
_VCC131;
_VCC132;
_VCC133;
_VCC134;
_VCC135;
_VCC136;
_VCC137;
_VCC138;
_VCC139;
_VCC140;
_VCC141;
_VCC142;
_VCC143;
_VCC144;
_VCC145;
_VCC146;
_VCC147;
_VCC148;
_VCC149;
_VCC150;
_VCC151;
_VCC152;
_VCC153;
_VCC154;
_VCC155;
_VCC156;
_VCC157;
_VCC158;
_VCC159;
_VCC160;
_VCC161;
_VCC162;
_VCC163;
_VCC164;
_VCC165;
_VCC166;
_VCC167;
_VCC168;
_VCC169;
_VCC170;
_VCC171;
_VCC172;
_VCC173;
_VCC174;
_VCC175;
_VCC176;
_VCC177;
_VCC178;
_VCC179;
_VCC180;
_VCC181;
_VCC182;
_VCC183;
_VCC184;
_VCC185;
_VCC186;
_VCC187;
_VCC188;
_VCC189;
_VCC190;
_VCC191;
_VCC192;
_VCC193;
_VCC194;
_VCC195;
_VCC196;
_VCC197;
_VCC198;
_VCC199;
_VCC200;
_VCC201;
_VCC202;
_VCC203;
_VCC204;
_VCC205;
_VCC206;
_VCC207;
_VCC208;
_VCC209;
_VCC210;
_VCC211;
_VCC212;
_VCC213;
_VCC214;
_VCC215;
_VCC216;
_VCC217;
_VCC218;
_VCC219;
_VCC220;
_VCC221;
_VCC222;
_VCC223;
_VCC224;
_VCC225;
_VCC226;
_VCC227;
_VCC228;
_VCC229;
_VCC230;
_VCC231;
_VCC232;
_VCC233;
_VCC234;
_VCC235;
_VCC236;
_VCC237;
_VCC238;
_VCC239;
_VCC240;
_VCC241;
_VCC242;
_VCC243;
_VCC244;
_VCC245;
_VCC246;
_VCC247;
_VCC248;
_VCC249;
_VCC250;
_VCC251;
_VCC252;
_VCC253;
_VCC254;
_VCC255;
_VCC256;
_VCC257;
_VCC258;
_VCC259;
_VCC260;
_VCC261;
_VCC262;
_VCC263;
_VCC264;
_VCC265;
_VCC266;
_VCC267;
_VCC268;
_VCC269;
_VCC270;
_VCC271;
_VCC272;
_VCC273;
_VCC274;
_VCC275;
_VCC276;
_VCC277;
_VCC278;
_VCC279;
_VCC280;
_VCC281;
_VCC282;
_VCC283;
_VCC284;
_VCC285;
_VCC286;
_VCC287;
_VCC288;
_VCC289;
_VCC290;
_VCC291;
_VCC292;
_VCC293;
_VCC294;
_VCC295;
_VCC296;
_VCC297;
_VCC298;
_VCC299;
_VCC300;
_VCC301;
_VCC302;
_VCC303;
_VCC304;
_VCC305;
_VCC306;
_VCC307;
_VCC308;
_VCC309;
_VCC310;
_VCC311;
_VCC312;
_VCC313;
_VCC314;
_VCC315;
_VCC316;
_VCC317;
_VCC318;
_VCC319;
_VCC320;
_VCC321;
_VCC322;
_VCC323;
_VCC324;
_VCC325;
_VCC326;
_VCC327;
_VCC328;
_VCC329;
_VCC330;
_VCC331;
_VCC332;
_VCC333;
_VCC334;
_VCC335;
_VCC336;
_VCC337;
_VCC338;
_VCC339;
_VCC340;
_VCC341;
_VCC342;
_VCC343;
_VCC344;
_VCC345;
_VCC346;
_VCC347;
_VCC348;
_VCC349;
_VCC350;
_VCC351;
_VCC352;
_VCC353;
_VCC354;
_VCC355;
_VCC356;
_VCC357;
_VCC358;
_VCC359;
_VCC360;
_VCC361;
_VCC362;
_VCC363;
_VCC364;
_VCC365;
_VCC366;
_VCC367;
_VCC368;
_VCC369;
_VCC370;
_VCC371;
_VCC372;
_VCC373;
_VCC374;
_VCC375;
_VCC376;
_VCC377;
_VCC378;
_VCC379;
_VCC380;
_VCC381;
_VCC382;
_VCC383;
_VCC384;
_VCC385;
_VCC386;
_VCC387;
_VCC388;
_VCC389;
_VCC390;
_VCC391;
_VCC392;
_VCC393;
_VCC394;
_VCC395;
_VCC396;
_VCC397;
_VCC398;
_VCC399;
_VCC400;
_VCC401;
_VCC402;
_VCC403;
_VCC404;
_VCC405;
_VCC406;
_VCC407;
_VCC408;
_VCC409;
_VCC410;
_VCC411;
_VCC412;
_VCC413;
_VCC414;
_VCC415;
_VCC416;
_VCC417;
_VCC418;
_VCC419;
_VCC420;
_VCC421;
_VCC422;
_VCC423;
_VCC424;
_VCC425;
_VCC426;
_VCC427;
_VCC428;
_VCC429;
_VCC430;
_VCC431;
_VCC432;
_VCC433;
_VCC434;
_VCC435;
_VCC436;
_VCC437;
_VCC438;
_VCC439;
_VCC440;
_VCC441;
_VCC442;
_VCC443;
_VCC444;
_VCC445;
_VCC446;
_VCC447;
_VCC448;
_VCC449;
_VCC450;
_VCC451;
_VCC452;
_VCC453;
_VCC454;
_VCC455;
_VCC456;
_VCC457;
_VCC458;
_VCC459;
_VCC460;
_VCC461;
_VCC462;
_VCC463;
_VCC464;
_VCC465;
_VCC466;
_VCC467;
_VCC468;
_VCC469;
_VCC470;
_VCC471;
_VCC472;
_VCC473;
_VCC474;
_VCC475;
_VCC476;
_VCC477;
_VCC478;
_VCC479;
_VCC480;
_VCC481;
_VCC482;
_VCC483;
_VCC484;
_VCC485;
_VCC486;
_VCC487;
_VCC488;
_VCC489;
_VCC490;
_VCC491;
_VCC492;
_VCC493;
_VCC494;
_VCC495;
_VCC496;
_VCC497;
_VCC498;
_VCC499;
_VCC500;
_VCC501;
_VCC502;
_VCC503;
_VCC504;
_VCC505;
_VCC506;
_VCC507;
_VCC508;
_VCC509;
_VCC510;
_VCC511;
_VCC512;
_VCC513;
_VCC514;
_VCC515;
_VCC516;
_VCC517;
_VCC518;
_VCC519;
_VCC520;
_VCC521;
_VCC522;
_VCC523;
_VCC524;
_VCC525;
_VCC526;
_VCC527;
_VCC528;
_VCC529;
_VCC530;
_VCC531;
_VCC532;
_VCC533;
_VCC534;
_VCC535;
_VCC536;
_VCC537;
_VCC538;
_VCC539;
_VCC540;
_VCC541;
_VCC542;
_VCC543;
_VCC544;
_VCC545;
_VCC546;
_VCC547;
_VCC548;
_VCC549;
_VCC550;
_VCC551;
_VCC552;
_VCC553;
_VCC554;
_VCC555;
_VCC556;
_VCC557;
_VCC558;
_VCC559;
_VCC560;
_VCC561;
_VCC562;
_VCC563;
_VCC564;
_VCC565;
_VCC566;
_VCC567;
_VCC568;
_VCC569;
_VCC570;
_VCC571;
_VCC572;
_VCC573;
_VCC574;
_VCC575;
_VCC576;
_VCC577;
_VCC578;
_VCC579;
_VCC580;
_VCC581;
_VCC582;
_VCC583;
_VCC584;
_VCC585;
_VCC586;
_VCC587;
_VCC588;
_VCC589;
_VCC590;
_VCC591;
_VCC592;
_VCC593;
_VCC594;
_VCC595;
_VCC596;
_VCC597;
_VCC598;
_VCC599;
_VCC600;
_VCC601;
_VCC602;
_VCC603;
_VCC604;
_VCC605;
_VCC606;
_VCC607;
_VCC608;
_VCC609;
_VCC610;
_VCC611;
_VCC612;
_VCC613;
_VCC614;
_VCC615;
_VCC616;
_VCC617;
_VCC618;
_VCC619;
_VCC620;
_VCC621;
_VCC622;
_VCC623;
_VCC624;
_VCC625;
_VCC626;
_VCC627;
_VCC628;
_VCC629;
_VCC630;
_VCC631;
_VCC632;
_VCC633;
_VCC634;
_VCC635;
_VCC636;
_VCC637;
_VCC638;
_VCC639;
_VCC640;
_VCC641;
_VCC642;
_VCC643;
_VCC644;
_VCC645;
_VCC646;
_VCC647;
_VCC648;
_VCC649;
_VCC650;
_VCC651;
_VCC652;
_VCC653;
_VCC654;
_VCC655;
_VCC656;
_VCC657;
_VCC658;
_VCC659;
_VCC660;
_VCC661;
_VCC662;
_VCC663;
_VCC664;
_VCC665;
_VCC666;
_VCC667;
_VCC668;
_VCC669;
_VCC670;
_VCC671;
_VCC672;
_VCC673;
_VCC674;
_VCC675;
_VCC676;
_VCC677;
_VCC678;
_VCC679;
_VCC680;
_VCC681;
_VCC682;
_VCC683;
_VCC684;
_VCC685;
_VCC686;
_VCC687;
_VCC688;
_VCC689;
_VCC690;
_VCC691;
_VCC692;
_VCC693;
_VCC694;
_VCC695;
_VCC696;
_VCC697;
_VCC698;
_VCC699;
_VCC700;
_VCC701;
_VCC702;
_VCC703;
_VCC704;
_VCC705;
_VCC706;
_VCC707;
_VCC708;
_VCC709;
_VCC710;
_VCC711;
_VCC712;
_VCC713;
_VCC714;
_VCC715;
_VCC716;
_VCC717;
_VCC718;
_VCC719;
_VCC720;
_VCC721;
_VCC722;
_VCC723;
_VCC724;
_VCC725;
_VCC726;
_VCC727;
_VCC728;
_VCC729;
_VCC730;
_VCC731;
_VCC732;
_VCC733;
_VCC734;
_VCC735;
_VCC736;
_VCC737;
_VCC738;
_VCC739;
_VCC740;
_VCC741;
_VCC742;
_VCC743;
_VCC744;
_VCC745;
_VCC746;
_VCC747;
_VCC748;
_VCC749;
_VCC750;
_VCC751;
_VCC752;
_VCC753;
_VCC754;
_VCC755;
_VCC756;
_VCC757;
_VCC758;
_VCC759;
_VCC760;
_VCC761;
_VCC762;
_VCC763;
_VCC764;
_VCC765;
_VCC766;
_VCC767;
_VCC768;
_VCC769;
_VCC770;
_VCC771;
_VCC772;
_VCC773;
_VCC774;
_VCC775;
_VCC776;
_VCC777;
_VCC778;
_VCC779;
_VCC780;
_VCC781;
_VCC782;
_VCC783;
_VCC784;
_VCC785;
_VCC786;
_VCC787;
_VCC788;
_VCC789;
_VCC790;
_VCC791;
_VCC792;
_VCC793;
_VCC794;
_VCC795;
_VCC796;
_VCC797;
_VCC798;
_VCC799;
_VCC800;
_VCC801;
_VCC802;
_VCC803;
_VCC804;
_VCC805;
_VCC806;
_VCC807;
_VCC808;
_VCC809;
_VCC810;
_VCC811;
_VCC812;
_VCC813;
_VCC814;
_VCC815;
_VCC816;
_VCC817;
_VCC818;
_VCC819;
_VCC820;
_VCC821;
apb_penable;
apb_pready;
apb_psel;
apb_pwrite;
clk_50;
clk_312_5;
fan;
fan_obuf/ntO;
fan_obuf/ntT;
fpga_rst_n;
fpga_rst_n_ibuf/ntD;
fpga_rst_n_ibuf/ntDO;
fpga_rst_n_ibuf/ntDO_N;
i_clk_50;
i_clk_50_ibuf/ntD;
i_clk_50_ibuf/ntDO;
i_clk_50_ibuf/ntDO_N;
i_clk_100_n;
i_clk_100_p;
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
ntR490;
ntR491;
ntR492;
ntR493;
ntR494;
ntR495;
ntR496;
ntR497;
ntR498;
ntR499;
ntR500;
ntR501;
ntR502;
ntR503;
ntR504;
ntR505;
ntR506;
ntR507;
ntR508;
ntR509;
ntR510;
ntR511;
ntR512;
ntR513;
ntR514;
ntR515;
ntR516;
ntR517;
ntR518;
ntR519;
ntR520;
ntR521;
ntR522;
ntR523;
ntR524;
ntR525;
ntR526;
ntR527;
ntR528;
ntR529;
ntR530;
ntR531;
ntR532;
ntR533;
ntR534;
ntR535;
ntR536;
ntR537;
ntR538;
ntR539;
ntR540;
ntR541;
ntR542;
ntR543;
ntR544;
ntR545;
ntR546;
ntR547;
ntR548;
ntR549;
ntR550;
ntR551;
ntR552;
ntR553;
ntR554;
ntR555;
ntR556;
ntR557;
ntR558;
ntR559;
ntR560;
ntR561;
ntR562;
ntR563;
ntR564;
ntR565;
ntR566;
ntR567;
ntR568;
ntR569;
ntR570;
ntR571;
ntR572;
ntR573;
ntR574;
ntR575;
ntR576;
ntR577;
ntR578;
ntR579;
ntR580;
ntR581;
ntR582;
ntR583;
ntR584;
ntR585;
ntR586;
ntR587;
ntR588;
ntR589;
ntR590;
ntR591;
ntR592;
ntR593;
ntR594;
ntR595;
ntR596;
ntR597;
ntR598;
ntR599;
ntR600;
ntR601;
ntR602;
ntR603;
ntR604;
ntR605;
ntR606;
ntR607;
ntR608;
ntR609;
ntR610;
ntR611;
ntR612;
ntR613;
ntR614;
ntR615;
ntR616;
ntR617;
ntR618;
ntR619;
ntR620;
ntR621;
ntR622;
ntR623;
ntR624;
ntR625;
ntR626;
ntR627;
ntR628;
ntR629;
ntR630;
ntR631;
ntR632;
ntR633;
ntR634;
ntR635;
ntR636;
ntR637;
ntR638;
ntR639;
ntR640;
ntR641;
ntR642;
ntR643;
ntR644;
ntR645;
ntR646;
ntR647;
ntR648;
ntR649;
ntR650;
ntR651;
ntR652;
ntR653;
ntR654;
ntR655;
ntR656;
ntR657;
ntR658;
ntR659;
ntR660;
ntR661;
ntR662;
ntR663;
ntR664;
ntR665;
ntR666;
ntR667;
ntR668;
ntR669;
ntR670;
ntR671;
ntR672;
ntR673;
ntR674;
ntR675;
ntR676;
ntR677;
ntR678;
ntR679;
ntR680;
ntR681;
ntR682;
ntR683;
ntR684;
ntR685;
ntR686;
ntR687;
ntR688;
ntR689;
ntR690;
ntR691;
ntR692;
ntR693;
ntR694;
ntR695;
ntR696;
ntR697;
ntR698;
ntR699;
ntR700;
ntR701;
ntR702;
ntR703;
ntR704;
ntR705;
ntR706;
ntR707;
ntR708;
ntR709;
ntR710;
ntR711;
ntR712;
ntR713;
ntR714;
ntR715;
ntR716;
ntR717;
ntR718;
ntR719;
ntR720;
ntR721;
ntR722;
ntR723;
ntR724;
ntR725;
ntR726;
ntR727;
ntR728;
ntR729;
ntR730;
ntR731;
ntR732;
ntR733;
ntR734;
ntR735;
ntR736;
ntR737;
ntR738;
ntR739;
ntR740;
ntR741;
ntR742;
ntR743;
ntR744;
ntR745;
ntR746;
ntR747;
ntR748;
ntR749;
ntR750;
ntR751;
ntR752;
ntR753;
ntR754;
ntR755;
ntR756;
ntR757;
ntR758;
ntR759;
ntR760;
ntR761;
ntR762;
ntR763;
ntR764;
ntR765;
ntR766;
ntR767;
ntR768;
ntR769;
ntR770;
ntR771;
ntR772;
ntR773;
ntR774;
ntR775;
ntR776;
ntR777;
ntR778;
ntR779;
ntR780;
ntR781;
ntR782;
ntR783;
ntR784;
ntR785;
ntR786;
ntR787;
ntR788;
ntR789;
ntR790;
ntR791;
ntR792;
ntR793;
ntR794;
ntR795;
ntR796;
ntR797;
ntR798;
ntR799;
ntR800;
ntR801;
ntR802;
ntR803;
ntR804;
ntR805;
ntR806;
ntR807;
ntR808;
ntR809;
ntR810;
ntR811;
ntR812;
ntR813;
ntR814;
ntR815;
ntR816;
ntR817;
ntR818;
ntR819;
ntR820;
ntR821;
ntR822;
ntR823;
ntR824;
ntR825;
ntR826;
ntR827;
ntR828;
ntR829;
ntR830;
ntR831;
ntR832;
ntR833;
ntR834;
ntR835;
ntR836;
ntR837;
ntR838;
ntR839;
ntR840;
ntR841;
ntR842;
ntR843;
ntR844;
ntR845;
ntR846;
ntR847;
ntR848;
ntR849;
ntR850;
ntR851;
ntR852;
ntR853;
ntR854;
ntR855;
ntR856;
ntR857;
ntR858;
ntR859;
ntR860;
ntR861;
ntR862;
ntR863;
ntR864;
ntR865;
ntR866;
ntR867;
ntR868;
ntR869;
ntR870;
ntR871;
ntR872;
ntR873;
ntR874;
ntR875;
ntR876;
ntR877;
ntR878;
ntR879;
ntR880;
ntR881;
ntR882;
ntR883;
ntR884;
ntR885;
nt_fpga_rst_n;
nt_i_clk_50;
nt_rxd;
nt_txd;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
rxd;
rxd_ibuf/ntD;
rxd_ibuf/ntDO;
rxd_ibuf/ntDO_N;
sfp_1_rx_n;
sfp_1_rx_p;
sfp_1_tx_dis;
sfp_1_tx_dis_obuf/ntO;
sfp_1_tx_dis_obuf/ntT;
sfp_1_tx_n;
sfp_1_tx_p;
txd;
txd_obuf/ntO;
txd_obuf/ntT;
u_CORES/capt_o;
u_CORES/conf_tdi;
u_CORES/drck_o;
u_CORES/sel1_wire;
u_CORES/shift_d;
u_CORES/shift_wire;
u_CORES/tdo1_wire;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N8446;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6568;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6573;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6583;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6588;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6598;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6603;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6613;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6618;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6628;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6633;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6643;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6648;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6658;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6663;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6673;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6678;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6688;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6693;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6705;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/_N6706;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_all;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N994;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N64;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N68;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1060;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1067;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1074;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1079;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1086;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1094;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1101;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1119;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1134;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1150;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1165;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1182;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1197;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1213;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1228;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1232;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1247;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1262;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1278;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1293;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1310;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1325;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1341;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1356;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1374;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1389;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1405;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1420;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1437;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1452;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1468;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1483;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N1487;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N5880;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N7426;
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/_N7427;
u_CORES/u_debug_core_0/_N5811;
u_CORES/u_debug_core_0/_N5820;
u_CORES/u_debug_core_0/_N5886;
u_CORES/u_debug_core_0/_N6078;
u_CORES/u_debug_core_0/_N7372;
u_CORES/u_debug_core_0/_N7452;
u_CORES/u_debug_core_0/conf_rst;
u_CORES/u_debug_core_0/conf_sel_o;
u_CORES/u_debug_core_0/conf_tdi;
u_CORES/u_debug_core_0/data_start_d1;
u_CORES/u_debug_core_0/operation_ind;
u_CORES/u_debug_core_0/ram_wdat0;
u_CORES/u_debug_core_0/ram_wren;
u_CORES/u_debug_core_0/resetn;
u_CORES/u_debug_core_0/start;
u_CORES/u_debug_core_0/start_d2;
u_CORES/u_debug_core_0/start_d3;
u_CORES/u_debug_core_0/trigger;
u_CORES/u_debug_core_0/u0_trig_unit/N9106;
u_CORES/u_debug_core_0/u0_trig_unit/_N6407;
u_CORES/u_debug_core_0/u0_trig_unit/_N6412;
u_CORES/u_debug_core_0/u0_trig_unit/_N6422;
u_CORES/u_debug_core_0/u0_trig_unit/_N6427;
u_CORES/u_debug_core_0/u0_trig_unit/_N6439;
u_CORES/u_debug_core_0/u0_trig_unit/_N6440;
u_CORES/u_debug_core_0/u0_trig_unit/_N6451;
u_CORES/u_debug_core_0/u0_trig_unit/_N6456;
u_CORES/u_debug_core_0/u0_trig_unit/_N6466;
u_CORES/u_debug_core_0/u0_trig_unit/_N6471;
u_CORES/u_debug_core_0/u0_trig_unit/_N6481;
u_CORES/u_debug_core_0/u0_trig_unit/_N6486;
u_CORES/u_debug_core_0/u0_trig_unit/_N6498;
u_CORES/u_debug_core_0/u0_trig_unit/_N6501;
u_CORES/u_debug_core_0/u0_trig_unit/_N6508;
u_CORES/u_debug_core_0/u0_trig_unit/_N6513;
u_CORES/u_debug_core_0/u0_trig_unit/_N6523;
u_CORES/u_debug_core_0/u0_trig_unit/_N6528;
u_CORES/u_debug_core_0/u0_trig_unit/_N6538;
u_CORES/u_debug_core_0/u0_trig_unit/_N6543;
u_CORES/u_debug_core_0/u0_trig_unit/_N6553;
u_CORES/u_debug_core_0/u0_trig_unit/_N6558;
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N993;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N164;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2281;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2284;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2300;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2316;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2331;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2347;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2362;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2380;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2395;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2411;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2426;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2443;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2458;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2474;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2489;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2493;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2508;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2523;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2539;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2554;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2571;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2586;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2602;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2617;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2635;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2650;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2666;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2681;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2698;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2713;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2729;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2744;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2748;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N5888;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N7442;
u_CORES/u_debug_core_0/u_Storage_Condition/N290;
u_CORES/u_debug_core_0/u_Storage_Condition/N351;
u_CORES/u_debug_core_0/u_Storage_Condition/N412;
u_CORES/u_debug_core_0/u_Storage_Condition/N414;
u_CORES/u_debug_core_0/u_Storage_Condition/N417;
u_CORES/u_debug_core_0/u_Storage_Condition/N423;
u_CORES/u_debug_core_0/u_Storage_Condition/N425_inv;
u_CORES/u_debug_core_0/u_Storage_Condition/_N217;
u_CORES/u_debug_core_0/u_Storage_Condition/_N229;
u_CORES/u_debug_core_0/u_Storage_Condition/_N265;
u_CORES/u_debug_core_0/u_Storage_Condition/_N289;
u_CORES/u_debug_core_0/u_Storage_Condition/_N297;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2837;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2839;
u_CORES/u_debug_core_0/u_Storage_Condition/_N5890;
u_CORES/u_debug_core_0/u_Storage_Condition/_N5892;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6399;
u_CORES/u_debug_core_0/u_Storage_Condition/_N6732;
u_CORES/u_debug_core_0/u_Storage_Condition/_N7434;
u_CORES/u_debug_core_0/u_Storage_Condition/_N7484;
u_CORES/u_debug_core_0/u_Storage_Condition/_N7485;
u_CORES/u_debug_core_0/u_Storage_Condition/_N7486;
u_CORES/u_debug_core_0/u_Storage_Condition/_N7488;
u_CORES/u_debug_core_0/u_Storage_Condition/_N7489;
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa_c;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N286;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2753;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2754;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2761;
u_CORES/u_debug_core_0/u_Trigger_Condition/N206;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N77;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N236;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/_N1492;
u_CORES/u_debug_core_0/u_hub_data_decode/N286;
u_CORES/u_debug_core_0/u_hub_data_decode/N340;
u_CORES/u_debug_core_0/u_hub_data_decode/N780;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2959;
u_CORES/u_debug_core_0/u_hub_data_decode/_N7528;
u_CORES/u_debug_core_0/u_hub_data_decode/_N7529;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb;
u_CORES/u_debug_core_0/u_rd_addr_gen/N52_inv;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_40;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_52;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_321_68;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4004;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4005;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4014;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4040;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4042;
u_CORES/u_debug_core_0/u_rd_addr_gen/N69_4049;
u_CORES/u_debug_core_0/u_rd_addr_gen/N1003;
u_CORES/u_debug_core_0/u_rd_addr_gen/N1011;
u_CORES/u_debug_core_0/u_rd_addr_gen/N1014;
u_CORES/u_debug_core_0/u_rd_addr_gen/N1016;
u_CORES/u_debug_core_0/u_rd_addr_gen/N1017;
u_CORES/u_debug_core_0/u_rd_addr_gen/N1018;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N96;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N120;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N132;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2859;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2861;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2862;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2867;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2868;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2876;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2884;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2940;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3069;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3282;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3360;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3370;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3385;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3413;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3512;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3590;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3634;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3660;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3772;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3798;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3814;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3877;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3902;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3915;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N3940;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4021;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4047;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4111;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4253;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4256;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4288;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4366;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4374;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4581;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4964;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N4969;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5845;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5846;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5847;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5848;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5849;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5852;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5855;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5856;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5857;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5858;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5859;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5860;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5862;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5863;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5871;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5873;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5874;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N5876;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7394;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7461;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7465;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7466;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7467;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7468;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7470;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7473;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7474;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7475;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7477;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7479;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7495;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7496;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7497;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7498;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7499;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7501;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7503;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7505;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7507;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7511;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7512;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7513;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7518;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7519;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7520;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7521;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N7524;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/u_debug_core_0/u_hub_data_decode/N283;
u_CORES/u_debug_core_0/u_rd_addr_gen/u_debug_core_0/u_hub_data_decode/N285;
u_CORES/u_jtag_hub/N143;
u_CORES/u_jtag_hub/N160;
u_CORES/u_jtag_hub/data_ctrl;
u_CORES/u_jtag_hub/shift;
u_CORES/update_wire;
uart_ctrl_inst/rx_fifo_rd_data_valid;
uart_ctrl_inst/sync_rst_n;
uart_ctrl_inst/tx_fifo_wr_data_req;
uart_ctrl_inst/u_uart_ctrl/apb_cmd_done;
uart_ctrl_inst/u_uart_ctrl/apb_cmd_en;
uart_ctrl_inst/u_uart_ctrl/mdio_cmd_done;
uart_ctrl_inst/u_uart_ctrl/mdio_cmd_en;
uart_ctrl_inst/u_uart_ctrl/mdio_tx_fifo_wr_data_req;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N143;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N198;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N226;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N234;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2077;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2078;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2079;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2080;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2081;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2082;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2083;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2084;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2085;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2086;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2087;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2088;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2089;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2090;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2091;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N19720;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N19728;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N24090;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N24095;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/time_out;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/tx_enable;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N188[0]_inv;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N294;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N299;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N304;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N313;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N317;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N321;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N325;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N405_inv_inv;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N77;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N128;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N150;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1804;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1805;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1806;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1807;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1808;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1809;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1810;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1811;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1812;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1813;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1814;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1815;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1816;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1817;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N18334;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N19573;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N24109;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N24114;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N24117;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N24118;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N26991;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N26994;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N26996;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N27806;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/apb_fifo_data_req;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cmd_en;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b3;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_3;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N353;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N22;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N23;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N28;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N34;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N2120;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N18385;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N18501;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N19727;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N26385;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N27017;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N27018;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc_pos;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en;
uart_ctrl_inst/u_uart_ctrl/we;
uart_ctrl_inst/u_uart_top/clk_en;
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data_req;
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data_valid;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1788;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1789;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1790;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1791;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1792;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1793;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1794;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1795;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1796;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1797;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1798;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1799;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1800;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N1801;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N23852;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N23857;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N155;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N164;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_down;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_req;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_sample;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r2;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/clken;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_over;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_req;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/valid_temp;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/empty;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/full;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N607;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N628;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N25602;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N26824;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N26965;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N26966;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_en;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/wr_en;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/empty;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/full;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1460;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1473;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1477;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N19567;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N26999;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N27805;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_en;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/wr_en;
LinkMain/MAC_10G/cfg_paddr [0];
LinkMain/MAC_10G/cfg_paddr [1];
LinkMain/MAC_10G/cfg_paddr [2];
LinkMain/MAC_10G/cfg_paddr [3];
LinkMain/MAC_10G/cfg_paddr [4];
LinkMain/MAC_10G/cfg_paddr [5];
LinkMain/MAC_10G/cfg_prdata [0];
LinkMain/MAC_10G/cfg_prdata [1];
LinkMain/MAC_10G/cfg_prdata [2];
LinkMain/MAC_10G/cfg_prdata [3];
LinkMain/MAC_10G/cfg_prdata [4];
LinkMain/MAC_10G/cfg_prdata [5];
LinkMain/MAC_10G/cfg_prdata [6];
LinkMain/MAC_10G/cfg_prdata [7];
LinkMain/MAC_10G/cfg_prdata [8];
LinkMain/MAC_10G/cfg_prdata [9];
LinkMain/MAC_10G/cfg_prdata [10];
LinkMain/MAC_10G/cfg_prdata [11];
LinkMain/MAC_10G/cfg_prdata [12];
LinkMain/MAC_10G/cfg_prdata [13];
LinkMain/MAC_10G/cfg_prdata [14];
LinkMain/MAC_10G/cfg_prdata [15];
LinkMain/MAC_10G/cfg_prdata [16];
LinkMain/MAC_10G/cfg_prdata [17];
LinkMain/MAC_10G/cfg_prdata [18];
LinkMain/MAC_10G/cfg_prdata [19];
LinkMain/MAC_10G/cfg_prdata [20];
LinkMain/MAC_10G/cfg_prdata [21];
LinkMain/MAC_10G/cfg_prdata [22];
LinkMain/MAC_10G/cfg_prdata [23];
LinkMain/MAC_10G/cfg_prdata [24];
LinkMain/MAC_10G/cfg_prdata [25];
LinkMain/MAC_10G/cfg_prdata [26];
LinkMain/MAC_10G/cfg_prdata [27];
LinkMain/MAC_10G/cfg_prdata [28];
LinkMain/MAC_10G/cfg_prdata [29];
LinkMain/MAC_10G/cfg_prdata [30];
LinkMain/MAC_10G/cfg_prdata [31];
LinkMain/MAC_10G/cfg_tx_ipg_value [2];
LinkMain/MAC_10G/cfg_tx_ipg_value [3];
LinkMain/MAC_10G/cfg_tx_ipg_value [4];
LinkMain/MAC_10G/cfg_tx_ipg_value [5];
LinkMain/MAC_10G/cfg_tx_mtu_size [0];
LinkMain/MAC_10G/cfg_tx_mtu_size [1];
LinkMain/MAC_10G/cfg_tx_mtu_size [2];
LinkMain/MAC_10G/cfg_tx_mtu_size [3];
LinkMain/MAC_10G/cfg_tx_mtu_size [4];
LinkMain/MAC_10G/cfg_tx_mtu_size [5];
LinkMain/MAC_10G/cfg_tx_mtu_size [6];
LinkMain/MAC_10G/cfg_tx_mtu_size [7];
LinkMain/MAC_10G/cfg_tx_mtu_size [8];
LinkMain/MAC_10G/cfg_tx_mtu_size [9];
LinkMain/MAC_10G/cfg_tx_mtu_size [10];
LinkMain/MAC_10G/cfg_tx_mtu_size [11];
LinkMain/MAC_10G/cfg_tx_mtu_size [12];
LinkMain/MAC_10G/cfg_tx_mtu_size [13];
LinkMain/MAC_10G/cfg_tx_mtu_size [14];
LinkMain/MAC_10G/link_fault [0];
LinkMain/MAC_10G/link_fault [1];
LinkMain/MAC_10G/link_fault [2];
LinkMain/MAC_10G/link_fault_toreg [0];
LinkMain/MAC_10G/link_fault_toreg [1];
LinkMain/MAC_10G/link_fault_toreg [2];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [0];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [1];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [2];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [3];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [4];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [5];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [6];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [7];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [8];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [9];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [10];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [11];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [12];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [13];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [14];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [15];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [16];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [17];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [18];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [19];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [20];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [21];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [22];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [23];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [24];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [25];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [26];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [27];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [28];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [29];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [30];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [31];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [32];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [33];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [34];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [35];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [36];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [37];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [38];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [39];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [40];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [41];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [42];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [43];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [44];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [45];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [46];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [47];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [0];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [1];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [2];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [3];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [4];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [5];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [6];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [0];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [1];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [2];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [3];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [4];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [5];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [6];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [7];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [8];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [9];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [10];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [11];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [12];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [13];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [14];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [15];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [16];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [17];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [18];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [19];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [20];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [21];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [22];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [23];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [24];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [25];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [26];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [27];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [28];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [29];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [30];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [31];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/nb1 [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [32];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [33];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [34];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [35];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [36];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [37];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [38];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [39];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [40];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [41];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [42];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [43];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [44];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [45];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [46];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [47];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [48];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [49];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [50];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [51];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [52];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [53];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [54];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [55];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [56];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [57];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [58];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [59];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [60];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [61];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [62];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [63];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/N168 [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/crc32_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0 [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0 [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0 [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0 [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte0_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1 [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte1_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte2_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3 [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte3_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte4_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5 [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte5_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte6_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7 [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/new_crc_byte7_reg [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [26];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [27];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [28];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [29];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [30];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/seed [31];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_byte_vaild_d2 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_byte_vaild_d2 [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_byte_vaild_d2 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [32];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [33];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [40];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [41];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [48];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [49];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [56];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/crc_tx_cal/xge_data_reg [57];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [10];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [11];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [12];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [13];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [14];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [15];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [18];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [19];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [20];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [21];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [22];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/nb2 [23];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d3 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d3 [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d3 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d4 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d4 [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_byte_vaild_d4 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [56];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d1 [57];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [32];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [33];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [40];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [41];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [48];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d2 [49];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [0];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [1];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [2];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [3];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [4];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [5];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [6];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [7];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [8];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [9];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [16];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [17];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [24];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [25];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [32];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [33];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [40];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [41];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [48];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [49];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [56];
LinkMain/MAC_10G/xge_mac_tx_top/crc_tx_cal_top_inst/xge_crc_data_d3 [57];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d [0];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d [1];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_byte_vaild_d [2];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [0];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [1];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [2];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [3];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [4];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [5];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [6];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [7];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [8];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [9];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [10];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [11];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [12];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [13];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [14];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [15];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [16];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [17];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [18];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [19];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [20];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [21];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [22];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [23];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [24];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [25];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [26];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [27];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [28];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [29];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [30];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xge_tx_data_h [31];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [0];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [1];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [2];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [3];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [4];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [5];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [6];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp [7];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [0];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [1];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [2];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [3];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [4];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [5];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [6];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txc_tmp_d [7];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [0];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [1];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [2];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [3];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [4];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [5];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [6];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [7];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [8];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [9];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [10];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [11];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [12];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [13];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [14];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [15];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [16];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [17];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [18];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [19];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [20];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [21];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [22];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [23];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [24];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [25];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [26];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [27];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [28];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [29];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [30];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [31];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [32];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [33];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [34];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [35];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [36];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [37];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [38];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp [39];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [0];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [1];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [2];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [3];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [4];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [5];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [6];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [7];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [8];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [9];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [10];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [11];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [12];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [13];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [14];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [15];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [16];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [17];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [18];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [19];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [20];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [21];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [22];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [23];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [24];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [25];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [26];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [27];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [28];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [29];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [30];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [31];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [32];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [33];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [34];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [35];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [36];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [37];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [38];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [39];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [40];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [41];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [42];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [43];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [44];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [45];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [46];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [47];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [48];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [49];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [50];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [51];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [52];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [53];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [54];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [55];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [56];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [57];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [58];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [59];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [60];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [61];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [62];
LinkMain/MAC_10G/xge_mac_tx_top/packet2xgmii_inst/xgmii_txd_tmp_d [63];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N74_1.co [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.co [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.co [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.co [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.co [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.co [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N77_2.co [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N90.co [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N115.co [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N164 [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N211 [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/N215 [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d1 [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d1 [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d1 [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d2 [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d2 [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_byte_vaild_d2 [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [15];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [16];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [17];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [18];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [19];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [20];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [21];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [22];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [23];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [24];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [25];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [26];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [27];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [28];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [29];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [30];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d0 [31];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [15];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [16];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [17];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [18];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [19];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [20];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [21];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [22];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [23];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [24];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [25];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [26];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [27];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [28];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [29];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [30];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [31];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [32];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [33];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [34];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [35];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [36];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [37];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [38];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [39];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [40];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [41];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [42];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [43];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [44];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [45];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [46];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [47];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [48];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [49];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [50];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [51];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [52];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [53];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [54];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [55];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [56];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [57];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [58];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [59];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [60];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [61];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [62];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_in_d1 [63];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [15];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [16];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [17];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [18];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [19];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [20];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [21];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [22];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [23];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [24];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [25];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [26];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [27];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [28];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [29];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [30];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [31];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [32];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [33];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [34];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [35];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [36];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [37];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [38];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [39];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [40];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [41];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [42];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [43];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [44];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [45];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [46];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [47];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [48];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [49];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [50];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [51];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [52];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [53];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [54];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [55];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [56];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [57];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [58];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [59];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [60];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [61];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [62];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/data_out_exp [63];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_cnt [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_count [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/mtu_size_tmp [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_mtu_packet_tx/packet_length_d0 [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [32];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [33];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [34];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [35];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [36];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [37];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [38];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [39];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [40];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [41];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [42];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [43];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [44];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [45];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [46];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [47];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [48];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [49];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [50];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [51];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [52];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [53];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [54];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [55];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [56];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [57];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [58];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [59];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [60];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [61];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [62];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data [63];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data_byte_vaild [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data_byte_vaild [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_crc_data_byte_vaild [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [16];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [17];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [24];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [25];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [32];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [33];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [40];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [41];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [48];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [49];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [56];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data [57];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data_byte_vaild [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data_byte_vaild [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_data_byte_vaild [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/N590 [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_adj_value [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_adj_value [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_adj_value [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_adj_value [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_cnt [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/ifg_dly_count [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/payload_size_tmp_d [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [67];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data [69];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [24];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [25];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [56];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_data_exp [57];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_valid_exp_tmp [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_valid_exp_tmp [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rx_data_valid_exp_tmp [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_addr [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_addr [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_addr [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_addr [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [67];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/wr_data [69];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [2];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [3];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [4];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [5];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [6];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [7];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [8];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [9];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [10];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [11];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [12];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [13];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [14];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [15];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [16];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [17];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [18];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [19];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [20];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [21];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [22];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [23];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [24];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [25];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [26];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [27];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [28];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [29];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [30];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [31];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [32];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [33];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [34];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [35];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [36];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [37];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [38];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [39];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [40];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [41];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [42];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [43];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [44];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [45];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [46];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [47];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [48];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [49];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [50];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [51];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [52];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [53];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [54];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [55];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [56];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [57];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [58];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [59];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [60];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [61];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [62];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data [63];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data_byte_vaild [0];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data_byte_vaild [1];
LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_mtu_data_byte_vaild [2];
LinkMain/PCS_10G/pattern_err_count [0];
LinkMain/PCS_10G/pattern_err_count [1];
LinkMain/PCS_10G/pattern_err_count [2];
LinkMain/PCS_10G/pattern_err_count [3];
LinkMain/PCS_10G/pattern_err_count [4];
LinkMain/PCS_10G/pattern_err_count [5];
LinkMain/PCS_10G/pattern_err_count [6];
LinkMain/PCS_10G/pattern_err_count [7];
LinkMain/PCS_10G/pattern_err_count [8];
LinkMain/PCS_10G/pattern_err_count [9];
LinkMain/PCS_10G/pattern_err_count [10];
LinkMain/PCS_10G/pattern_err_count [11];
LinkMain/PCS_10G/pattern_err_count [12];
LinkMain/PCS_10G/pattern_err_count [13];
LinkMain/PCS_10G/pattern_err_count [14];
LinkMain/PCS_10G/pattern_err_count [15];
LinkMain/PCS_10G/rx_descr_data [0];
LinkMain/PCS_10G/rx_descr_data [1];
LinkMain/PCS_10G/rx_descr_data [2];
LinkMain/PCS_10G/rx_descr_data [3];
LinkMain/PCS_10G/rx_descr_data [4];
LinkMain/PCS_10G/rx_descr_data [5];
LinkMain/PCS_10G/rx_descr_data [6];
LinkMain/PCS_10G/rx_descr_data [7];
LinkMain/PCS_10G/rx_descr_data [8];
LinkMain/PCS_10G/rx_descr_data [9];
LinkMain/PCS_10G/rx_descr_data [10];
LinkMain/PCS_10G/rx_descr_data [11];
LinkMain/PCS_10G/rx_descr_data [12];
LinkMain/PCS_10G/rx_descr_data [13];
LinkMain/PCS_10G/rx_descr_data [14];
LinkMain/PCS_10G/rx_descr_data [15];
LinkMain/PCS_10G/rx_descr_data [16];
LinkMain/PCS_10G/rx_descr_data [17];
LinkMain/PCS_10G/rx_descr_data [18];
LinkMain/PCS_10G/rx_descr_data [19];
LinkMain/PCS_10G/rx_descr_data [20];
LinkMain/PCS_10G/rx_descr_data [21];
LinkMain/PCS_10G/rx_descr_data [22];
LinkMain/PCS_10G/rx_descr_data [23];
LinkMain/PCS_10G/rx_descr_data [24];
LinkMain/PCS_10G/rx_descr_data [25];
LinkMain/PCS_10G/rx_descr_data [26];
LinkMain/PCS_10G/rx_descr_data [27];
LinkMain/PCS_10G/rx_descr_data [28];
LinkMain/PCS_10G/rx_descr_data [29];
LinkMain/PCS_10G/rx_descr_data [30];
LinkMain/PCS_10G/rx_descr_data [31];
LinkMain/PCS_10G/rx_descr_data [32];
LinkMain/PCS_10G/rx_descr_data [33];
LinkMain/PCS_10G/rx_descr_data [34];
LinkMain/PCS_10G/rx_descr_data [35];
LinkMain/PCS_10G/rx_descr_data [36];
LinkMain/PCS_10G/rx_descr_data [37];
LinkMain/PCS_10G/rx_descr_data [38];
LinkMain/PCS_10G/rx_descr_data [39];
LinkMain/PCS_10G/rx_descr_data [40];
LinkMain/PCS_10G/rx_descr_data [41];
LinkMain/PCS_10G/rx_descr_data [42];
LinkMain/PCS_10G/rx_descr_data [43];
LinkMain/PCS_10G/rx_descr_data [44];
LinkMain/PCS_10G/rx_descr_data [45];
LinkMain/PCS_10G/rx_descr_data [46];
LinkMain/PCS_10G/rx_descr_data [47];
LinkMain/PCS_10G/rx_descr_data [48];
LinkMain/PCS_10G/rx_descr_data [49];
LinkMain/PCS_10G/rx_descr_data [50];
LinkMain/PCS_10G/rx_descr_data [51];
LinkMain/PCS_10G/rx_descr_data [52];
LinkMain/PCS_10G/rx_descr_data [53];
LinkMain/PCS_10G/rx_descr_data [54];
LinkMain/PCS_10G/rx_descr_data [55];
LinkMain/PCS_10G/rx_descr_data [56];
LinkMain/PCS_10G/rx_descr_data [57];
LinkMain/PCS_10G/rx_descr_data [58];
LinkMain/PCS_10G/rx_descr_data [59];
LinkMain/PCS_10G/rx_descr_data [60];
LinkMain/PCS_10G/rx_descr_data [61];
LinkMain/PCS_10G/rx_descr_data [62];
LinkMain/PCS_10G/rx_descr_data [63];
LinkMain/PCS_10G/rx_descr_h [0];
LinkMain/PCS_10G/rx_descr_h [1];
LinkMain/PCS_10G/rx_syn_data [0];
LinkMain/PCS_10G/rx_syn_data [1];
LinkMain/PCS_10G/rx_syn_data [2];
LinkMain/PCS_10G/rx_syn_data [3];
LinkMain/PCS_10G/rx_syn_data [4];
LinkMain/PCS_10G/rx_syn_data [5];
LinkMain/PCS_10G/rx_syn_data [6];
LinkMain/PCS_10G/rx_syn_data [7];
LinkMain/PCS_10G/rx_syn_data [8];
LinkMain/PCS_10G/rx_syn_data [9];
LinkMain/PCS_10G/rx_syn_data [10];
LinkMain/PCS_10G/rx_syn_data [11];
LinkMain/PCS_10G/rx_syn_data [12];
LinkMain/PCS_10G/rx_syn_data [13];
LinkMain/PCS_10G/rx_syn_data [14];
LinkMain/PCS_10G/rx_syn_data [15];
LinkMain/PCS_10G/rx_syn_data [16];
LinkMain/PCS_10G/rx_syn_data [17];
LinkMain/PCS_10G/rx_syn_data [18];
LinkMain/PCS_10G/rx_syn_data [19];
LinkMain/PCS_10G/rx_syn_data [20];
LinkMain/PCS_10G/rx_syn_data [21];
LinkMain/PCS_10G/rx_syn_data [22];
LinkMain/PCS_10G/rx_syn_data [23];
LinkMain/PCS_10G/rx_syn_data [24];
LinkMain/PCS_10G/rx_syn_data [25];
LinkMain/PCS_10G/rx_syn_data [26];
LinkMain/PCS_10G/rx_syn_data [27];
LinkMain/PCS_10G/rx_syn_data [28];
LinkMain/PCS_10G/rx_syn_data [29];
LinkMain/PCS_10G/rx_syn_data [30];
LinkMain/PCS_10G/rx_syn_data [31];
LinkMain/PCS_10G/rx_syn_data [32];
LinkMain/PCS_10G/rx_syn_data [33];
LinkMain/PCS_10G/rx_syn_data [34];
LinkMain/PCS_10G/rx_syn_data [35];
LinkMain/PCS_10G/rx_syn_data [36];
LinkMain/PCS_10G/rx_syn_data [37];
LinkMain/PCS_10G/rx_syn_data [38];
LinkMain/PCS_10G/rx_syn_data [39];
LinkMain/PCS_10G/rx_syn_data [40];
LinkMain/PCS_10G/rx_syn_data [41];
LinkMain/PCS_10G/rx_syn_data [42];
LinkMain/PCS_10G/rx_syn_data [43];
LinkMain/PCS_10G/rx_syn_data [44];
LinkMain/PCS_10G/rx_syn_data [45];
LinkMain/PCS_10G/rx_syn_data [46];
LinkMain/PCS_10G/rx_syn_data [47];
LinkMain/PCS_10G/rx_syn_data [48];
LinkMain/PCS_10G/rx_syn_data [49];
LinkMain/PCS_10G/rx_syn_data [50];
LinkMain/PCS_10G/rx_syn_data [51];
LinkMain/PCS_10G/rx_syn_data [52];
LinkMain/PCS_10G/rx_syn_data [53];
LinkMain/PCS_10G/rx_syn_data [54];
LinkMain/PCS_10G/rx_syn_data [55];
LinkMain/PCS_10G/rx_syn_data [56];
LinkMain/PCS_10G/rx_syn_data [57];
LinkMain/PCS_10G/rx_syn_data [58];
LinkMain/PCS_10G/rx_syn_data [59];
LinkMain/PCS_10G/rx_syn_data [60];
LinkMain/PCS_10G/rx_syn_data [61];
LinkMain/PCS_10G/rx_syn_data [62];
LinkMain/PCS_10G/rx_syn_data [63];
LinkMain/PCS_10G/rx_syn_h [0];
LinkMain/PCS_10G/rx_syn_h [1];
LinkMain/PCS_10G/rxc_dec [0];
LinkMain/PCS_10G/rxc_dec [1];
LinkMain/PCS_10G/rxc_dec [2];
LinkMain/PCS_10G/rxc_dec [3];
LinkMain/PCS_10G/rxc_dec [4];
LinkMain/PCS_10G/rxc_dec [5];
LinkMain/PCS_10G/rxc_dec [6];
LinkMain/PCS_10G/rxc_dec [7];
LinkMain/PCS_10G/rxd_dec [0];
LinkMain/PCS_10G/rxd_dec [1];
LinkMain/PCS_10G/rxd_dec [2];
LinkMain/PCS_10G/rxd_dec [3];
LinkMain/PCS_10G/rxd_dec [4];
LinkMain/PCS_10G/rxd_dec [5];
LinkMain/PCS_10G/rxd_dec [6];
LinkMain/PCS_10G/rxd_dec [7];
LinkMain/PCS_10G/rxd_dec [8];
LinkMain/PCS_10G/rxd_dec [9];
LinkMain/PCS_10G/rxd_dec [10];
LinkMain/PCS_10G/rxd_dec [11];
LinkMain/PCS_10G/rxd_dec [12];
LinkMain/PCS_10G/rxd_dec [13];
LinkMain/PCS_10G/rxd_dec [14];
LinkMain/PCS_10G/rxd_dec [15];
LinkMain/PCS_10G/rxd_dec [16];
LinkMain/PCS_10G/rxd_dec [17];
LinkMain/PCS_10G/rxd_dec [18];
LinkMain/PCS_10G/rxd_dec [19];
LinkMain/PCS_10G/rxd_dec [20];
LinkMain/PCS_10G/rxd_dec [21];
LinkMain/PCS_10G/rxd_dec [22];
LinkMain/PCS_10G/rxd_dec [23];
LinkMain/PCS_10G/rxd_dec [24];
LinkMain/PCS_10G/rxd_dec [25];
LinkMain/PCS_10G/rxd_dec [26];
LinkMain/PCS_10G/rxd_dec [27];
LinkMain/PCS_10G/rxd_dec [28];
LinkMain/PCS_10G/rxd_dec [29];
LinkMain/PCS_10G/rxd_dec [30];
LinkMain/PCS_10G/rxd_dec [31];
LinkMain/PCS_10G/rxd_dec [32];
LinkMain/PCS_10G/rxd_dec [33];
LinkMain/PCS_10G/rxd_dec [34];
LinkMain/PCS_10G/rxd_dec [35];
LinkMain/PCS_10G/rxd_dec [36];
LinkMain/PCS_10G/rxd_dec [37];
LinkMain/PCS_10G/rxd_dec [38];
LinkMain/PCS_10G/rxd_dec [39];
LinkMain/PCS_10G/rxd_dec [40];
LinkMain/PCS_10G/rxd_dec [41];
LinkMain/PCS_10G/rxd_dec [42];
LinkMain/PCS_10G/rxd_dec [43];
LinkMain/PCS_10G/rxd_dec [44];
LinkMain/PCS_10G/rxd_dec [45];
LinkMain/PCS_10G/rxd_dec [46];
LinkMain/PCS_10G/rxd_dec [47];
LinkMain/PCS_10G/rxd_dec [48];
LinkMain/PCS_10G/rxd_dec [49];
LinkMain/PCS_10G/rxd_dec [50];
LinkMain/PCS_10G/rxd_dec [51];
LinkMain/PCS_10G/rxd_dec [52];
LinkMain/PCS_10G/rxd_dec [53];
LinkMain/PCS_10G/rxd_dec [54];
LinkMain/PCS_10G/rxd_dec [55];
LinkMain/PCS_10G/rxd_dec [56];
LinkMain/PCS_10G/rxd_dec [57];
LinkMain/PCS_10G/rxd_dec [58];
LinkMain/PCS_10G/rxd_dec [59];
LinkMain/PCS_10G/rxd_dec [60];
LinkMain/PCS_10G/rxd_dec [61];
LinkMain/PCS_10G/rxd_dec [62];
LinkMain/PCS_10G/rxd_dec [63];
LinkMain/PCS_10G/tx_scr [42];
LinkMain/PCS_10G/tx_scr [43];
LinkMain/PCS_10G/tx_scr [44];
LinkMain/PCS_10G/tx_scr [45];
LinkMain/PCS_10G/tx_scr [46];
LinkMain/PCS_10G/tx_scr [47];
LinkMain/PCS_10G/tx_scr [48];
LinkMain/PCS_10G/tx_scr [49];
LinkMain/PCS_10G/tx_scr [50];
LinkMain/PCS_10G/tx_scr [51];
LinkMain/PCS_10G/tx_scr [52];
LinkMain/PCS_10G/tx_scr [53];
LinkMain/PCS_10G/tx_scr [54];
LinkMain/PCS_10G/tx_scr [55];
LinkMain/PCS_10G/tx_scr [56];
LinkMain/PCS_10G/tx_scr [57];
LinkMain/PCS_10G/tx_scr [58];
LinkMain/PCS_10G/tx_scr [59];
LinkMain/PCS_10G/tx_scr [60];
LinkMain/PCS_10G/tx_scr [61];
LinkMain/PCS_10G/tx_scr [62];
LinkMain/PCS_10G/tx_scr [63];
LinkMain/PCS_10G/tx_scr [64];
LinkMain/PCS_10G/tx_scr [65];
LinkMain/PCS_10G/u0_tx_encode/txc_i [0];
LinkMain/PCS_10G/u0_tx_encode/txc_i [1];
LinkMain/PCS_10G/u0_tx_encode/txc_i [2];
LinkMain/PCS_10G/u0_tx_encode/txc_i [3];
LinkMain/PCS_10G/u0_tx_encode/txc_i [4];
LinkMain/PCS_10G/u0_tx_encode/txc_i [5];
LinkMain/PCS_10G/u0_tx_encode/txc_i [6];
LinkMain/PCS_10G/u0_tx_encode/txc_i [7];
LinkMain/PCS_10G/u0_tx_encode/txd_i [0];
LinkMain/PCS_10G/u0_tx_encode/txd_i [1];
LinkMain/PCS_10G/u0_tx_encode/txd_i [2];
LinkMain/PCS_10G/u0_tx_encode/txd_i [3];
LinkMain/PCS_10G/u0_tx_encode/txd_i [4];
LinkMain/PCS_10G/u0_tx_encode/txd_i [5];
LinkMain/PCS_10G/u0_tx_encode/txd_i [6];
LinkMain/PCS_10G/u0_tx_encode/txd_i [7];
LinkMain/PCS_10G/u0_tx_encode/txd_i [8];
LinkMain/PCS_10G/u0_tx_encode/txd_i [9];
LinkMain/PCS_10G/u0_tx_encode/txd_i [10];
LinkMain/PCS_10G/u0_tx_encode/txd_i [11];
LinkMain/PCS_10G/u0_tx_encode/txd_i [12];
LinkMain/PCS_10G/u0_tx_encode/txd_i [13];
LinkMain/PCS_10G/u0_tx_encode/txd_i [14];
LinkMain/PCS_10G/u0_tx_encode/txd_i [15];
LinkMain/PCS_10G/u0_tx_encode/txd_i [16];
LinkMain/PCS_10G/u0_tx_encode/txd_i [17];
LinkMain/PCS_10G/u0_tx_encode/txd_i [18];
LinkMain/PCS_10G/u0_tx_encode/txd_i [19];
LinkMain/PCS_10G/u0_tx_encode/txd_i [20];
LinkMain/PCS_10G/u0_tx_encode/txd_i [21];
LinkMain/PCS_10G/u0_tx_encode/txd_i [22];
LinkMain/PCS_10G/u0_tx_encode/txd_i [23];
LinkMain/PCS_10G/u0_tx_encode/txd_i [24];
LinkMain/PCS_10G/u0_tx_encode/txd_i [25];
LinkMain/PCS_10G/u0_tx_encode/txd_i [26];
LinkMain/PCS_10G/u0_tx_encode/txd_i [27];
LinkMain/PCS_10G/u0_tx_encode/txd_i [28];
LinkMain/PCS_10G/u0_tx_encode/txd_i [29];
LinkMain/PCS_10G/u0_tx_encode/txd_i [30];
LinkMain/PCS_10G/u0_tx_encode/txd_i [31];
LinkMain/PCS_10G/u0_tx_encode/txd_i [32];
LinkMain/PCS_10G/u0_tx_encode/txd_i [33];
LinkMain/PCS_10G/u0_tx_encode/txd_i [34];
LinkMain/PCS_10G/u0_tx_encode/txd_i [35];
LinkMain/PCS_10G/u0_tx_encode/txd_i [36];
LinkMain/PCS_10G/u0_tx_encode/txd_i [37];
LinkMain/PCS_10G/u0_tx_encode/txd_i [38];
LinkMain/PCS_10G/u0_tx_encode/txd_i [39];
LinkMain/PCS_10G/u0_tx_encode/txd_i [40];
LinkMain/PCS_10G/u0_tx_encode/txd_i [41];
LinkMain/PCS_10G/u0_tx_encode/txd_i [42];
LinkMain/PCS_10G/u0_tx_encode/txd_i [43];
LinkMain/PCS_10G/u0_tx_encode/txd_i [44];
LinkMain/PCS_10G/u0_tx_encode/txd_i [45];
LinkMain/PCS_10G/u0_tx_encode/txd_i [46];
LinkMain/PCS_10G/u0_tx_encode/txd_i [47];
LinkMain/PCS_10G/u0_tx_encode/txd_i [48];
LinkMain/PCS_10G/u0_tx_encode/txd_i [49];
LinkMain/PCS_10G/u0_tx_encode/txd_i [50];
LinkMain/PCS_10G/u0_tx_encode/txd_i [51];
LinkMain/PCS_10G/u0_tx_encode/txd_i [52];
LinkMain/PCS_10G/u0_tx_encode/txd_i [53];
LinkMain/PCS_10G/u0_tx_encode/txd_i [54];
LinkMain/PCS_10G/u0_tx_encode/txd_i [55];
LinkMain/PCS_10G/u0_tx_encode/txd_i [56];
LinkMain/PCS_10G/u0_tx_encode/txd_i [57];
LinkMain/PCS_10G/u0_tx_encode/txd_i [58];
LinkMain/PCS_10G/u0_tx_encode/txd_i [59];
LinkMain/PCS_10G/u0_tx_encode/txd_i [60];
LinkMain/PCS_10G/u0_tx_encode/txd_i [61];
LinkMain/PCS_10G/u0_tx_encode/txd_i [62];
LinkMain/PCS_10G/u0_tx_encode/txd_i [63];
LinkMain/PCS_10G/u0_tx_encode/txd_o [0];
LinkMain/PCS_10G/u0_tx_encode/txd_o [1];
LinkMain/PCS_10G/u0_tx_encode/txd_o [2];
LinkMain/PCS_10G/u0_tx_encode/txd_o [3];
LinkMain/PCS_10G/u0_tx_encode/txd_o [4];
LinkMain/PCS_10G/u0_tx_encode/txd_o [5];
LinkMain/PCS_10G/u0_tx_encode/txd_o [6];
LinkMain/PCS_10G/u0_tx_encode/txd_o [7];
LinkMain/PCS_10G/u0_tx_encode/txd_o [8];
LinkMain/PCS_10G/u0_tx_encode/txd_o [9];
LinkMain/PCS_10G/u0_tx_encode/txd_o [10];
LinkMain/PCS_10G/u0_tx_encode/txd_o [11];
LinkMain/PCS_10G/u0_tx_encode/txd_o [12];
LinkMain/PCS_10G/u0_tx_encode/txd_o [13];
LinkMain/PCS_10G/u0_tx_encode/txd_o [14];
LinkMain/PCS_10G/u0_tx_encode/txd_o [15];
LinkMain/PCS_10G/u0_tx_encode/txd_o [16];
LinkMain/PCS_10G/u0_tx_encode/txd_o [17];
LinkMain/PCS_10G/u0_tx_encode/txd_o [18];
LinkMain/PCS_10G/u0_tx_encode/txd_o [19];
LinkMain/PCS_10G/u0_tx_encode/txd_o [20];
LinkMain/PCS_10G/u0_tx_encode/txd_o [21];
LinkMain/PCS_10G/u0_tx_encode/txd_o [22];
LinkMain/PCS_10G/u0_tx_encode/txd_o [23];
LinkMain/PCS_10G/u0_tx_encode/txd_o [24];
LinkMain/PCS_10G/u0_tx_encode/txd_o [25];
LinkMain/PCS_10G/u0_tx_encode/txd_o [26];
LinkMain/PCS_10G/u0_tx_encode/txd_o [27];
LinkMain/PCS_10G/u0_tx_encode/txd_o [28];
LinkMain/PCS_10G/u0_tx_encode/txd_o [29];
LinkMain/PCS_10G/u0_tx_encode/txd_o [30];
LinkMain/PCS_10G/u0_tx_encode/txd_o [31];
LinkMain/PCS_10G/u0_tx_encode/txd_o [32];
LinkMain/PCS_10G/u0_tx_encode/txd_o [33];
LinkMain/PCS_10G/u0_tx_encode/txd_o [34];
LinkMain/PCS_10G/u0_tx_encode/txd_o [35];
LinkMain/PCS_10G/u0_tx_encode/txd_o [36];
LinkMain/PCS_10G/u0_tx_encode/txd_o [37];
LinkMain/PCS_10G/u0_tx_encode/txd_o [38];
LinkMain/PCS_10G/u0_tx_encode/txd_o [39];
LinkMain/PCS_10G/u0_tx_encode/txd_o [40];
LinkMain/PCS_10G/u0_tx_encode/txd_o [41];
LinkMain/PCS_10G/u0_tx_encode/txd_o [42];
LinkMain/PCS_10G/u0_tx_encode/txd_o [43];
LinkMain/PCS_10G/u0_tx_encode/txd_o [44];
LinkMain/PCS_10G/u0_tx_encode/txd_o [45];
LinkMain/PCS_10G/u0_tx_encode/txd_o [46];
LinkMain/PCS_10G/u0_tx_encode/txd_o [47];
LinkMain/PCS_10G/u0_tx_encode/txd_o [48];
LinkMain/PCS_10G/u0_tx_encode/txd_o [49];
LinkMain/PCS_10G/u0_tx_encode/txd_o [50];
LinkMain/PCS_10G/u0_tx_encode/txd_o [51];
LinkMain/PCS_10G/u0_tx_encode/txd_o [52];
LinkMain/PCS_10G/u0_tx_encode/txd_o [53];
LinkMain/PCS_10G/u0_tx_encode/txd_o [54];
LinkMain/PCS_10G/u0_tx_encode/txd_o [55];
LinkMain/PCS_10G/u0_tx_encode/txd_o [56];
LinkMain/PCS_10G/u0_tx_encode/txd_o [57];
LinkMain/PCS_10G/u0_tx_encode/txd_o [58];
LinkMain/PCS_10G/u0_tx_encode/txd_o [59];
LinkMain/PCS_10G/u0_tx_encode/txd_o [60];
LinkMain/PCS_10G/u0_tx_encode/txd_o [61];
LinkMain/PCS_10G/u0_tx_encode/txd_o [62];
LinkMain/PCS_10G/u0_tx_encode/txd_o [63];
LinkMain/PCS_10G/u0_tx_encode/txd_o [64];
LinkMain/PCS_10G/u0_tx_encode/txd_o [65];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [62];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [63];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [0];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [1];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [2];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [3];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [4];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [5];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [6];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [7];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [8];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [9];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [10];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [11];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [12];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [13];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [14];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [15];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [16];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [17];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [18];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [19];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [20];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [21];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [22];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [23];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [24];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [25];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [26];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [27];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [28];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [29];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [30];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [31];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [32];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [33];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [34];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [35];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [36];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [37];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [38];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [39];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [40];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [41];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [42];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [43];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [44];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [45];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [46];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [47];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [48];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [49];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [50];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [51];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [52];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [53];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [54];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [55];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [56];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [57];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [4];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [5];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [6];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [7];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [8];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [9];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [10];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [11];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [12];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [13];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [14];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [15];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [16];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [17];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [18];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [19];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [20];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [21];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [22];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [23];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [24];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [25];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [26];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [27];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [28];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [29];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [30];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [31];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [32];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [33];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [34];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [35];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [36];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [37];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [38];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [39];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [40];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [41];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [42];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [43];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [44];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [45];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [46];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [47];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [48];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [49];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [50];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [51];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [52];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [53];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [54];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [55];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [56];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [57];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [58];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [59];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [60];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [61];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [62];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [63];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [64];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [65];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [4];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [5];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [6];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [7];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [8];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [9];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [10];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [11];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [12];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [13];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [14];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [15];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [16];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [17];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [18];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [19];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [20];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [21];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [22];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [23];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [24];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [25];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [26];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [27];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [28];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [29];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [30];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [31];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [32];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [33];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [34];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [35];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [36];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [37];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [38];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [39];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [40];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [41];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [42];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [43];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [44];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [45];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [46];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [47];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [48];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [49];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [50];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [51];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [52];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [53];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [54];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [55];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [56];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [57];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [58];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [59];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [60];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [61];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [62];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [63];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [4];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [5];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [6];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rbin [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wbin [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [9];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [0];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [1];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [2];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [3];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [4];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [7];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [8];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [9];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [10];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [11];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [12];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [13];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [14];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [15];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [16];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [17];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [18];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [19];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [20];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [21];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [22];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [23];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [24];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [25];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [26];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [27];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [28];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [29];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [30];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [31];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [32];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [33];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [34];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [35];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [36];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [37];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [38];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [39];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [40];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [41];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [42];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [43];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [44];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [45];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [46];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [47];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [48];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [49];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [50];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [51];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [52];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [53];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [54];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [55];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [56];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [57];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [58];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [59];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [60];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [61];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [62];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [63];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [64];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [65];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [0];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [1];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [2];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [3];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [4];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [5];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [6];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [7];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [8];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [9];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [10];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [11];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [12];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [13];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [14];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [15];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [16];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [17];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [18];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [19];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [20];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [21];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [22];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [23];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [24];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [25];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [26];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [27];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [28];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [29];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [30];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [31];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [32];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [33];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [34];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [35];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [36];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [37];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [38];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [39];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [40];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [41];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [42];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [43];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [44];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [45];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [46];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [47];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [48];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [49];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [50];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [51];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [52];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [53];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [54];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [55];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [56];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [57];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [58];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [59];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [60];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [61];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [62];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [63];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [64];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [65];
LinkMain/PCS_10G/u3_rx_synchronization/next_state [0];
LinkMain/PCS_10G/u3_rx_synchronization/next_state [1];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [0];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [1];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [2];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [3];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [4];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [5];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [6];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [7];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [8];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [9];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [10];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [11];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [12];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [13];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [14];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [15];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [16];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [17];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [18];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [19];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [20];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [21];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [22];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [23];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [24];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [25];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [26];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [27];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [28];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [29];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [30];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [31];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [32];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [33];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [34];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [35];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [36];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [37];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [38];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [39];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [40];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [41];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [42];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [43];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [44];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [45];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [46];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [47];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [48];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [49];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [50];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [51];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [52];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [53];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [54];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [55];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [56];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [57];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [58];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [59];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [60];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [61];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [62];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [63];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d [0];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [0];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [2];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [3];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [4];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [5];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [6];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [0];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [2];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [3];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [4];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [5];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [6];
LinkMain/PCS_10G/u3_rx_synchronization/state [0];
LinkMain/PCS_10G/u3_rx_synchronization/state [1];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [0];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [1];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [2];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [3];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [4];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [5];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [6];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [7];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [8];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [9];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [10];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [11];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [12];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [13];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [14];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [15];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [16];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [17];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [18];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [19];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [20];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [21];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [22];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [23];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [24];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [25];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [26];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [27];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [28];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [29];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [30];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [31];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [32];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [33];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [34];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [35];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [36];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [37];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [38];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [39];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [40];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [41];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [42];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [43];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [44];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [45];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [46];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [47];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [48];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [49];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [50];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [51];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [52];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [53];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [54];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [55];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [56];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [57];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [0];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [1];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [2];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [3];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [4];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [5];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [6];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [7];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [8];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [9];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [10];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [11];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [12];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [13];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [14];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [15];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [16];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [17];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [18];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [19];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [20];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [21];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [22];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [23];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [24];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [25];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [26];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [27];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [28];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [29];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [30];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [31];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [32];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [33];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [34];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [35];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [36];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [37];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [38];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [39];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [40];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [41];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [42];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [43];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [44];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [45];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [46];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [47];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [48];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [49];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [50];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [51];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [52];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [53];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [54];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [55];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [56];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [57];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [58];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [59];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [60];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [61];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [62];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [63];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux [0];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [0];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [2];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [3];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [4];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [5];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [6];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [7];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [8];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [9];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [10];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [11];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [12];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [13];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [14];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [15];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [16];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [17];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [18];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [19];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [20];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [21];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [22];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [23];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [24];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [25];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [26];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [27];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [28];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [29];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [30];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [31];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [32];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [33];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [34];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [35];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [36];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [37];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [38];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [39];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [40];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [41];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [42];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [43];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [44];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [45];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [46];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [47];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [48];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [49];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [50];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [51];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [52];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [53];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [54];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [55];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [56];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [57];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [58];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [59];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [60];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [61];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [62];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [63];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [0];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [2];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [3];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [4];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [5];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [6];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [7];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [8];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [9];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [10];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [11];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [12];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [13];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [14];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [15];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [16];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [17];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [18];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [19];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [20];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [21];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [22];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [23];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [24];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [25];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [26];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [27];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [28];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [29];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [30];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [31];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [32];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [33];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [34];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [35];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [36];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [37];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [38];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [39];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [40];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [41];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [42];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [43];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [44];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [45];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [46];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [47];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [48];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [49];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [50];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [51];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [52];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [53];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [54];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [55];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [56];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [57];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [58];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [59];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [60];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [61];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [62];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [63];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [64];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [65];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/X [64];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [0];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [4];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [5];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [6];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [7];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [8];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [9];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [10];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [11];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [12];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [13];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [14];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [15];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [16];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [17];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [18];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [19];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [20];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [21];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [22];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [23];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [24];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [25];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [26];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [27];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [28];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [29];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [30];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [31];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [32];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [33];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [34];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [35];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [36];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [37];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [38];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [39];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [40];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [41];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [42];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [43];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [44];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [45];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [46];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [47];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [48];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [49];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [50];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [51];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [52];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [53];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [54];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [55];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [56];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [57];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [58];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [59];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [60];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [61];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [62];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [63];
LinkMain/PCS_10G/u5_rx_decode/N221 [6];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [0];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [1];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [2];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [3];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [4];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [5];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [6];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_h [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_h [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [2];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [3];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [4];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [5];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [6];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [8];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [9];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [10];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [11];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [12];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [13];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [14];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [15];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [16];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [17];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [18];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [19];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [20];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [21];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [22];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [23];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [24];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [25];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [26];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [27];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [28];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [29];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [30];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [31];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [32];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [33];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [34];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [35];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [36];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [37];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [38];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [39];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [40];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [41];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [42];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [43];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [44];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [45];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [46];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [47];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [48];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [49];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [50];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [51];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [52];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [53];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [54];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [55];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [56];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [57];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [58];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [59];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [60];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [61];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [62];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [63];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [2];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [3];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [4];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [5];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [6];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [8];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [9];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [10];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [11];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [12];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [13];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [14];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [15];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [16];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [17];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [18];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [19];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [20];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [21];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [22];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [23];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [24];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [25];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [26];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [27];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [28];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [29];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [30];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [31];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [32];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [33];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [34];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [35];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [36];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [37];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [38];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [39];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [40];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [41];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [42];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [43];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [44];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [45];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [46];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [47];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [48];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [49];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [50];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [51];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [52];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [53];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [54];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [55];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [56];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [57];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [58];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [59];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [60];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [61];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [62];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [63];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rbin [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wbin [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [8];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [0];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [1];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [2];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [3];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [4];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [5];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [6];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [7];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [8];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [9];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [10];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [11];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [12];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [13];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [14];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [15];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [16];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [17];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [18];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [19];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [20];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [21];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [22];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [23];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [24];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [25];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [26];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [27];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [28];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [29];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [30];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [31];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [32];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [33];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [34];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [35];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [36];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [37];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [38];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [39];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [40];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [41];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [42];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [43];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [44];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [45];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [46];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [47];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [48];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [49];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [50];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [51];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [52];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [53];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [54];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [55];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [56];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [57];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [58];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [59];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [60];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [61];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [62];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [63];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [64];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [65];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [66];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [67];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [68];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [69];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [70];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [71];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [0];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [1];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [2];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [3];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [4];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [5];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [6];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [7];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [8];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [9];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [10];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [11];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [12];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [13];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [14];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [15];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [16];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [17];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [18];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [19];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [20];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [21];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [22];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [23];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [24];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [25];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [26];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [27];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [28];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [29];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [30];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [31];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [32];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [33];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [34];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [35];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [36];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [37];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [38];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [39];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [40];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [41];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [42];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [43];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [44];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [45];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [46];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [47];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [48];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [49];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [50];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [51];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [52];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [53];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [54];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [55];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [56];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [57];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [58];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [59];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [60];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [61];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [62];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [63];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [64];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [65];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [66];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [67];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [68];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [69];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [70];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [71];
LinkMain/PCS_10G/u6_rx_ctc/wr_water_level [5];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [0];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [1];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [2];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [3];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [4];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [5];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [6];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [7];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [8];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [9];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [10];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [11];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [12];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [13];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [14];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [0];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [4];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [5];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [14];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [15];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [10];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [11];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N417 [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [18];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [19];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [20];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [21];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [22];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [23];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [24];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [25];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [26];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [27];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_CDR_ALIGN [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_CDR_ALIGN_deb [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_SIGDET_STA [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_SIGDET_STA_deb [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N371 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N371 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [9];
LinkMain/RegCONFIG/core_enable_cnt [0];
LinkMain/RegCONFIG/core_enable_cnt [1];
LinkMain/Reg_bridge/mac_enable_cnt [0];
LinkMain/Reg_bridge/mac_enable_cnt [1];
LinkMain/core_paddr [0];
LinkMain/core_paddr [1];
LinkMain/core_paddr [2];
LinkMain/core_paddr [4];
LinkMain/core_prdata [0];
LinkMain/core_prdata [1];
LinkMain/core_prdata [2];
LinkMain/core_prdata [3];
LinkMain/core_prdata [4];
LinkMain/core_prdata [5];
LinkMain/core_prdata [6];
LinkMain/core_prdata [7];
LinkMain/core_prdata [8];
LinkMain/core_prdata [9];
LinkMain/core_prdata [10];
LinkMain/core_prdata [11];
LinkMain/core_prdata [12];
LinkMain/core_prdata [13];
LinkMain/core_prdata [14];
LinkMain/core_prdata [15];
LinkMain/hsst_paddr [0];
LinkMain/hsst_paddr [1];
LinkMain/hsst_paddr [2];
LinkMain/hsst_paddr [3];
LinkMain/hsst_paddr [4];
LinkMain/hsst_paddr [5];
LinkMain/hsst_paddr [6];
LinkMain/hsst_paddr [7];
LinkMain/hsst_paddr [8];
LinkMain/hsst_paddr [9];
LinkMain/hsst_paddr [10];
LinkMain/hsst_paddr [11];
LinkMain/hsst_paddr [14];
LinkMain/hsst_pwdata [0];
LinkMain/hsst_pwdata [1];
LinkMain/hsst_pwdata [2];
LinkMain/hsst_pwdata [3];
LinkMain/hsst_pwdata [4];
LinkMain/hsst_pwdata [5];
LinkMain/hsst_pwdata [6];
LinkMain/hsst_pwdata [7];
LinkMain/mac_prdata [8];
LinkMain/mac_prdata [9];
LinkMain/mac_prdata [10];
LinkMain/mac_prdata [11];
LinkMain/mac_prdata [12];
LinkMain/mac_prdata [13];
LinkMain/mac_prdata [14];
LinkMain/mac_prdata [15];
LinkMain/o_rxstatus_0 [0];
LinkMain/o_rxstatus_0 [1];
LinkMain/o_rxstatus_0 [2];
LinkMain/o_rxstatus_0 [3];
LinkMain/o_rxstatus_0 [4];
LinkMain/o_rxstatus_0 [5];
LinkMain/packet_gen/N7.co [0];
LinkMain/packet_gen/N7.co [2];
LinkMain/packet_gen/N7.co [4];
LinkMain/packet_gen/N50.co [0];
LinkMain/packet_gen/N50.co [2];
LinkMain/packet_gen/N50.co [4];
LinkMain/packet_gen/clk_cnt [0];
LinkMain/packet_gen/clk_cnt [1];
LinkMain/packet_gen/clk_cnt [2];
LinkMain/packet_gen/clk_cnt [3];
LinkMain/packet_gen/clk_cnt [4];
LinkMain/packet_gen/clk_cnt [5];
LinkMain/packet_gen/clk_cnt [6];
LinkMain/packet_gen/clk_cnt [7];
LinkMain/packet_gen/packet_len [0];
LinkMain/packet_gen/packet_len [1];
LinkMain/packet_gen/packet_len [2];
LinkMain/packet_gen/packet_len [3];
LinkMain/packet_gen/packet_len [4];
LinkMain/packet_gen/packet_len [5];
LinkMain/packet_gen/packet_len [6];
LinkMain/packet_gen/packet_len [7];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [31];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [30];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [29];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [28];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [24];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [23];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [22];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [18];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [17];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [16];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [12];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [11];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [10];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [6];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [5];
LinkMain/packet_gen/prbs_any3/prbs_data[0] [4];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [31];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [30];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [29];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [28];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [27];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [26];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [25];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [24];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [23];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [22];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [21];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [20];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [19];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [18];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [9];
LinkMain/packet_gen/prbs_any7/prbs_data[0] [5];
LinkMain/packet_gen/random_byte_vaild [0];
LinkMain/packet_gen/random_byte_vaild [1];
LinkMain/packet_gen/random_byte_vaild [2];
LinkMain/packet_gen/random_len [0];
LinkMain/packet_gen/random_len [1];
LinkMain/packet_gen/random_len [2];
LinkMain/packet_gen/random_len [3];
LinkMain/packet_gen/random_len [4];
LinkMain/packet_gen/random_len [5];
LinkMain/packet_gen/random_len [6];
LinkMain/packet_gen/random_len [7];
LinkMain/pcs_paddr [16];
LinkMain/pcs_paddr [18];
LinkMain/pcs_rx_rst_inst/rst_cnt [0];
LinkMain/pcs_rx_rst_inst/rst_cnt [1];
LinkMain/pcs_rx_rst_inst/rst_cnt [2];
LinkMain/pcs_rx_rst_inst/rst_cnt [3];
LinkMain/pcs_rx_rst_inst/rst_cnt [4];
LinkMain/pcs_rx_rst_inst/rst_cnt [5];
LinkMain/pcs_rx_rst_inst/rst_cnt [6];
LinkMain/pcs_rx_rst_inst/rst_cnt [7];
LinkMain/pcs_rx_rst_inst/rst_cnt [8];
LinkMain/pcs_tx_rst_inst/rst_cnt [0];
LinkMain/pcs_tx_rst_inst/rst_cnt [1];
LinkMain/pcs_tx_rst_inst/rst_cnt [2];
LinkMain/pcs_tx_rst_inst/rst_cnt [3];
LinkMain/pcs_tx_rst_inst/rst_cnt [4];
LinkMain/pcs_tx_rst_inst/rst_cnt [5];
LinkMain/pcs_tx_rst_inst/rst_cnt [6];
LinkMain/pcs_tx_rst_inst/rst_cnt [7];
LinkMain/pcs_tx_rst_inst/rst_cnt [8];
LinkMain/pma_hsst_rst_inst/rst_cnt [0];
LinkMain/pma_hsst_rst_inst/rst_cnt [1];
LinkMain/pma_hsst_rst_inst/rst_cnt [2];
LinkMain/pma_hsst_rst_inst/rst_cnt [3];
LinkMain/pma_hsst_rst_inst/rst_cnt [4];
LinkMain/pma_hsst_rst_inst/rst_cnt [5];
LinkMain/pma_hsst_rst_inst/rst_cnt [6];
LinkMain/pma_hsst_rst_inst/rst_cnt [7];
LinkMain/pma_hsst_rst_inst/rst_cnt [8];
LinkMain/rst_debounce_inst/rise_cnt [0];
LinkMain/rst_debounce_inst/rise_cnt [1];
LinkMain/rst_debounce_inst/rise_cnt [2];
LinkMain/rst_debounce_inst/rise_cnt [3];
LinkMain/rst_debounce_inst/rise_cnt [4];
LinkMain/rst_debounce_inst/rise_cnt [5];
LinkMain/rst_debounce_inst/rise_cnt [6];
LinkMain/rst_debounce_inst/rise_cnt [7];
LinkMain/rst_debounce_inst/rise_cnt [8];
LinkMain/rst_debounce_inst/rise_cnt [9];
LinkMain/rst_debounce_inst/rise_cnt [10];
LinkMain/rst_debounce_inst/rise_cnt [11];
LinkMain/rx_data_group_0 [0];
LinkMain/rx_data_group_0 [1];
LinkMain/rx_data_group_0 [2];
LinkMain/rx_data_group_0 [3];
LinkMain/rx_data_group_0 [4];
LinkMain/rx_data_group_0 [5];
LinkMain/rx_data_group_0 [6];
LinkMain/rx_data_group_0 [7];
LinkMain/rx_data_group_0 [8];
LinkMain/rx_data_group_0 [9];
LinkMain/rx_data_group_0 [10];
LinkMain/rx_data_group_0 [11];
LinkMain/rx_data_group_0 [12];
LinkMain/rx_data_group_0 [13];
LinkMain/rx_data_group_0 [14];
LinkMain/rx_data_group_0 [15];
LinkMain/rx_data_group_0 [16];
LinkMain/rx_data_group_0 [17];
LinkMain/rx_data_group_0 [18];
LinkMain/rx_data_group_0 [19];
LinkMain/rx_data_group_0 [20];
LinkMain/rx_data_group_0 [21];
LinkMain/rx_data_group_0 [22];
LinkMain/rx_data_group_0 [23];
LinkMain/rx_data_group_0 [24];
LinkMain/rx_data_group_0 [25];
LinkMain/rx_data_group_0 [26];
LinkMain/rx_data_group_0 [27];
LinkMain/rx_data_group_0 [28];
LinkMain/rx_data_group_0 [29];
LinkMain/rx_data_group_0 [30];
LinkMain/rx_data_group_0 [31];
LinkMain/rx_data_group_0 [32];
LinkMain/rx_data_group_0 [33];
LinkMain/rx_data_group_0 [34];
LinkMain/rx_data_group_0 [35];
LinkMain/rx_data_group_0 [36];
LinkMain/rx_data_group_0 [37];
LinkMain/rx_data_group_0 [38];
LinkMain/rx_data_group_0 [39];
LinkMain/rx_data_group_0 [40];
LinkMain/rx_data_group_0 [41];
LinkMain/rx_data_group_0 [42];
LinkMain/rx_data_group_0 [43];
LinkMain/rx_data_group_0 [44];
LinkMain/rx_data_group_0 [45];
LinkMain/rx_data_group_0 [46];
LinkMain/rx_data_group_0 [47];
LinkMain/rx_data_group_0 [48];
LinkMain/rx_data_group_0 [49];
LinkMain/rx_data_group_0 [50];
LinkMain/rx_data_group_0 [51];
LinkMain/rx_data_group_0 [52];
LinkMain/rx_data_group_0 [53];
LinkMain/rx_data_group_0 [54];
LinkMain/rx_data_group_0 [55];
LinkMain/rx_data_group_0 [56];
LinkMain/rx_data_group_0 [57];
LinkMain/rx_data_group_0 [58];
LinkMain/rx_data_group_0 [59];
LinkMain/rx_data_group_0 [60];
LinkMain/rx_data_group_0 [61];
LinkMain/rx_data_group_0 [62];
LinkMain/rx_data_group_0 [63];
LinkMain/rx_data_h_0 [0];
LinkMain/rx_data_h_0 [1];
LinkMain/tx_data_group_0 [0];
LinkMain/tx_data_group_0 [1];
LinkMain/tx_data_group_0 [2];
LinkMain/tx_data_group_0 [3];
LinkMain/tx_data_group_0 [4];
LinkMain/tx_data_group_0 [5];
LinkMain/tx_data_group_0 [6];
LinkMain/tx_data_group_0 [7];
LinkMain/tx_data_group_0 [8];
LinkMain/tx_data_group_0 [9];
LinkMain/tx_data_group_0 [10];
LinkMain/tx_data_group_0 [11];
LinkMain/tx_data_group_0 [12];
LinkMain/tx_data_group_0 [13];
LinkMain/tx_data_group_0 [14];
LinkMain/tx_data_group_0 [15];
LinkMain/tx_data_group_0 [16];
LinkMain/tx_data_group_0 [17];
LinkMain/tx_data_group_0 [18];
LinkMain/tx_data_group_0 [19];
LinkMain/tx_data_group_0 [20];
LinkMain/tx_data_group_0 [21];
LinkMain/tx_data_group_0 [22];
LinkMain/tx_data_group_0 [23];
LinkMain/tx_data_group_0 [24];
LinkMain/tx_data_group_0 [25];
LinkMain/tx_data_group_0 [26];
LinkMain/tx_data_group_0 [27];
LinkMain/tx_data_group_0 [28];
LinkMain/tx_data_group_0 [29];
LinkMain/tx_data_group_0 [30];
LinkMain/tx_data_group_0 [31];
LinkMain/tx_data_group_0 [32];
LinkMain/tx_data_group_0 [33];
LinkMain/tx_data_group_0 [34];
LinkMain/tx_data_group_0 [35];
LinkMain/tx_data_group_0 [36];
LinkMain/tx_data_group_0 [37];
LinkMain/tx_data_group_0 [38];
LinkMain/tx_data_group_0 [39];
LinkMain/tx_data_group_0 [40];
LinkMain/tx_data_group_0 [41];
LinkMain/tx_data_group_0 [42];
LinkMain/tx_data_group_0 [43];
LinkMain/tx_data_group_0 [44];
LinkMain/tx_data_group_0 [45];
LinkMain/tx_data_group_0 [46];
LinkMain/tx_data_group_0 [47];
LinkMain/tx_data_group_0 [48];
LinkMain/tx_data_group_0 [49];
LinkMain/tx_data_group_0 [50];
LinkMain/tx_data_group_0 [51];
LinkMain/tx_data_group_0 [52];
LinkMain/tx_data_group_0 [53];
LinkMain/tx_data_group_0 [54];
LinkMain/tx_data_group_0 [55];
LinkMain/tx_data_group_0 [56];
LinkMain/tx_data_group_0 [57];
LinkMain/tx_data_group_0 [58];
LinkMain/tx_data_group_0 [59];
LinkMain/tx_data_group_0 [60];
LinkMain/tx_data_group_0 [61];
LinkMain/tx_data_group_0 [62];
LinkMain/tx_data_group_0 [63];
LinkMain/tx_data_h_0 [0];
LinkMain/tx_data_h_0 [1];
LinkMain/tx_data_seq_0 [0];
LinkMain/tx_data_seq_0 [1];
LinkMain/tx_data_seq_0 [2];
LinkMain/tx_data_seq_0 [3];
LinkMain/tx_data_seq_0 [4];
LinkMain/tx_data_seq_0 [5];
LinkMain/tx_data_seq_0 [6];
LinkMain/xge_tx_data [0];
LinkMain/xge_tx_data [1];
LinkMain/xge_tx_data [2];
LinkMain/xge_tx_data [3];
LinkMain/xge_tx_data [4];
LinkMain/xge_tx_data [5];
LinkMain/xge_tx_data [6];
LinkMain/xge_tx_data [7];
LinkMain/xge_tx_data [8];
LinkMain/xge_tx_data [9];
LinkMain/xge_tx_data_byte_vaild [0];
LinkMain/xge_tx_data_byte_vaild [1];
LinkMain/xge_tx_data_byte_vaild [2];
LinkMain/xgmii_rxc [0];
LinkMain/xgmii_rxc [1];
LinkMain/xgmii_rxc [2];
LinkMain/xgmii_rxc [3];
LinkMain/xgmii_rxc [4];
LinkMain/xgmii_rxc [5];
LinkMain/xgmii_rxc [6];
LinkMain/xgmii_rxc [7];
LinkMain/xgmii_rxd [0];
LinkMain/xgmii_rxd [1];
LinkMain/xgmii_rxd [2];
LinkMain/xgmii_rxd [3];
LinkMain/xgmii_rxd [4];
LinkMain/xgmii_rxd [5];
LinkMain/xgmii_rxd [6];
LinkMain/xgmii_rxd [7];
LinkMain/xgmii_rxd [8];
LinkMain/xgmii_rxd [9];
LinkMain/xgmii_rxd [10];
LinkMain/xgmii_rxd [11];
LinkMain/xgmii_rxd [12];
LinkMain/xgmii_rxd [13];
LinkMain/xgmii_rxd [14];
LinkMain/xgmii_rxd [15];
LinkMain/xgmii_rxd [16];
LinkMain/xgmii_rxd [17];
LinkMain/xgmii_rxd [18];
LinkMain/xgmii_rxd [19];
LinkMain/xgmii_rxd [20];
LinkMain/xgmii_rxd [21];
LinkMain/xgmii_rxd [22];
LinkMain/xgmii_rxd [23];
LinkMain/xgmii_rxd [24];
LinkMain/xgmii_rxd [25];
LinkMain/xgmii_rxd [26];
LinkMain/xgmii_rxd [27];
LinkMain/xgmii_rxd [28];
LinkMain/xgmii_rxd [29];
LinkMain/xgmii_rxd [30];
LinkMain/xgmii_rxd [31];
LinkMain/xgmii_rxd [32];
LinkMain/xgmii_rxd [33];
LinkMain/xgmii_rxd [34];
LinkMain/xgmii_rxd [35];
LinkMain/xgmii_rxd [36];
LinkMain/xgmii_rxd [37];
LinkMain/xgmii_rxd [38];
LinkMain/xgmii_rxd [39];
LinkMain/xgmii_rxd [40];
LinkMain/xgmii_rxd [41];
LinkMain/xgmii_rxd [42];
LinkMain/xgmii_rxd [43];
LinkMain/xgmii_rxd [44];
LinkMain/xgmii_rxd [45];
LinkMain/xgmii_rxd [46];
LinkMain/xgmii_rxd [47];
LinkMain/xgmii_rxd [48];
LinkMain/xgmii_rxd [49];
LinkMain/xgmii_rxd [50];
LinkMain/xgmii_rxd [51];
LinkMain/xgmii_rxd [52];
LinkMain/xgmii_rxd [53];
LinkMain/xgmii_rxd [54];
LinkMain/xgmii_rxd [55];
LinkMain/xgmii_rxd [56];
LinkMain/xgmii_rxd [57];
LinkMain/xgmii_rxd [58];
LinkMain/xgmii_rxd [59];
LinkMain/xgmii_rxd [60];
LinkMain/xgmii_rxd [61];
LinkMain/xgmii_rxd [62];
LinkMain/xgmii_rxd [63];
LinkMain/xgmii_txc [0];
LinkMain/xgmii_txc [1];
LinkMain/xgmii_txc [2];
LinkMain/xgmii_txc [3];
LinkMain/xgmii_txc [4];
LinkMain/xgmii_txc [5];
LinkMain/xgmii_txc [6];
LinkMain/xgmii_txc [7];
LinkMain/xgmii_txd [0];
LinkMain/xgmii_txd [1];
LinkMain/xgmii_txd [2];
LinkMain/xgmii_txd [3];
LinkMain/xgmii_txd [4];
LinkMain/xgmii_txd [5];
LinkMain/xgmii_txd [6];
LinkMain/xgmii_txd [7];
LinkMain/xgmii_txd [8];
LinkMain/xgmii_txd [9];
LinkMain/xgmii_txd [10];
LinkMain/xgmii_txd [11];
LinkMain/xgmii_txd [12];
LinkMain/xgmii_txd [13];
LinkMain/xgmii_txd [14];
LinkMain/xgmii_txd [15];
LinkMain/xgmii_txd [16];
LinkMain/xgmii_txd [17];
LinkMain/xgmii_txd [18];
LinkMain/xgmii_txd [19];
LinkMain/xgmii_txd [20];
LinkMain/xgmii_txd [21];
LinkMain/xgmii_txd [22];
LinkMain/xgmii_txd [23];
LinkMain/xgmii_txd [24];
LinkMain/xgmii_txd [25];
LinkMain/xgmii_txd [26];
LinkMain/xgmii_txd [27];
LinkMain/xgmii_txd [28];
LinkMain/xgmii_txd [29];
LinkMain/xgmii_txd [30];
LinkMain/xgmii_txd [31];
LinkMain/xgmii_txd [32];
LinkMain/xgmii_txd [33];
LinkMain/xgmii_txd [34];
LinkMain/xgmii_txd [35];
LinkMain/xgmii_txd [36];
LinkMain/xgmii_txd [37];
LinkMain/xgmii_txd [38];
LinkMain/xgmii_txd [39];
LinkMain/xgmii_txd [40];
LinkMain/xgmii_txd [41];
LinkMain/xgmii_txd [42];
LinkMain/xgmii_txd [43];
LinkMain/xgmii_txd [44];
LinkMain/xgmii_txd [45];
LinkMain/xgmii_txd [46];
LinkMain/xgmii_txd [47];
LinkMain/xgmii_txd [48];
LinkMain/xgmii_txd [49];
LinkMain/xgmii_txd [50];
LinkMain/xgmii_txd [51];
LinkMain/xgmii_txd [52];
LinkMain/xgmii_txd [53];
LinkMain/xgmii_txd [54];
LinkMain/xgmii_txd [55];
LinkMain/xgmii_txd [56];
LinkMain/xgmii_txd [57];
LinkMain/xgmii_txd [58];
LinkMain/xgmii_txd [59];
LinkMain/xgmii_txd [60];
LinkMain/xgmii_txd [61];
LinkMain/xgmii_txd [62];
LinkMain/xgmii_txd [63];
apb_paddr[0];
apb_paddr[1];
apb_paddr[2];
apb_paddr[3];
apb_paddr[4];
apb_paddr[5];
apb_paddr[6];
apb_paddr[7];
apb_paddr[8];
apb_paddr[9];
apb_paddr[10];
apb_paddr[11];
apb_paddr[12];
apb_paddr[13];
apb_paddr[14];
apb_paddr[15];
apb_paddr[16];
apb_paddr[17];
apb_paddr[18];
apb_pwdata[0];
apb_pwdata[1];
apb_pwdata[2];
apb_pwdata[3];
apb_pwdata[4];
apb_pwdata[5];
apb_pwdata[6];
apb_pwdata[7];
apb_pwdata[8];
apb_pwdata[9];
apb_pwdata[10];
apb_pwdata[11];
apb_pwdata[12];
apb_pwdata[13];
apb_pwdata[14];
apb_pwdata[15];
apb_pwdata[16];
apb_pwdata[17];
apb_pwdata[18];
apb_pwdata[19];
apb_pwdata[20];
apb_pwdata[21];
apb_pwdata[22];
apb_pwdata[23];
apb_pwdata[24];
apb_pwdata[25];
apb_pwdata[26];
apb_pwdata[27];
apb_pwdata[28];
apb_pwdata[29];
apb_pwdata[30];
apb_pwdata[31];
nb0[0];
nb0[1];
nb0[2];
nb0[3];
nb0[4];
nb0[5];
nb0[6];
nb0[7];
u_CORES/conf_sel [0];
u_CORES/hub_tdo [0];
u_CORES/id_o [0];
u_CORES/id_o [1];
u_CORES/id_o [2];
u_CORES/id_o [3];
u_CORES/id_o [4];
u_CORES/u_debug_core_0/DATA_ff[0] [0];
u_CORES/u_debug_core_0/DATA_ff[0] [1];
u_CORES/u_debug_core_0/DATA_ff[0] [2];
u_CORES/u_debug_core_0/DATA_ff[0] [3];
u_CORES/u_debug_core_0/DATA_ff[0] [4];
u_CORES/u_debug_core_0/DATA_ff[0] [5];
u_CORES/u_debug_core_0/DATA_ff[0] [6];
u_CORES/u_debug_core_0/DATA_ff[0] [7];
u_CORES/u_debug_core_0/DATA_ff[0] [8];
u_CORES/u_debug_core_0/DATA_ff[0] [9];
u_CORES/u_debug_core_0/DATA_ff[0] [10];
u_CORES/u_debug_core_0/DATA_ff[0] [11];
u_CORES/u_debug_core_0/DATA_ff[0] [12];
u_CORES/u_debug_core_0/DATA_ff[0] [13];
u_CORES/u_debug_core_0/DATA_ff[0] [14];
u_CORES/u_debug_core_0/DATA_ff[0] [15];
u_CORES/u_debug_core_0/DATA_ff[0] [16];
u_CORES/u_debug_core_0/DATA_ff[0] [17];
u_CORES/u_debug_core_0/DATA_ff[0] [18];
u_CORES/u_debug_core_0/DATA_ff[0] [19];
u_CORES/u_debug_core_0/DATA_ff[0] [20];
u_CORES/u_debug_core_0/DATA_ff[0] [21];
u_CORES/u_debug_core_0/DATA_ff[0] [22];
u_CORES/u_debug_core_0/DATA_ff[0] [23];
u_CORES/u_debug_core_0/DATA_ff[0] [24];
u_CORES/u_debug_core_0/DATA_ff[0] [25];
u_CORES/u_debug_core_0/DATA_ff[0] [26];
u_CORES/u_debug_core_0/DATA_ff[0] [27];
u_CORES/u_debug_core_0/DATA_ff[0] [28];
u_CORES/u_debug_core_0/DATA_ff[0] [29];
u_CORES/u_debug_core_0/DATA_ff[0] [30];
u_CORES/u_debug_core_0/DATA_ff[0] [31];
u_CORES/u_debug_core_0/DATA_ff[0] [32];
u_CORES/u_debug_core_0/DATA_ff[0] [33];
u_CORES/u_debug_core_0/DATA_ff[0] [34];
u_CORES/u_debug_core_0/DATA_ff[0] [35];
u_CORES/u_debug_core_0/DATA_ff[0] [36];
u_CORES/u_debug_core_0/DATA_ff[0] [37];
u_CORES/u_debug_core_0/DATA_ff[0] [38];
u_CORES/u_debug_core_0/DATA_ff[0] [39];
u_CORES/u_debug_core_0/DATA_ff[0] [40];
u_CORES/u_debug_core_0/DATA_ff[0] [41];
u_CORES/u_debug_core_0/DATA_ff[0] [42];
u_CORES/u_debug_core_0/DATA_ff[0] [43];
u_CORES/u_debug_core_0/DATA_ff[0] [44];
u_CORES/u_debug_core_0/DATA_ff[0] [45];
u_CORES/u_debug_core_0/DATA_ff[0] [46];
u_CORES/u_debug_core_0/DATA_ff[0] [47];
u_CORES/u_debug_core_0/DATA_ff[0] [48];
u_CORES/u_debug_core_0/DATA_ff[0] [49];
u_CORES/u_debug_core_0/DATA_ff[0] [50];
u_CORES/u_debug_core_0/DATA_ff[0] [51];
u_CORES/u_debug_core_0/DATA_ff[0] [52];
u_CORES/u_debug_core_0/DATA_ff[0] [53];
u_CORES/u_debug_core_0/DATA_ff[0] [54];
u_CORES/u_debug_core_0/DATA_ff[0] [55];
u_CORES/u_debug_core_0/DATA_ff[0] [56];
u_CORES/u_debug_core_0/DATA_ff[0] [57];
u_CORES/u_debug_core_0/DATA_ff[0] [58];
u_CORES/u_debug_core_0/DATA_ff[0] [59];
u_CORES/u_debug_core_0/DATA_ff[0] [60];
u_CORES/u_debug_core_0/DATA_ff[0] [61];
u_CORES/u_debug_core_0/DATA_ff[0] [62];
u_CORES/u_debug_core_0/DATA_ff[0] [63];
u_CORES/u_debug_core_0/DATA_ff[0] [64];
u_CORES/u_debug_core_0/DATA_ff[0] [65];
u_CORES/u_debug_core_0/DATA_ff[0] [66];
u_CORES/u_debug_core_0/DATA_ff[0] [67];
u_CORES/u_debug_core_0/DATA_ff[0] [68];
u_CORES/u_debug_core_0/DATA_ff[0] [69];
u_CORES/u_debug_core_0/DATA_ff[0] [70];
u_CORES/u_debug_core_0/DATA_ff[0] [71];
u_CORES/u_debug_core_0/DATA_ff[0] [72];
u_CORES/u_debug_core_0/DATA_ff[0] [73];
u_CORES/u_debug_core_0/DATA_ff[0] [74];
u_CORES/u_debug_core_0/DATA_ff[0] [75];
u_CORES/u_debug_core_0/DATA_ff[0] [76];
u_CORES/u_debug_core_0/DATA_ff[0] [77];
u_CORES/u_debug_core_0/DATA_ff[0] [78];
u_CORES/u_debug_core_0/DATA_ff[0] [79];
u_CORES/u_debug_core_0/DATA_ff[0] [80];
u_CORES/u_debug_core_0/DATA_ff[0] [81];
u_CORES/u_debug_core_0/DATA_ff[0] [82];
u_CORES/u_debug_core_0/DATA_ff[0] [83];
u_CORES/u_debug_core_0/DATA_ff[0] [84];
u_CORES/u_debug_core_0/DATA_ff[0] [85];
u_CORES/u_debug_core_0/DATA_ff[0] [86];
u_CORES/u_debug_core_0/DATA_ff[0] [87];
u_CORES/u_debug_core_0/DATA_ff[0] [88];
u_CORES/u_debug_core_0/DATA_ff[0] [89];
u_CORES/u_debug_core_0/DATA_ff[0] [90];
u_CORES/u_debug_core_0/DATA_ff[0] [91];
u_CORES/u_debug_core_0/DATA_ff[0] [92];
u_CORES/u_debug_core_0/DATA_ff[0] [93];
u_CORES/u_debug_core_0/DATA_ff[0] [94];
u_CORES/u_debug_core_0/DATA_ff[0] [95];
u_CORES/u_debug_core_0/DATA_ff[0] [96];
u_CORES/u_debug_core_0/DATA_ff[0] [97];
u_CORES/u_debug_core_0/DATA_ff[0] [98];
u_CORES/u_debug_core_0/DATA_ff[0] [99];
u_CORES/u_debug_core_0/DATA_ff[0] [100];
u_CORES/u_debug_core_0/DATA_ff[0] [101];
u_CORES/u_debug_core_0/DATA_ff[0] [102];
u_CORES/u_debug_core_0/DATA_ff[0] [103];
u_CORES/u_debug_core_0/DATA_ff[0] [104];
u_CORES/u_debug_core_0/DATA_ff[0] [105];
u_CORES/u_debug_core_0/DATA_ff[0] [106];
u_CORES/u_debug_core_0/DATA_ff[0] [107];
u_CORES/u_debug_core_0/DATA_ff[0] [108];
u_CORES/u_debug_core_0/DATA_ff[0] [109];
u_CORES/u_debug_core_0/DATA_ff[0] [110];
u_CORES/u_debug_core_0/DATA_ff[0] [111];
u_CORES/u_debug_core_0/DATA_ff[0] [112];
u_CORES/u_debug_core_0/DATA_ff[0] [113];
u_CORES/u_debug_core_0/DATA_ff[0] [114];
u_CORES/u_debug_core_0/DATA_ff[0] [115];
u_CORES/u_debug_core_0/DATA_ff[0] [116];
u_CORES/u_debug_core_0/DATA_ff[0] [117];
u_CORES/u_debug_core_0/DATA_ff[0] [118];
u_CORES/u_debug_core_0/DATA_ff[0] [119];
u_CORES/u_debug_core_0/DATA_ff[0] [120];
u_CORES/u_debug_core_0/DATA_ff[0] [121];
u_CORES/u_debug_core_0/DATA_ff[0] [122];
u_CORES/u_debug_core_0/DATA_ff[0] [123];
u_CORES/u_debug_core_0/DATA_ff[0] [124];
u_CORES/u_debug_core_0/DATA_ff[0] [125];
u_CORES/u_debug_core_0/DATA_ff[0] [126];
u_CORES/u_debug_core_0/DATA_ff[0] [127];
u_CORES/u_debug_core_0/DATA_ff[0] [128];
u_CORES/u_debug_core_0/DATA_ff[0] [129];
u_CORES/u_debug_core_0/DATA_ff[0] [130];
u_CORES/u_debug_core_0/DATA_ff[0] [131];
u_CORES/u_debug_core_0/DATA_ff[0] [132];
u_CORES/u_debug_core_0/DATA_ff[0] [133];
u_CORES/u_debug_core_0/DATA_ff[0] [134];
u_CORES/u_debug_core_0/DATA_ff[0] [135];
u_CORES/u_debug_core_0/DATA_ff[0] [136];
u_CORES/u_debug_core_0/DATA_ff[0] [137];
u_CORES/u_debug_core_0/DATA_ff[0] [138];
u_CORES/u_debug_core_0/DATA_ff[0] [139];
u_CORES/u_debug_core_0/DATA_ff[0] [140];
u_CORES/u_debug_core_0/DATA_ff[0] [141];
u_CORES/u_debug_core_0/DATA_ff[0] [142];
u_CORES/u_debug_core_0/DATA_ff[0] [143];
u_CORES/u_debug_core_0/DATA_ff[0] [144];
u_CORES/u_debug_core_0/DATA_ff[0] [145];
u_CORES/u_debug_core_0/DATA_ff[0] [146];
u_CORES/u_debug_core_0/DATA_ff[0] [147];
u_CORES/u_debug_core_0/DATA_ff[0] [148];
u_CORES/u_debug_core_0/DATA_ff[0] [149];
u_CORES/u_debug_core_0/DATA_ff[0] [150];
u_CORES/u_debug_core_0/DATA_ff[0] [151];
u_CORES/u_debug_core_0/DATA_ff[0] [152];
u_CORES/u_debug_core_0/DATA_ff[0] [153];
u_CORES/u_debug_core_0/DATA_ff[0] [154];
u_CORES/u_debug_core_0/DATA_ff[0] [155];
u_CORES/u_debug_core_0/DATA_ff[0] [156];
u_CORES/u_debug_core_0/DATA_ff[0] [157];
u_CORES/u_debug_core_0/DATA_ff[0] [158];
u_CORES/u_debug_core_0/DATA_ff[0] [159];
u_CORES/u_debug_core_0/DATA_ff[0] [160];
u_CORES/u_debug_core_0/DATA_ff[0] [161];
u_CORES/u_debug_core_0/DATA_ff[0] [162];
u_CORES/u_debug_core_0/DATA_ff[0] [163];
u_CORES/u_debug_core_0/DATA_ff[0] [164];
u_CORES/u_debug_core_0/DATA_ff[0] [165];
u_CORES/u_debug_core_0/DATA_ff[0] [166];
u_CORES/u_debug_core_0/DATA_ff[0] [167];
u_CORES/u_debug_core_0/DATA_ff[0] [168];
u_CORES/u_debug_core_0/DATA_ff[0] [169];
u_CORES/u_debug_core_0/DATA_ff[0] [170];
u_CORES/u_debug_core_0/DATA_ff[0] [171];
u_CORES/u_debug_core_0/DATA_ff[0] [172];
u_CORES/u_debug_core_0/DATA_ff[0] [173];
u_CORES/u_debug_core_0/DATA_ff[0] [174];
u_CORES/u_debug_core_0/DATA_ff[0] [175];
u_CORES/u_debug_core_0/DATA_ff[0] [176];
u_CORES/u_debug_core_0/DATA_ff[0] [177];
u_CORES/u_debug_core_0/DATA_ff[0] [178];
u_CORES/u_debug_core_0/DATA_ff[0] [179];
u_CORES/u_debug_core_0/DATA_ff[0] [180];
u_CORES/u_debug_core_0/DATA_ff[0] [181];
u_CORES/u_debug_core_0/DATA_ff[0] [182];
u_CORES/u_debug_core_0/DATA_ff[0] [183];
u_CORES/u_debug_core_0/DATA_ff[0] [184];
u_CORES/u_debug_core_0/DATA_ff[0] [185];
u_CORES/u_debug_core_0/DATA_ff[0] [186];
u_CORES/u_debug_core_0/DATA_ff[0] [187];
u_CORES/u_debug_core_0/DATA_ff[0] [188];
u_CORES/u_debug_core_0/DATA_ff[0] [189];
u_CORES/u_debug_core_0/DATA_ff[0] [190];
u_CORES/u_debug_core_0/DATA_ff[0] [191];
u_CORES/u_debug_core_0/DATA_ff[0] [192];
u_CORES/u_debug_core_0/DATA_ff[0] [193];
u_CORES/u_debug_core_0/DATA_ff[0] [194];
u_CORES/u_debug_core_0/DATA_ff[0] [195];
u_CORES/u_debug_core_0/DATA_ff[0] [196];
u_CORES/u_debug_core_0/DATA_ff[0] [197];
u_CORES/u_debug_core_0/DATA_ff[0] [198];
u_CORES/u_debug_core_0/DATA_ff[0] [199];
u_CORES/u_debug_core_0/DATA_ff[0] [200];
u_CORES/u_debug_core_0/DATA_ff[0] [201];
u_CORES/u_debug_core_0/DATA_ff[0] [202];
u_CORES/u_debug_core_0/DATA_ff[0] [203];
u_CORES/u_debug_core_0/DATA_ff[0] [204];
u_CORES/u_debug_core_0/DATA_ff[0] [205];
u_CORES/u_debug_core_0/DATA_ff[0] [206];
u_CORES/u_debug_core_0/DATA_ff[0] [207];
u_CORES/u_debug_core_0/DATA_ff[0] [208];
u_CORES/u_debug_core_0/DATA_ff[0] [209];
u_CORES/u_debug_core_0/DATA_ff[0] [210];
u_CORES/u_debug_core_0/DATA_ff[0] [211];
u_CORES/u_debug_core_0/DATA_ff[0] [212];
u_CORES/u_debug_core_0/DATA_ff[0] [213];
u_CORES/u_debug_core_0/DATA_ff[0] [214];
u_CORES/u_debug_core_0/DATA_ff[0] [215];
u_CORES/u_debug_core_0/DATA_ff[0] [216];
u_CORES/u_debug_core_0/DATA_ff[0] [217];
u_CORES/u_debug_core_0/DATA_ff[0] [218];
u_CORES/u_debug_core_0/DATA_ff[0] [219];
u_CORES/u_debug_core_0/DATA_ff[0] [220];
u_CORES/u_debug_core_0/DATA_ff[0] [221];
u_CORES/u_debug_core_0/DATA_ff[0] [222];
u_CORES/u_debug_core_0/DATA_ff[0] [223];
u_CORES/u_debug_core_0/DATA_ff[0] [224];
u_CORES/u_debug_core_0/DATA_ff[0] [225];
u_CORES/u_debug_core_0/DATA_ff[0] [226];
u_CORES/u_debug_core_0/DATA_ff[0] [227];
u_CORES/u_debug_core_0/DATA_ff[0] [228];
u_CORES/u_debug_core_0/DATA_ff[0] [229];
u_CORES/u_debug_core_0/DATA_ff[0] [230];
u_CORES/u_debug_core_0/DATA_ff[0] [231];
u_CORES/u_debug_core_0/DATA_ff[0] [232];
u_CORES/u_debug_core_0/DATA_ff[0] [233];
u_CORES/u_debug_core_0/DATA_ff[0] [234];
u_CORES/u_debug_core_0/DATA_ff[0] [235];
u_CORES/u_debug_core_0/DATA_ff[0] [236];
u_CORES/u_debug_core_0/DATA_ff[0] [237];
u_CORES/u_debug_core_0/DATA_ff[0] [238];
u_CORES/u_debug_core_0/DATA_ff[0] [239];
u_CORES/u_debug_core_0/DATA_ff[0] [240];
u_CORES/u_debug_core_0/DATA_ff[0] [241];
u_CORES/u_debug_core_0/DATA_ff[0] [242];
u_CORES/u_debug_core_0/DATA_ff[0] [243];
u_CORES/u_debug_core_0/DATA_ff[0] [244];
u_CORES/u_debug_core_0/DATA_ff[0] [245];
u_CORES/u_debug_core_0/DATA_ff[0] [246];
u_CORES/u_debug_core_0/DATA_ff[0] [247];
u_CORES/u_debug_core_0/DATA_ff[0] [248];
u_CORES/u_debug_core_0/DATA_ff[0] [249];
u_CORES/u_debug_core_0/DATA_ff[0] [250];
u_CORES/u_debug_core_0/DATA_ff[0] [251];
u_CORES/u_debug_core_0/DATA_ff[0] [252];
u_CORES/u_debug_core_0/DATA_ff[0] [253];
u_CORES/u_debug_core_0/DATA_ff[0] [254];
u_CORES/u_debug_core_0/DATA_ff[0] [255];
u_CORES/u_debug_core_0/DATA_ff[0] [256];
u_CORES/u_debug_core_0/DATA_ff[0] [257];
u_CORES/u_debug_core_0/DATA_ff[0] [258];
u_CORES/u_debug_core_0/DATA_ff[0] [259];
u_CORES/u_debug_core_0/DATA_ff[0] [260];
u_CORES/u_debug_core_0/DATA_ff[0] [261];
u_CORES/u_debug_core_0/DATA_ff[0] [262];
u_CORES/u_debug_core_0/DATA_ff[0] [263];
u_CORES/u_debug_core_0/DATA_ff[0] [264];
u_CORES/u_debug_core_0/DATA_ff[0] [265];
u_CORES/u_debug_core_0/DATA_ff[0] [266];
u_CORES/u_debug_core_0/DATA_ff[0] [267];
u_CORES/u_debug_core_0/DATA_ff[0] [268];
u_CORES/u_debug_core_0/DATA_ff[0] [269];
u_CORES/u_debug_core_0/DATA_ff[0] [270];
u_CORES/u_debug_core_0/DATA_ff[0] [271];
u_CORES/u_debug_core_0/DATA_ff[0] [272];
u_CORES/u_debug_core_0/DATA_ff[0] [273];
u_CORES/u_debug_core_0/DATA_ff[0] [274];
u_CORES/u_debug_core_0/DATA_ff[0] [275];
u_CORES/u_debug_core_0/DATA_ff[0] [276];
u_CORES/u_debug_core_0/DATA_ff[0] [277];
u_CORES/u_debug_core_0/DATA_ff[0] [278];
u_CORES/u_debug_core_0/DATA_ff[0] [279];
u_CORES/u_debug_core_0/DATA_ff[0] [280];
u_CORES/u_debug_core_0/DATA_ff[0] [281];
u_CORES/u_debug_core_0/DATA_ff[0] [282];
u_CORES/u_debug_core_0/DATA_ff[0] [283];
u_CORES/u_debug_core_0/DATA_ff[0] [284];
u_CORES/u_debug_core_0/DATA_ff[0] [285];
u_CORES/u_debug_core_0/DATA_ff[0] [286];
u_CORES/u_debug_core_0/DATA_ff[0] [287];
u_CORES/u_debug_core_0/DATA_ff[0] [288];
u_CORES/u_debug_core_0/DATA_ff[0] [289];
u_CORES/u_debug_core_0/DATA_ff[0] [290];
u_CORES/u_debug_core_0/DATA_ff[0] [291];
u_CORES/u_debug_core_0/DATA_ff[0] [292];
u_CORES/u_debug_core_0/DATA_ff[0] [293];
u_CORES/u_debug_core_0/DATA_ff[0] [294];
u_CORES/u_debug_core_0/DATA_ff[0] [295];
u_CORES/u_debug_core_0/DATA_ff[0] [296];
u_CORES/u_debug_core_0/DATA_ff[0] [297];
u_CORES/u_debug_core_0/DATA_ff[0] [298];
u_CORES/u_debug_core_0/DATA_ff[0] [299];
u_CORES/u_debug_core_0/DATA_ff[0] [300];
u_CORES/u_debug_core_0/DATA_ff[0] [301];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/N8447 [435];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [0];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [1];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [2];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [3];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [4];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [5];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [6];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [7];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [8];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [9];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [10];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [11];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [12];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [13];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [14];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [15];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [16];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [17];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [18];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [19];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [20];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [21];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [22];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [23];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [24];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [25];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [26];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [27];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [28];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [29];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [30];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [31];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [32];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [33];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [34];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [35];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [36];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [37];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [38];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [39];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [40];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [41];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [42];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [43];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [44];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [45];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [46];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [47];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [48];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [49];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [50];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [51];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [52];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [53];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [54];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [55];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [56];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [57];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [58];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [59];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [60];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [61];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [62];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [63];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [64];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [65];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [66];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [67];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [68];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [69];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [70];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [71];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [72];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [73];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [74];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [75];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [76];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [77];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [78];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [79];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [80];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [81];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [82];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [83];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [84];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [85];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [86];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [87];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [88];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [89];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [90];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [91];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [92];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [93];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [94];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [95];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [96];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [97];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [98];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [99];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [100];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [101];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [102];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [103];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [104];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [105];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [106];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [107];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [108];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [109];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [110];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [111];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [112];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [113];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [114];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [115];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [116];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [117];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [118];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [119];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [120];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [121];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [122];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [123];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [124];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [125];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [126];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [127];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [128];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [129];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [130];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [131];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [132];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [133];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [134];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [135];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [136];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [137];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [138];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [139];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [140];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [141];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [142];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [143];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [144];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [145];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [146];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [147];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [148];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [149];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [150];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [151];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [152];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [153];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [154];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [155];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [156];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [157];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [158];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [159];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [160];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [161];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [162];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [163];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [164];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [165];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [166];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [167];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [168];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [169];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [170];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [171];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [172];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [173];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [174];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [175];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [176];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [177];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [178];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [179];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [180];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [181];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [182];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [183];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [184];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [185];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [186];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [187];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [188];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [189];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [190];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [191];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [192];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [193];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [194];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [195];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [196];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [197];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [198];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [199];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [200];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [201];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [202];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [203];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [204];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [205];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [206];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [207];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [208];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [209];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [210];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [211];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [212];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [213];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [214];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [215];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [216];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [217];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [218];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [219];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [220];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [221];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [222];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [223];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [224];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [225];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [226];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [227];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [228];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [229];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [230];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [231];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [232];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [233];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [234];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [235];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [236];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [237];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [238];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [239];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [240];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [241];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [242];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [243];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [244];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [245];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [246];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [247];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [248];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [249];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [250];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [251];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [252];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [253];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [254];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [255];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [256];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [257];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [258];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [259];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [260];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [261];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [262];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [263];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [264];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [265];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [266];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [267];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [268];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [269];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [270];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [271];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [272];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [273];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [274];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [275];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [276];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [277];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [278];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [279];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [280];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [281];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [282];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [283];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [284];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [285];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [286];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [287];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [288];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [289];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [290];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [291];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [292];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [293];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [294];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [295];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [296];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [297];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [298];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [299];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [300];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [301];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [302];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [303];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [304];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [305];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [306];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [307];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [308];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [309];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [310];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [311];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [312];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [313];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [314];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [315];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [316];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [317];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [318];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [319];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [320];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [321];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [322];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [323];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [324];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [325];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [326];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [327];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [328];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [329];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [330];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [331];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [332];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [333];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [334];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [335];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [336];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [337];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [338];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [339];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [340];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [341];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [342];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [343];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [344];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [345];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [346];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [347];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [348];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [349];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [350];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [351];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [352];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [353];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [354];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [355];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [356];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [357];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [358];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [359];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [360];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [361];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [362];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [363];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [364];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [365];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [366];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [367];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [368];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [369];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [370];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [371];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [372];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [373];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [374];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [375];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [376];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [377];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [378];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [379];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [380];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [381];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [382];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [383];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [384];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [385];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [386];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [387];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [388];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [389];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [390];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [391];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [392];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [393];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [394];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [395];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [396];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [397];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [398];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [399];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [400];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [401];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [402];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [403];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [404];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [405];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [406];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [407];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [408];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [409];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [410];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [411];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [412];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [413];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [414];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [415];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [416];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [417];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [418];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [419];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [420];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [421];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [422];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [423];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [424];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [425];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [426];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [427];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [428];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [429];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [430];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [431];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [432];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [433];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [434];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [435];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [0];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [1];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [2];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [3];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [4];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [5];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [6];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [7];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [8];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [9];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [10];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [11];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [12];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [13];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [14];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [15];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [16];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [17];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [18];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [19];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [20];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [21];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [22];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [23];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [24];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [25];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [26];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [27];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [28];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [29];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [30];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [31];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [32];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [33];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [34];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [35];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [36];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [37];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [38];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [39];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [40];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [41];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [42];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [43];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [44];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [45];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [46];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [47];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [48];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [49];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [50];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [51];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [52];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [53];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [54];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [55];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [56];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [57];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [58];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [59];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [60];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [61];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [62];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [63];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [64];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [65];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [66];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [67];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [68];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [69];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [70];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [71];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [72];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [73];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [74];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [75];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [76];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [77];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [78];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [79];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [80];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [81];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [82];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [83];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [84];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [85];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [86];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [87];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [88];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [89];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [90];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [91];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [92];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [93];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [94];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [95];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [96];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [97];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [98];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [99];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [100];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [101];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [102];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [103];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [104];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [105];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [106];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [107];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [108];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [109];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [110];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [111];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [112];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [113];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [114];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [115];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [116];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [117];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [118];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [119];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [120];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [121];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [122];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [123];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [124];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [125];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [126];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [127];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [128];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [129];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [130];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [131];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [132];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [133];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [134];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [135];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [136];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [137];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [138];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [139];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [140];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [141];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [142];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_extend [143];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [0];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [1];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [2];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [3];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [4];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [5];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [6];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [7];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [8];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [9];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single_to_16 [10];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [0];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [1];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [2];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [3];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [4];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [5];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [6];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [7];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [8];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [9];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [10];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [11];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [12];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [13];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [14];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [15];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [16];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [17];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [18];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [19];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [20];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [21];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [22];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [23];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [24];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [25];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [26];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [27];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [28];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [29];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [30];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [31];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [32];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [33];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [34];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [35];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [36];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [37];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [38];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [39];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [40];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [41];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [42];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [43];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [44];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [45];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [46];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [47];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [48];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [49];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [50];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [51];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [52];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [53];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [54];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [55];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [56];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [57];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [58];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [59];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [60];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [61];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [62];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [63];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [64];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [65];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [66];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [67];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [68];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [69];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [70];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [71];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [72];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [73];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [74];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [75];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [76];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [77];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [78];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [79];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [80];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [81];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [82];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [83];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [84];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [85];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [86];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [87];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [88];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [89];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [90];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [91];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [92];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [93];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [94];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [95];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [96];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [97];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [98];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [99];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [100];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [101];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [102];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [103];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [104];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [105];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [106];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [107];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [108];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [109];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [110];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [111];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [112];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [113];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [114];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [115];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [116];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [117];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [118];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [119];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [120];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [121];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [122];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [123];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [124];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [125];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [126];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [127];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [128];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [129];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [130];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [131];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [132];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [133];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [134];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [135];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [136];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [137];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [138];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [139];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [140];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [141];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [142];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [143];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly [144];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [0];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [1];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [2];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [3];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [4];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [5];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [6];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [7];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [8];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [9];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [10];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [11];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [12];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [13];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [14];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [15];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [16];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [17];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [18];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [19];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [20];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [21];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [22];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [23];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [24];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [25];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [26];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [27];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [28];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [29];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [30];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [31];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [32];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [33];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [34];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [35];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [36];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [37];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [38];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [39];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [40];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [41];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [42];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [43];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [44];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [45];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [46];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [47];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [48];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [49];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [50];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [51];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [52];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [53];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [54];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [55];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [56];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [57];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [58];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [59];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [60];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [61];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [62];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [63];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [64];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [65];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [66];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [67];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [68];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [69];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [70];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [71];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [72];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [73];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [74];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [75];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [76];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [77];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [78];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [79];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [80];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [81];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [82];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [83];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [84];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [85];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [86];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [87];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [88];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [89];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [90];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [91];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [92];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [93];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [94];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [95];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [96];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [97];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [98];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [99];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [100];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [101];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [102];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [103];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [104];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [105];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [106];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [107];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [108];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [109];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [110];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [111];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [112];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [113];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [114];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [115];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [116];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [117];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [118];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [119];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [120];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [121];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [122];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [123];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [124];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [125];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [126];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [127];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [128];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [129];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [130];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [131];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [132];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [133];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [134];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [135];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [136];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [137];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [138];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [139];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [140];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [141];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [142];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [143];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly [144];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [5];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [6];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [7];
u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt [8];
u_CORES/u_debug_core_0/TRIG0_ff[1] [0];
u_CORES/u_debug_core_0/TRIG0_ff[1] [1];
u_CORES/u_debug_core_0/TRIG0_ff[1] [2];
u_CORES/u_debug_core_0/TRIG0_ff[1] [3];
u_CORES/u_debug_core_0/TRIG0_ff[1] [4];
u_CORES/u_debug_core_0/TRIG0_ff[1] [5];
u_CORES/u_debug_core_0/TRIG0_ff[1] [6];
u_CORES/u_debug_core_0/TRIG0_ff[1] [7];
u_CORES/u_debug_core_0/TRIG0_ff[1] [8];
u_CORES/u_debug_core_0/TRIG0_ff[1] [9];
u_CORES/u_debug_core_0/TRIG0_ff[1] [10];
u_CORES/u_debug_core_0/TRIG0_ff[1] [11];
u_CORES/u_debug_core_0/TRIG0_ff[1] [12];
u_CORES/u_debug_core_0/TRIG0_ff[1] [13];
u_CORES/u_debug_core_0/TRIG0_ff[1] [14];
u_CORES/u_debug_core_0/TRIG0_ff[1] [15];
u_CORES/u_debug_core_0/TRIG0_ff[1] [16];
u_CORES/u_debug_core_0/TRIG0_ff[1] [17];
u_CORES/u_debug_core_0/TRIG0_ff[1] [18];
u_CORES/u_debug_core_0/TRIG0_ff[1] [19];
u_CORES/u_debug_core_0/TRIG0_ff[1] [20];
u_CORES/u_debug_core_0/TRIG0_ff[1] [21];
u_CORES/u_debug_core_0/TRIG0_ff[1] [22];
u_CORES/u_debug_core_0/TRIG0_ff[1] [23];
u_CORES/u_debug_core_0/TRIG0_ff[1] [24];
u_CORES/u_debug_core_0/TRIG0_ff[1] [25];
u_CORES/u_debug_core_0/TRIG0_ff[1] [26];
u_CORES/u_debug_core_0/TRIG0_ff[1] [27];
u_CORES/u_debug_core_0/TRIG0_ff[1] [28];
u_CORES/u_debug_core_0/TRIG0_ff[1] [29];
u_CORES/u_debug_core_0/TRIG0_ff[1] [30];
u_CORES/u_debug_core_0/TRIG0_ff[1] [31];
u_CORES/u_debug_core_0/TRIG0_ff[1] [32];
u_CORES/u_debug_core_0/TRIG0_ff[1] [33];
u_CORES/u_debug_core_0/TRIG0_ff[1] [34];
u_CORES/u_debug_core_0/TRIG0_ff[1] [35];
u_CORES/u_debug_core_0/TRIG0_ff[1] [36];
u_CORES/u_debug_core_0/TRIG0_ff[1] [37];
u_CORES/u_debug_core_0/TRIG0_ff[1] [38];
u_CORES/u_debug_core_0/TRIG0_ff[1] [39];
u_CORES/u_debug_core_0/TRIG0_ff[1] [40];
u_CORES/u_debug_core_0/TRIG0_ff[1] [41];
u_CORES/u_debug_core_0/TRIG0_ff[1] [42];
u_CORES/u_debug_core_0/TRIG0_ff[1] [43];
u_CORES/u_debug_core_0/TRIG0_ff[1] [44];
u_CORES/u_debug_core_0/TRIG0_ff[1] [45];
u_CORES/u_debug_core_0/TRIG0_ff[1] [46];
u_CORES/u_debug_core_0/TRIG0_ff[1] [47];
u_CORES/u_debug_core_0/TRIG0_ff[1] [48];
u_CORES/u_debug_core_0/TRIG0_ff[1] [49];
u_CORES/u_debug_core_0/TRIG0_ff[1] [50];
u_CORES/u_debug_core_0/TRIG0_ff[1] [51];
u_CORES/u_debug_core_0/TRIG0_ff[1] [52];
u_CORES/u_debug_core_0/TRIG0_ff[1] [53];
u_CORES/u_debug_core_0/TRIG0_ff[1] [54];
u_CORES/u_debug_core_0/TRIG0_ff[1] [55];
u_CORES/u_debug_core_0/TRIG0_ff[1] [56];
u_CORES/u_debug_core_0/TRIG0_ff[1] [57];
u_CORES/u_debug_core_0/TRIG0_ff[1] [58];
u_CORES/u_debug_core_0/TRIG0_ff[1] [59];
u_CORES/u_debug_core_0/TRIG0_ff[1] [60];
u_CORES/u_debug_core_0/TRIG0_ff[1] [61];
u_CORES/u_debug_core_0/TRIG0_ff[1] [62];
u_CORES/u_debug_core_0/TRIG0_ff[1] [63];
u_CORES/u_debug_core_0/TRIG0_ff[1] [64];
u_CORES/u_debug_core_0/TRIG0_ff[1] [65];
u_CORES/u_debug_core_0/TRIG0_ff[1] [66];
u_CORES/u_debug_core_0/TRIG0_ff[1] [67];
u_CORES/u_debug_core_0/TRIG0_ff[1] [68];
u_CORES/u_debug_core_0/TRIG0_ff[1] [69];
u_CORES/u_debug_core_0/TRIG0_ff[1] [70];
u_CORES/u_debug_core_0/TRIG0_ff[1] [71];
u_CORES/u_debug_core_0/TRIG0_ff[1] [72];
u_CORES/u_debug_core_0/TRIG0_ff[1] [73];
u_CORES/u_debug_core_0/TRIG0_ff[1] [74];
u_CORES/u_debug_core_0/TRIG0_ff[1] [75];
u_CORES/u_debug_core_0/TRIG0_ff[1] [76];
u_CORES/u_debug_core_0/TRIG0_ff[1] [77];
u_CORES/u_debug_core_0/TRIG0_ff[1] [78];
u_CORES/u_debug_core_0/TRIG0_ff[1] [79];
u_CORES/u_debug_core_0/TRIG0_ff[1] [80];
u_CORES/u_debug_core_0/TRIG0_ff[1] [81];
u_CORES/u_debug_core_0/TRIG0_ff[1] [82];
u_CORES/u_debug_core_0/TRIG0_ff[1] [83];
u_CORES/u_debug_core_0/TRIG0_ff[1] [84];
u_CORES/u_debug_core_0/TRIG0_ff[1] [85];
u_CORES/u_debug_core_0/TRIG0_ff[1] [86];
u_CORES/u_debug_core_0/TRIG0_ff[1] [87];
u_CORES/u_debug_core_0/TRIG0_ff[1] [88];
u_CORES/u_debug_core_0/TRIG0_ff[1] [89];
u_CORES/u_debug_core_0/TRIG0_ff[1] [90];
u_CORES/u_debug_core_0/TRIG0_ff[1] [91];
u_CORES/u_debug_core_0/TRIG0_ff[1] [92];
u_CORES/u_debug_core_0/TRIG0_ff[1] [93];
u_CORES/u_debug_core_0/TRIG0_ff[1] [94];
u_CORES/u_debug_core_0/TRIG0_ff[1] [95];
u_CORES/u_debug_core_0/TRIG0_ff[1] [96];
u_CORES/u_debug_core_0/TRIG0_ff[1] [97];
u_CORES/u_debug_core_0/TRIG0_ff[1] [98];
u_CORES/u_debug_core_0/TRIG0_ff[1] [99];
u_CORES/u_debug_core_0/TRIG0_ff[1] [100];
u_CORES/u_debug_core_0/TRIG0_ff[1] [101];
u_CORES/u_debug_core_0/TRIG0_ff[1] [102];
u_CORES/u_debug_core_0/TRIG0_ff[1] [103];
u_CORES/u_debug_core_0/TRIG0_ff[1] [104];
u_CORES/u_debug_core_0/TRIG0_ff[1] [105];
u_CORES/u_debug_core_0/TRIG0_ff[1] [106];
u_CORES/u_debug_core_0/TRIG0_ff[1] [107];
u_CORES/u_debug_core_0/TRIG0_ff[1] [108];
u_CORES/u_debug_core_0/TRIG0_ff[1] [109];
u_CORES/u_debug_core_0/TRIG0_ff[1] [110];
u_CORES/u_debug_core_0/TRIG0_ff[1] [111];
u_CORES/u_debug_core_0/TRIG0_ff[1] [112];
u_CORES/u_debug_core_0/TRIG0_ff[1] [113];
u_CORES/u_debug_core_0/TRIG0_ff[1] [114];
u_CORES/u_debug_core_0/TRIG0_ff[1] [115];
u_CORES/u_debug_core_0/TRIG0_ff[1] [116];
u_CORES/u_debug_core_0/TRIG0_ff[1] [117];
u_CORES/u_debug_core_0/TRIG0_ff[1] [118];
u_CORES/u_debug_core_0/TRIG0_ff[1] [119];
u_CORES/u_debug_core_0/TRIG0_ff[1] [120];
u_CORES/u_debug_core_0/TRIG0_ff[1] [121];
u_CORES/u_debug_core_0/TRIG0_ff[1] [122];
u_CORES/u_debug_core_0/TRIG0_ff[1] [123];
u_CORES/u_debug_core_0/TRIG0_ff[1] [124];
u_CORES/u_debug_core_0/TRIG0_ff[1] [125];
u_CORES/u_debug_core_0/TRIG0_ff[1] [126];
u_CORES/u_debug_core_0/TRIG0_ff[1] [127];
u_CORES/u_debug_core_0/TRIG0_ff[1] [128];
u_CORES/u_debug_core_0/TRIG0_ff[1] [129];
u_CORES/u_debug_core_0/TRIG0_ff[1] [130];
u_CORES/u_debug_core_0/TRIG0_ff[1] [131];
u_CORES/u_debug_core_0/TRIG0_ff[1] [132];
u_CORES/u_debug_core_0/TRIG0_ff[1] [133];
u_CORES/u_debug_core_0/TRIG0_ff[1] [134];
u_CORES/u_debug_core_0/TRIG0_ff[1] [135];
u_CORES/u_debug_core_0/TRIG0_ff[1] [136];
u_CORES/u_debug_core_0/TRIG0_ff[1] [137];
u_CORES/u_debug_core_0/TRIG0_ff[1] [138];
u_CORES/u_debug_core_0/TRIG0_ff[1] [139];
u_CORES/u_debug_core_0/TRIG0_ff[1] [140];
u_CORES/u_debug_core_0/TRIG0_ff[1] [141];
u_CORES/u_debug_core_0/TRIG0_ff[1] [142];
u_CORES/u_debug_core_0/TRIG0_ff[1] [143];
u_CORES/u_debug_core_0/TRIG0_ff[1] [144];
u_CORES/u_debug_core_0/TRIG0_ff[1] [145];
u_CORES/u_debug_core_0/TRIG0_ff[1] [146];
u_CORES/u_debug_core_0/TRIG0_ff[1] [147];
u_CORES/u_debug_core_0/TRIG0_ff[1] [148];
u_CORES/u_debug_core_0/TRIG0_ff[1] [149];
u_CORES/u_debug_core_0/TRIG0_ff[1] [150];
u_CORES/u_debug_core_0/TRIG0_ff[1] [151];
u_CORES/u_debug_core_0/TRIG0_ff[1] [152];
u_CORES/u_debug_core_0/TRIG0_ff[1] [153];
u_CORES/u_debug_core_0/TRIG0_ff[1] [154];
u_CORES/u_debug_core_0/TRIG0_ff[1] [155];
u_CORES/u_debug_core_0/TRIG0_ff[1] [156];
u_CORES/u_debug_core_0/conf_id_o [0];
u_CORES/u_debug_core_0/conf_id_o [1];
u_CORES/u_debug_core_0/conf_id_o [2];
u_CORES/u_debug_core_0/conf_id_o [3];
u_CORES/u_debug_core_0/conf_id_o [4];
u_CORES/u_debug_core_0/conf_rdata [0];
u_CORES/u_debug_core_0/conf_rdata [1];
u_CORES/u_debug_core_0/conf_rdata [16];
u_CORES/u_debug_core_0/conf_rdata [18];
u_CORES/u_debug_core_0/conf_rden [0];
u_CORES/u_debug_core_0/conf_rden [1];
u_CORES/u_debug_core_0/conf_rden [16];
u_CORES/u_debug_core_0/conf_rden [18];
u_CORES/u_debug_core_0/conf_reg_rbo [0];
u_CORES/u_debug_core_0/conf_reg_rbo [1];
u_CORES/u_debug_core_0/conf_reg_rbo [2];
u_CORES/u_debug_core_0/conf_reg_rbo [3];
u_CORES/u_debug_core_0/conf_reg_rbo [4];
u_CORES/u_debug_core_0/conf_sel_int [0];
u_CORES/u_debug_core_0/conf_sel_int [1];
u_CORES/u_debug_core_0/conf_sel_int [16];
u_CORES/u_debug_core_0/conf_sel_int [18];
u_CORES/u_debug_core_0/data_pipe[0] [0];
u_CORES/u_debug_core_0/data_pipe[0] [1];
u_CORES/u_debug_core_0/data_pipe[0] [2];
u_CORES/u_debug_core_0/data_pipe[0] [3];
u_CORES/u_debug_core_0/data_pipe[0] [4];
u_CORES/u_debug_core_0/data_pipe[0] [5];
u_CORES/u_debug_core_0/data_pipe[0] [6];
u_CORES/u_debug_core_0/data_pipe[0] [7];
u_CORES/u_debug_core_0/data_pipe[0] [8];
u_CORES/u_debug_core_0/data_pipe[0] [9];
u_CORES/u_debug_core_0/data_pipe[0] [10];
u_CORES/u_debug_core_0/data_pipe[0] [11];
u_CORES/u_debug_core_0/data_pipe[0] [12];
u_CORES/u_debug_core_0/data_pipe[0] [13];
u_CORES/u_debug_core_0/data_pipe[0] [14];
u_CORES/u_debug_core_0/data_pipe[0] [15];
u_CORES/u_debug_core_0/data_pipe[0] [16];
u_CORES/u_debug_core_0/data_pipe[0] [17];
u_CORES/u_debug_core_0/data_pipe[0] [18];
u_CORES/u_debug_core_0/data_pipe[0] [19];
u_CORES/u_debug_core_0/data_pipe[0] [20];
u_CORES/u_debug_core_0/data_pipe[0] [21];
u_CORES/u_debug_core_0/data_pipe[0] [22];
u_CORES/u_debug_core_0/data_pipe[0] [23];
u_CORES/u_debug_core_0/data_pipe[0] [24];
u_CORES/u_debug_core_0/data_pipe[0] [25];
u_CORES/u_debug_core_0/data_pipe[0] [26];
u_CORES/u_debug_core_0/data_pipe[0] [27];
u_CORES/u_debug_core_0/data_pipe[0] [28];
u_CORES/u_debug_core_0/data_pipe[0] [29];
u_CORES/u_debug_core_0/data_pipe[0] [30];
u_CORES/u_debug_core_0/data_pipe[0] [31];
u_CORES/u_debug_core_0/data_pipe[0] [32];
u_CORES/u_debug_core_0/data_pipe[0] [33];
u_CORES/u_debug_core_0/data_pipe[0] [34];
u_CORES/u_debug_core_0/data_pipe[0] [35];
u_CORES/u_debug_core_0/data_pipe[0] [36];
u_CORES/u_debug_core_0/data_pipe[0] [37];
u_CORES/u_debug_core_0/data_pipe[0] [38];
u_CORES/u_debug_core_0/data_pipe[0] [39];
u_CORES/u_debug_core_0/data_pipe[0] [40];
u_CORES/u_debug_core_0/data_pipe[0] [41];
u_CORES/u_debug_core_0/data_pipe[0] [42];
u_CORES/u_debug_core_0/data_pipe[0] [43];
u_CORES/u_debug_core_0/data_pipe[0] [44];
u_CORES/u_debug_core_0/data_pipe[0] [45];
u_CORES/u_debug_core_0/data_pipe[0] [46];
u_CORES/u_debug_core_0/data_pipe[0] [47];
u_CORES/u_debug_core_0/data_pipe[0] [48];
u_CORES/u_debug_core_0/data_pipe[0] [49];
u_CORES/u_debug_core_0/data_pipe[0] [50];
u_CORES/u_debug_core_0/data_pipe[0] [51];
u_CORES/u_debug_core_0/data_pipe[0] [52];
u_CORES/u_debug_core_0/data_pipe[0] [53];
u_CORES/u_debug_core_0/data_pipe[0] [54];
u_CORES/u_debug_core_0/data_pipe[0] [55];
u_CORES/u_debug_core_0/data_pipe[0] [56];
u_CORES/u_debug_core_0/data_pipe[0] [57];
u_CORES/u_debug_core_0/data_pipe[0] [58];
u_CORES/u_debug_core_0/data_pipe[0] [59];
u_CORES/u_debug_core_0/data_pipe[0] [60];
u_CORES/u_debug_core_0/data_pipe[0] [61];
u_CORES/u_debug_core_0/data_pipe[0] [62];
u_CORES/u_debug_core_0/data_pipe[0] [63];
u_CORES/u_debug_core_0/data_pipe[0] [64];
u_CORES/u_debug_core_0/data_pipe[0] [65];
u_CORES/u_debug_core_0/data_pipe[0] [66];
u_CORES/u_debug_core_0/data_pipe[0] [67];
u_CORES/u_debug_core_0/data_pipe[0] [68];
u_CORES/u_debug_core_0/data_pipe[0] [69];
u_CORES/u_debug_core_0/data_pipe[0] [70];
u_CORES/u_debug_core_0/data_pipe[0] [71];
u_CORES/u_debug_core_0/data_pipe[0] [72];
u_CORES/u_debug_core_0/data_pipe[0] [73];
u_CORES/u_debug_core_0/data_pipe[0] [74];
u_CORES/u_debug_core_0/data_pipe[0] [75];
u_CORES/u_debug_core_0/data_pipe[0] [76];
u_CORES/u_debug_core_0/data_pipe[0] [77];
u_CORES/u_debug_core_0/data_pipe[0] [78];
u_CORES/u_debug_core_0/data_pipe[0] [79];
u_CORES/u_debug_core_0/data_pipe[0] [80];
u_CORES/u_debug_core_0/data_pipe[0] [81];
u_CORES/u_debug_core_0/data_pipe[0] [82];
u_CORES/u_debug_core_0/data_pipe[0] [83];
u_CORES/u_debug_core_0/data_pipe[0] [84];
u_CORES/u_debug_core_0/data_pipe[0] [85];
u_CORES/u_debug_core_0/data_pipe[0] [86];
u_CORES/u_debug_core_0/data_pipe[0] [87];
u_CORES/u_debug_core_0/data_pipe[0] [88];
u_CORES/u_debug_core_0/data_pipe[0] [89];
u_CORES/u_debug_core_0/data_pipe[0] [90];
u_CORES/u_debug_core_0/data_pipe[0] [91];
u_CORES/u_debug_core_0/data_pipe[0] [92];
u_CORES/u_debug_core_0/data_pipe[0] [93];
u_CORES/u_debug_core_0/data_pipe[0] [94];
u_CORES/u_debug_core_0/data_pipe[0] [95];
u_CORES/u_debug_core_0/data_pipe[0] [96];
u_CORES/u_debug_core_0/data_pipe[0] [97];
u_CORES/u_debug_core_0/data_pipe[0] [98];
u_CORES/u_debug_core_0/data_pipe[0] [99];
u_CORES/u_debug_core_0/data_pipe[0] [100];
u_CORES/u_debug_core_0/data_pipe[0] [101];
u_CORES/u_debug_core_0/data_pipe[0] [102];
u_CORES/u_debug_core_0/data_pipe[0] [103];
u_CORES/u_debug_core_0/data_pipe[0] [104];
u_CORES/u_debug_core_0/data_pipe[0] [105];
u_CORES/u_debug_core_0/data_pipe[0] [106];
u_CORES/u_debug_core_0/data_pipe[0] [107];
u_CORES/u_debug_core_0/data_pipe[0] [108];
u_CORES/u_debug_core_0/data_pipe[0] [109];
u_CORES/u_debug_core_0/data_pipe[0] [110];
u_CORES/u_debug_core_0/data_pipe[0] [111];
u_CORES/u_debug_core_0/data_pipe[0] [112];
u_CORES/u_debug_core_0/data_pipe[0] [113];
u_CORES/u_debug_core_0/data_pipe[0] [114];
u_CORES/u_debug_core_0/data_pipe[0] [115];
u_CORES/u_debug_core_0/data_pipe[0] [116];
u_CORES/u_debug_core_0/data_pipe[0] [117];
u_CORES/u_debug_core_0/data_pipe[0] [118];
u_CORES/u_debug_core_0/data_pipe[0] [119];
u_CORES/u_debug_core_0/data_pipe[0] [120];
u_CORES/u_debug_core_0/data_pipe[0] [121];
u_CORES/u_debug_core_0/data_pipe[0] [122];
u_CORES/u_debug_core_0/data_pipe[0] [123];
u_CORES/u_debug_core_0/data_pipe[0] [124];
u_CORES/u_debug_core_0/data_pipe[0] [125];
u_CORES/u_debug_core_0/data_pipe[0] [126];
u_CORES/u_debug_core_0/data_pipe[0] [127];
u_CORES/u_debug_core_0/data_pipe[0] [128];
u_CORES/u_debug_core_0/data_pipe[0] [129];
u_CORES/u_debug_core_0/data_pipe[0] [130];
u_CORES/u_debug_core_0/data_pipe[0] [131];
u_CORES/u_debug_core_0/data_pipe[0] [132];
u_CORES/u_debug_core_0/data_pipe[0] [133];
u_CORES/u_debug_core_0/data_pipe[0] [134];
u_CORES/u_debug_core_0/data_pipe[0] [135];
u_CORES/u_debug_core_0/data_pipe[0] [136];
u_CORES/u_debug_core_0/data_pipe[0] [137];
u_CORES/u_debug_core_0/data_pipe[0] [138];
u_CORES/u_debug_core_0/data_pipe[0] [139];
u_CORES/u_debug_core_0/data_pipe[0] [140];
u_CORES/u_debug_core_0/data_pipe[0] [141];
u_CORES/u_debug_core_0/data_pipe[0] [142];
u_CORES/u_debug_core_0/data_pipe[0] [143];
u_CORES/u_debug_core_0/data_pipe[0] [144];
u_CORES/u_debug_core_0/data_pipe[0] [145];
u_CORES/u_debug_core_0/data_pipe[0] [146];
u_CORES/u_debug_core_0/data_pipe[0] [147];
u_CORES/u_debug_core_0/data_pipe[0] [148];
u_CORES/u_debug_core_0/data_pipe[0] [149];
u_CORES/u_debug_core_0/data_pipe[0] [150];
u_CORES/u_debug_core_0/data_pipe[0] [151];
u_CORES/u_debug_core_0/data_pipe[0] [152];
u_CORES/u_debug_core_0/data_pipe[0] [153];
u_CORES/u_debug_core_0/data_pipe[0] [154];
u_CORES/u_debug_core_0/data_pipe[0] [155];
u_CORES/u_debug_core_0/data_pipe[0] [156];
u_CORES/u_debug_core_0/data_pipe[0] [157];
u_CORES/u_debug_core_0/data_pipe[0] [158];
u_CORES/u_debug_core_0/data_pipe[0] [159];
u_CORES/u_debug_core_0/data_pipe[0] [160];
u_CORES/u_debug_core_0/data_pipe[0] [161];
u_CORES/u_debug_core_0/data_pipe[0] [162];
u_CORES/u_debug_core_0/data_pipe[0] [163];
u_CORES/u_debug_core_0/data_pipe[0] [164];
u_CORES/u_debug_core_0/data_pipe[0] [165];
u_CORES/u_debug_core_0/data_pipe[0] [166];
u_CORES/u_debug_core_0/data_pipe[0] [167];
u_CORES/u_debug_core_0/data_pipe[0] [168];
u_CORES/u_debug_core_0/data_pipe[0] [169];
u_CORES/u_debug_core_0/data_pipe[0] [170];
u_CORES/u_debug_core_0/data_pipe[0] [171];
u_CORES/u_debug_core_0/data_pipe[0] [172];
u_CORES/u_debug_core_0/data_pipe[0] [173];
u_CORES/u_debug_core_0/data_pipe[0] [174];
u_CORES/u_debug_core_0/data_pipe[0] [175];
u_CORES/u_debug_core_0/data_pipe[0] [176];
u_CORES/u_debug_core_0/data_pipe[0] [177];
u_CORES/u_debug_core_0/data_pipe[0] [178];
u_CORES/u_debug_core_0/data_pipe[0] [179];
u_CORES/u_debug_core_0/data_pipe[0] [180];
u_CORES/u_debug_core_0/data_pipe[0] [181];
u_CORES/u_debug_core_0/data_pipe[0] [182];
u_CORES/u_debug_core_0/data_pipe[0] [183];
u_CORES/u_debug_core_0/data_pipe[0] [184];
u_CORES/u_debug_core_0/data_pipe[0] [185];
u_CORES/u_debug_core_0/data_pipe[0] [186];
u_CORES/u_debug_core_0/data_pipe[0] [187];
u_CORES/u_debug_core_0/data_pipe[0] [188];
u_CORES/u_debug_core_0/data_pipe[0] [189];
u_CORES/u_debug_core_0/data_pipe[0] [190];
u_CORES/u_debug_core_0/data_pipe[0] [191];
u_CORES/u_debug_core_0/data_pipe[0] [192];
u_CORES/u_debug_core_0/data_pipe[0] [193];
u_CORES/u_debug_core_0/data_pipe[0] [194];
u_CORES/u_debug_core_0/data_pipe[0] [195];
u_CORES/u_debug_core_0/data_pipe[0] [196];
u_CORES/u_debug_core_0/data_pipe[0] [197];
u_CORES/u_debug_core_0/data_pipe[0] [198];
u_CORES/u_debug_core_0/data_pipe[0] [199];
u_CORES/u_debug_core_0/data_pipe[0] [200];
u_CORES/u_debug_core_0/data_pipe[0] [201];
u_CORES/u_debug_core_0/data_pipe[0] [202];
u_CORES/u_debug_core_0/data_pipe[0] [203];
u_CORES/u_debug_core_0/data_pipe[0] [204];
u_CORES/u_debug_core_0/data_pipe[0] [205];
u_CORES/u_debug_core_0/data_pipe[0] [206];
u_CORES/u_debug_core_0/data_pipe[0] [207];
u_CORES/u_debug_core_0/data_pipe[0] [208];
u_CORES/u_debug_core_0/data_pipe[0] [209];
u_CORES/u_debug_core_0/data_pipe[0] [210];
u_CORES/u_debug_core_0/data_pipe[0] [211];
u_CORES/u_debug_core_0/data_pipe[0] [212];
u_CORES/u_debug_core_0/data_pipe[0] [213];
u_CORES/u_debug_core_0/data_pipe[0] [214];
u_CORES/u_debug_core_0/data_pipe[0] [215];
u_CORES/u_debug_core_0/data_pipe[0] [216];
u_CORES/u_debug_core_0/data_pipe[0] [217];
u_CORES/u_debug_core_0/data_pipe[0] [218];
u_CORES/u_debug_core_0/data_pipe[0] [219];
u_CORES/u_debug_core_0/data_pipe[0] [220];
u_CORES/u_debug_core_0/data_pipe[0] [221];
u_CORES/u_debug_core_0/data_pipe[0] [222];
u_CORES/u_debug_core_0/data_pipe[0] [223];
u_CORES/u_debug_core_0/data_pipe[0] [224];
u_CORES/u_debug_core_0/data_pipe[0] [225];
u_CORES/u_debug_core_0/data_pipe[0] [226];
u_CORES/u_debug_core_0/data_pipe[0] [227];
u_CORES/u_debug_core_0/data_pipe[0] [228];
u_CORES/u_debug_core_0/data_pipe[0] [229];
u_CORES/u_debug_core_0/data_pipe[0] [230];
u_CORES/u_debug_core_0/data_pipe[0] [231];
u_CORES/u_debug_core_0/data_pipe[0] [232];
u_CORES/u_debug_core_0/data_pipe[0] [233];
u_CORES/u_debug_core_0/data_pipe[0] [234];
u_CORES/u_debug_core_0/data_pipe[0] [235];
u_CORES/u_debug_core_0/data_pipe[0] [236];
u_CORES/u_debug_core_0/data_pipe[0] [237];
u_CORES/u_debug_core_0/data_pipe[0] [238];
u_CORES/u_debug_core_0/data_pipe[0] [239];
u_CORES/u_debug_core_0/data_pipe[0] [240];
u_CORES/u_debug_core_0/data_pipe[0] [241];
u_CORES/u_debug_core_0/data_pipe[0] [242];
u_CORES/u_debug_core_0/data_pipe[0] [243];
u_CORES/u_debug_core_0/data_pipe[0] [244];
u_CORES/u_debug_core_0/data_pipe[0] [245];
u_CORES/u_debug_core_0/data_pipe[0] [246];
u_CORES/u_debug_core_0/data_pipe[0] [247];
u_CORES/u_debug_core_0/data_pipe[0] [248];
u_CORES/u_debug_core_0/data_pipe[0] [249];
u_CORES/u_debug_core_0/data_pipe[0] [250];
u_CORES/u_debug_core_0/data_pipe[0] [251];
u_CORES/u_debug_core_0/data_pipe[0] [252];
u_CORES/u_debug_core_0/data_pipe[0] [253];
u_CORES/u_debug_core_0/data_pipe[0] [254];
u_CORES/u_debug_core_0/data_pipe[0] [255];
u_CORES/u_debug_core_0/data_pipe[0] [256];
u_CORES/u_debug_core_0/data_pipe[0] [257];
u_CORES/u_debug_core_0/data_pipe[0] [258];
u_CORES/u_debug_core_0/data_pipe[0] [259];
u_CORES/u_debug_core_0/data_pipe[0] [260];
u_CORES/u_debug_core_0/data_pipe[0] [261];
u_CORES/u_debug_core_0/data_pipe[0] [262];
u_CORES/u_debug_core_0/data_pipe[0] [263];
u_CORES/u_debug_core_0/data_pipe[0] [264];
u_CORES/u_debug_core_0/data_pipe[0] [265];
u_CORES/u_debug_core_0/data_pipe[0] [266];
u_CORES/u_debug_core_0/data_pipe[0] [267];
u_CORES/u_debug_core_0/data_pipe[0] [268];
u_CORES/u_debug_core_0/data_pipe[0] [269];
u_CORES/u_debug_core_0/data_pipe[0] [270];
u_CORES/u_debug_core_0/data_pipe[0] [271];
u_CORES/u_debug_core_0/data_pipe[0] [272];
u_CORES/u_debug_core_0/data_pipe[0] [273];
u_CORES/u_debug_core_0/data_pipe[0] [274];
u_CORES/u_debug_core_0/data_pipe[0] [275];
u_CORES/u_debug_core_0/data_pipe[0] [276];
u_CORES/u_debug_core_0/data_pipe[0] [277];
u_CORES/u_debug_core_0/data_pipe[0] [278];
u_CORES/u_debug_core_0/data_pipe[0] [279];
u_CORES/u_debug_core_0/data_pipe[0] [280];
u_CORES/u_debug_core_0/data_pipe[0] [281];
u_CORES/u_debug_core_0/data_pipe[0] [282];
u_CORES/u_debug_core_0/data_pipe[0] [283];
u_CORES/u_debug_core_0/data_pipe[0] [284];
u_CORES/u_debug_core_0/data_pipe[0] [285];
u_CORES/u_debug_core_0/data_pipe[0] [286];
u_CORES/u_debug_core_0/data_pipe[0] [287];
u_CORES/u_debug_core_0/data_pipe[0] [288];
u_CORES/u_debug_core_0/data_pipe[0] [289];
u_CORES/u_debug_core_0/data_pipe[0] [290];
u_CORES/u_debug_core_0/data_pipe[0] [291];
u_CORES/u_debug_core_0/data_pipe[0] [292];
u_CORES/u_debug_core_0/data_pipe[0] [293];
u_CORES/u_debug_core_0/data_pipe[0] [294];
u_CORES/u_debug_core_0/data_pipe[0] [295];
u_CORES/u_debug_core_0/data_pipe[0] [296];
u_CORES/u_debug_core_0/data_pipe[0] [297];
u_CORES/u_debug_core_0/data_pipe[0] [298];
u_CORES/u_debug_core_0/data_pipe[0] [299];
u_CORES/u_debug_core_0/data_pipe[0] [300];
u_CORES/u_debug_core_0/data_pipe[0] [301];
u_CORES/u_debug_core_0/data_pipe[1] [0];
u_CORES/u_debug_core_0/data_pipe[1] [1];
u_CORES/u_debug_core_0/data_pipe[1] [2];
u_CORES/u_debug_core_0/data_pipe[1] [3];
u_CORES/u_debug_core_0/data_pipe[1] [4];
u_CORES/u_debug_core_0/data_pipe[1] [5];
u_CORES/u_debug_core_0/data_pipe[1] [6];
u_CORES/u_debug_core_0/data_pipe[1] [7];
u_CORES/u_debug_core_0/data_pipe[1] [8];
u_CORES/u_debug_core_0/data_pipe[1] [9];
u_CORES/u_debug_core_0/data_pipe[1] [10];
u_CORES/u_debug_core_0/data_pipe[1] [11];
u_CORES/u_debug_core_0/data_pipe[1] [12];
u_CORES/u_debug_core_0/data_pipe[1] [13];
u_CORES/u_debug_core_0/data_pipe[1] [14];
u_CORES/u_debug_core_0/data_pipe[1] [15];
u_CORES/u_debug_core_0/data_pipe[1] [16];
u_CORES/u_debug_core_0/data_pipe[1] [17];
u_CORES/u_debug_core_0/data_pipe[1] [18];
u_CORES/u_debug_core_0/data_pipe[1] [19];
u_CORES/u_debug_core_0/data_pipe[1] [20];
u_CORES/u_debug_core_0/data_pipe[1] [21];
u_CORES/u_debug_core_0/data_pipe[1] [22];
u_CORES/u_debug_core_0/data_pipe[1] [23];
u_CORES/u_debug_core_0/data_pipe[1] [24];
u_CORES/u_debug_core_0/data_pipe[1] [25];
u_CORES/u_debug_core_0/data_pipe[1] [26];
u_CORES/u_debug_core_0/data_pipe[1] [27];
u_CORES/u_debug_core_0/data_pipe[1] [28];
u_CORES/u_debug_core_0/data_pipe[1] [29];
u_CORES/u_debug_core_0/data_pipe[1] [30];
u_CORES/u_debug_core_0/data_pipe[1] [31];
u_CORES/u_debug_core_0/data_pipe[1] [32];
u_CORES/u_debug_core_0/data_pipe[1] [33];
u_CORES/u_debug_core_0/data_pipe[1] [34];
u_CORES/u_debug_core_0/data_pipe[1] [35];
u_CORES/u_debug_core_0/data_pipe[1] [36];
u_CORES/u_debug_core_0/data_pipe[1] [37];
u_CORES/u_debug_core_0/data_pipe[1] [38];
u_CORES/u_debug_core_0/data_pipe[1] [39];
u_CORES/u_debug_core_0/data_pipe[1] [40];
u_CORES/u_debug_core_0/data_pipe[1] [41];
u_CORES/u_debug_core_0/data_pipe[1] [42];
u_CORES/u_debug_core_0/data_pipe[1] [43];
u_CORES/u_debug_core_0/data_pipe[1] [44];
u_CORES/u_debug_core_0/data_pipe[1] [45];
u_CORES/u_debug_core_0/data_pipe[1] [46];
u_CORES/u_debug_core_0/data_pipe[1] [47];
u_CORES/u_debug_core_0/data_pipe[1] [48];
u_CORES/u_debug_core_0/data_pipe[1] [49];
u_CORES/u_debug_core_0/data_pipe[1] [50];
u_CORES/u_debug_core_0/data_pipe[1] [51];
u_CORES/u_debug_core_0/data_pipe[1] [52];
u_CORES/u_debug_core_0/data_pipe[1] [53];
u_CORES/u_debug_core_0/data_pipe[1] [54];
u_CORES/u_debug_core_0/data_pipe[1] [55];
u_CORES/u_debug_core_0/data_pipe[1] [56];
u_CORES/u_debug_core_0/data_pipe[1] [57];
u_CORES/u_debug_core_0/data_pipe[1] [58];
u_CORES/u_debug_core_0/data_pipe[1] [59];
u_CORES/u_debug_core_0/data_pipe[1] [60];
u_CORES/u_debug_core_0/data_pipe[1] [61];
u_CORES/u_debug_core_0/data_pipe[1] [62];
u_CORES/u_debug_core_0/data_pipe[1] [63];
u_CORES/u_debug_core_0/data_pipe[1] [64];
u_CORES/u_debug_core_0/data_pipe[1] [65];
u_CORES/u_debug_core_0/data_pipe[1] [66];
u_CORES/u_debug_core_0/data_pipe[1] [67];
u_CORES/u_debug_core_0/data_pipe[1] [68];
u_CORES/u_debug_core_0/data_pipe[1] [69];
u_CORES/u_debug_core_0/data_pipe[1] [70];
u_CORES/u_debug_core_0/data_pipe[1] [71];
u_CORES/u_debug_core_0/data_pipe[1] [72];
u_CORES/u_debug_core_0/data_pipe[1] [73];
u_CORES/u_debug_core_0/data_pipe[1] [74];
u_CORES/u_debug_core_0/data_pipe[1] [75];
u_CORES/u_debug_core_0/data_pipe[1] [76];
u_CORES/u_debug_core_0/data_pipe[1] [77];
u_CORES/u_debug_core_0/data_pipe[1] [78];
u_CORES/u_debug_core_0/data_pipe[1] [79];
u_CORES/u_debug_core_0/data_pipe[1] [80];
u_CORES/u_debug_core_0/data_pipe[1] [81];
u_CORES/u_debug_core_0/data_pipe[1] [82];
u_CORES/u_debug_core_0/data_pipe[1] [83];
u_CORES/u_debug_core_0/data_pipe[1] [84];
u_CORES/u_debug_core_0/data_pipe[1] [85];
u_CORES/u_debug_core_0/data_pipe[1] [86];
u_CORES/u_debug_core_0/data_pipe[1] [87];
u_CORES/u_debug_core_0/data_pipe[1] [88];
u_CORES/u_debug_core_0/data_pipe[1] [89];
u_CORES/u_debug_core_0/data_pipe[1] [90];
u_CORES/u_debug_core_0/data_pipe[1] [91];
u_CORES/u_debug_core_0/data_pipe[1] [92];
u_CORES/u_debug_core_0/data_pipe[1] [93];
u_CORES/u_debug_core_0/data_pipe[1] [94];
u_CORES/u_debug_core_0/data_pipe[1] [95];
u_CORES/u_debug_core_0/data_pipe[1] [96];
u_CORES/u_debug_core_0/data_pipe[1] [97];
u_CORES/u_debug_core_0/data_pipe[1] [98];
u_CORES/u_debug_core_0/data_pipe[1] [99];
u_CORES/u_debug_core_0/data_pipe[1] [100];
u_CORES/u_debug_core_0/data_pipe[1] [101];
u_CORES/u_debug_core_0/data_pipe[1] [102];
u_CORES/u_debug_core_0/data_pipe[1] [103];
u_CORES/u_debug_core_0/data_pipe[1] [104];
u_CORES/u_debug_core_0/data_pipe[1] [105];
u_CORES/u_debug_core_0/data_pipe[1] [106];
u_CORES/u_debug_core_0/data_pipe[1] [107];
u_CORES/u_debug_core_0/data_pipe[1] [108];
u_CORES/u_debug_core_0/data_pipe[1] [109];
u_CORES/u_debug_core_0/data_pipe[1] [110];
u_CORES/u_debug_core_0/data_pipe[1] [111];
u_CORES/u_debug_core_0/data_pipe[1] [112];
u_CORES/u_debug_core_0/data_pipe[1] [113];
u_CORES/u_debug_core_0/data_pipe[1] [114];
u_CORES/u_debug_core_0/data_pipe[1] [115];
u_CORES/u_debug_core_0/data_pipe[1] [116];
u_CORES/u_debug_core_0/data_pipe[1] [117];
u_CORES/u_debug_core_0/data_pipe[1] [118];
u_CORES/u_debug_core_0/data_pipe[1] [119];
u_CORES/u_debug_core_0/data_pipe[1] [120];
u_CORES/u_debug_core_0/data_pipe[1] [121];
u_CORES/u_debug_core_0/data_pipe[1] [122];
u_CORES/u_debug_core_0/data_pipe[1] [123];
u_CORES/u_debug_core_0/data_pipe[1] [124];
u_CORES/u_debug_core_0/data_pipe[1] [125];
u_CORES/u_debug_core_0/data_pipe[1] [126];
u_CORES/u_debug_core_0/data_pipe[1] [127];
u_CORES/u_debug_core_0/data_pipe[1] [128];
u_CORES/u_debug_core_0/data_pipe[1] [129];
u_CORES/u_debug_core_0/data_pipe[1] [130];
u_CORES/u_debug_core_0/data_pipe[1] [131];
u_CORES/u_debug_core_0/data_pipe[1] [132];
u_CORES/u_debug_core_0/data_pipe[1] [133];
u_CORES/u_debug_core_0/data_pipe[1] [134];
u_CORES/u_debug_core_0/data_pipe[1] [135];
u_CORES/u_debug_core_0/data_pipe[1] [136];
u_CORES/u_debug_core_0/data_pipe[1] [137];
u_CORES/u_debug_core_0/data_pipe[1] [138];
u_CORES/u_debug_core_0/data_pipe[1] [139];
u_CORES/u_debug_core_0/data_pipe[1] [140];
u_CORES/u_debug_core_0/data_pipe[1] [141];
u_CORES/u_debug_core_0/data_pipe[1] [142];
u_CORES/u_debug_core_0/data_pipe[1] [143];
u_CORES/u_debug_core_0/data_pipe[1] [144];
u_CORES/u_debug_core_0/data_pipe[1] [145];
u_CORES/u_debug_core_0/data_pipe[1] [146];
u_CORES/u_debug_core_0/data_pipe[1] [147];
u_CORES/u_debug_core_0/data_pipe[1] [148];
u_CORES/u_debug_core_0/data_pipe[1] [149];
u_CORES/u_debug_core_0/data_pipe[1] [150];
u_CORES/u_debug_core_0/data_pipe[1] [151];
u_CORES/u_debug_core_0/data_pipe[1] [152];
u_CORES/u_debug_core_0/data_pipe[1] [153];
u_CORES/u_debug_core_0/data_pipe[1] [154];
u_CORES/u_debug_core_0/data_pipe[1] [155];
u_CORES/u_debug_core_0/data_pipe[1] [156];
u_CORES/u_debug_core_0/data_pipe[1] [157];
u_CORES/u_debug_core_0/data_pipe[1] [158];
u_CORES/u_debug_core_0/data_pipe[1] [159];
u_CORES/u_debug_core_0/data_pipe[1] [160];
u_CORES/u_debug_core_0/data_pipe[1] [161];
u_CORES/u_debug_core_0/data_pipe[1] [162];
u_CORES/u_debug_core_0/data_pipe[1] [163];
u_CORES/u_debug_core_0/data_pipe[1] [164];
u_CORES/u_debug_core_0/data_pipe[1] [165];
u_CORES/u_debug_core_0/data_pipe[1] [166];
u_CORES/u_debug_core_0/data_pipe[1] [167];
u_CORES/u_debug_core_0/data_pipe[1] [168];
u_CORES/u_debug_core_0/data_pipe[1] [169];
u_CORES/u_debug_core_0/data_pipe[1] [170];
u_CORES/u_debug_core_0/data_pipe[1] [171];
u_CORES/u_debug_core_0/data_pipe[1] [172];
u_CORES/u_debug_core_0/data_pipe[1] [173];
u_CORES/u_debug_core_0/data_pipe[1] [174];
u_CORES/u_debug_core_0/data_pipe[1] [175];
u_CORES/u_debug_core_0/data_pipe[1] [176];
u_CORES/u_debug_core_0/data_pipe[1] [177];
u_CORES/u_debug_core_0/data_pipe[1] [178];
u_CORES/u_debug_core_0/data_pipe[1] [179];
u_CORES/u_debug_core_0/data_pipe[1] [180];
u_CORES/u_debug_core_0/data_pipe[1] [181];
u_CORES/u_debug_core_0/data_pipe[1] [182];
u_CORES/u_debug_core_0/data_pipe[1] [183];
u_CORES/u_debug_core_0/data_pipe[1] [184];
u_CORES/u_debug_core_0/data_pipe[1] [185];
u_CORES/u_debug_core_0/data_pipe[1] [186];
u_CORES/u_debug_core_0/data_pipe[1] [187];
u_CORES/u_debug_core_0/data_pipe[1] [188];
u_CORES/u_debug_core_0/data_pipe[1] [189];
u_CORES/u_debug_core_0/data_pipe[1] [190];
u_CORES/u_debug_core_0/data_pipe[1] [191];
u_CORES/u_debug_core_0/data_pipe[1] [192];
u_CORES/u_debug_core_0/data_pipe[1] [193];
u_CORES/u_debug_core_0/data_pipe[1] [194];
u_CORES/u_debug_core_0/data_pipe[1] [195];
u_CORES/u_debug_core_0/data_pipe[1] [196];
u_CORES/u_debug_core_0/data_pipe[1] [197];
u_CORES/u_debug_core_0/data_pipe[1] [198];
u_CORES/u_debug_core_0/data_pipe[1] [199];
u_CORES/u_debug_core_0/data_pipe[1] [200];
u_CORES/u_debug_core_0/data_pipe[1] [201];
u_CORES/u_debug_core_0/data_pipe[1] [202];
u_CORES/u_debug_core_0/data_pipe[1] [203];
u_CORES/u_debug_core_0/data_pipe[1] [204];
u_CORES/u_debug_core_0/data_pipe[1] [205];
u_CORES/u_debug_core_0/data_pipe[1] [206];
u_CORES/u_debug_core_0/data_pipe[1] [207];
u_CORES/u_debug_core_0/data_pipe[1] [208];
u_CORES/u_debug_core_0/data_pipe[1] [209];
u_CORES/u_debug_core_0/data_pipe[1] [210];
u_CORES/u_debug_core_0/data_pipe[1] [211];
u_CORES/u_debug_core_0/data_pipe[1] [212];
u_CORES/u_debug_core_0/data_pipe[1] [213];
u_CORES/u_debug_core_0/data_pipe[1] [214];
u_CORES/u_debug_core_0/data_pipe[1] [215];
u_CORES/u_debug_core_0/data_pipe[1] [216];
u_CORES/u_debug_core_0/data_pipe[1] [217];
u_CORES/u_debug_core_0/data_pipe[1] [218];
u_CORES/u_debug_core_0/data_pipe[1] [219];
u_CORES/u_debug_core_0/data_pipe[1] [220];
u_CORES/u_debug_core_0/data_pipe[1] [221];
u_CORES/u_debug_core_0/data_pipe[1] [222];
u_CORES/u_debug_core_0/data_pipe[1] [223];
u_CORES/u_debug_core_0/data_pipe[1] [224];
u_CORES/u_debug_core_0/data_pipe[1] [225];
u_CORES/u_debug_core_0/data_pipe[1] [226];
u_CORES/u_debug_core_0/data_pipe[1] [227];
u_CORES/u_debug_core_0/data_pipe[1] [228];
u_CORES/u_debug_core_0/data_pipe[1] [229];
u_CORES/u_debug_core_0/data_pipe[1] [230];
u_CORES/u_debug_core_0/data_pipe[1] [231];
u_CORES/u_debug_core_0/data_pipe[1] [232];
u_CORES/u_debug_core_0/data_pipe[1] [233];
u_CORES/u_debug_core_0/data_pipe[1] [234];
u_CORES/u_debug_core_0/data_pipe[1] [235];
u_CORES/u_debug_core_0/data_pipe[1] [236];
u_CORES/u_debug_core_0/data_pipe[1] [237];
u_CORES/u_debug_core_0/data_pipe[1] [238];
u_CORES/u_debug_core_0/data_pipe[1] [239];
u_CORES/u_debug_core_0/data_pipe[1] [240];
u_CORES/u_debug_core_0/data_pipe[1] [241];
u_CORES/u_debug_core_0/data_pipe[1] [242];
u_CORES/u_debug_core_0/data_pipe[1] [243];
u_CORES/u_debug_core_0/data_pipe[1] [244];
u_CORES/u_debug_core_0/data_pipe[1] [245];
u_CORES/u_debug_core_0/data_pipe[1] [246];
u_CORES/u_debug_core_0/data_pipe[1] [247];
u_CORES/u_debug_core_0/data_pipe[1] [248];
u_CORES/u_debug_core_0/data_pipe[1] [249];
u_CORES/u_debug_core_0/data_pipe[1] [250];
u_CORES/u_debug_core_0/data_pipe[1] [251];
u_CORES/u_debug_core_0/data_pipe[1] [252];
u_CORES/u_debug_core_0/data_pipe[1] [253];
u_CORES/u_debug_core_0/data_pipe[1] [254];
u_CORES/u_debug_core_0/data_pipe[1] [255];
u_CORES/u_debug_core_0/data_pipe[1] [256];
u_CORES/u_debug_core_0/data_pipe[1] [257];
u_CORES/u_debug_core_0/data_pipe[1] [258];
u_CORES/u_debug_core_0/data_pipe[1] [259];
u_CORES/u_debug_core_0/data_pipe[1] [260];
u_CORES/u_debug_core_0/data_pipe[1] [261];
u_CORES/u_debug_core_0/data_pipe[1] [262];
u_CORES/u_debug_core_0/data_pipe[1] [263];
u_CORES/u_debug_core_0/data_pipe[1] [264];
u_CORES/u_debug_core_0/data_pipe[1] [265];
u_CORES/u_debug_core_0/data_pipe[1] [266];
u_CORES/u_debug_core_0/data_pipe[1] [267];
u_CORES/u_debug_core_0/data_pipe[1] [268];
u_CORES/u_debug_core_0/data_pipe[1] [269];
u_CORES/u_debug_core_0/data_pipe[1] [270];
u_CORES/u_debug_core_0/data_pipe[1] [271];
u_CORES/u_debug_core_0/data_pipe[1] [272];
u_CORES/u_debug_core_0/data_pipe[1] [273];
u_CORES/u_debug_core_0/data_pipe[1] [274];
u_CORES/u_debug_core_0/data_pipe[1] [275];
u_CORES/u_debug_core_0/data_pipe[1] [276];
u_CORES/u_debug_core_0/data_pipe[1] [277];
u_CORES/u_debug_core_0/data_pipe[1] [278];
u_CORES/u_debug_core_0/data_pipe[1] [279];
u_CORES/u_debug_core_0/data_pipe[1] [280];
u_CORES/u_debug_core_0/data_pipe[1] [281];
u_CORES/u_debug_core_0/data_pipe[1] [282];
u_CORES/u_debug_core_0/data_pipe[1] [283];
u_CORES/u_debug_core_0/data_pipe[1] [284];
u_CORES/u_debug_core_0/data_pipe[1] [285];
u_CORES/u_debug_core_0/data_pipe[1] [286];
u_CORES/u_debug_core_0/data_pipe[1] [287];
u_CORES/u_debug_core_0/data_pipe[1] [288];
u_CORES/u_debug_core_0/data_pipe[1] [289];
u_CORES/u_debug_core_0/data_pipe[1] [290];
u_CORES/u_debug_core_0/data_pipe[1] [291];
u_CORES/u_debug_core_0/data_pipe[1] [292];
u_CORES/u_debug_core_0/data_pipe[1] [293];
u_CORES/u_debug_core_0/data_pipe[1] [294];
u_CORES/u_debug_core_0/data_pipe[1] [295];
u_CORES/u_debug_core_0/data_pipe[1] [296];
u_CORES/u_debug_core_0/data_pipe[1] [297];
u_CORES/u_debug_core_0/data_pipe[1] [298];
u_CORES/u_debug_core_0/data_pipe[1] [299];
u_CORES/u_debug_core_0/data_pipe[1] [300];
u_CORES/u_debug_core_0/data_pipe[1] [301];
u_CORES/u_debug_core_0/data_pipe[2] [0];
u_CORES/u_debug_core_0/data_pipe[2] [1];
u_CORES/u_debug_core_0/data_pipe[2] [2];
u_CORES/u_debug_core_0/data_pipe[2] [3];
u_CORES/u_debug_core_0/data_pipe[2] [4];
u_CORES/u_debug_core_0/data_pipe[2] [5];
u_CORES/u_debug_core_0/data_pipe[2] [6];
u_CORES/u_debug_core_0/data_pipe[2] [7];
u_CORES/u_debug_core_0/data_pipe[2] [8];
u_CORES/u_debug_core_0/data_pipe[2] [9];
u_CORES/u_debug_core_0/data_pipe[2] [10];
u_CORES/u_debug_core_0/data_pipe[2] [11];
u_CORES/u_debug_core_0/data_pipe[2] [12];
u_CORES/u_debug_core_0/data_pipe[2] [13];
u_CORES/u_debug_core_0/data_pipe[2] [14];
u_CORES/u_debug_core_0/data_pipe[2] [15];
u_CORES/u_debug_core_0/data_pipe[2] [16];
u_CORES/u_debug_core_0/data_pipe[2] [17];
u_CORES/u_debug_core_0/data_pipe[2] [18];
u_CORES/u_debug_core_0/data_pipe[2] [19];
u_CORES/u_debug_core_0/data_pipe[2] [20];
u_CORES/u_debug_core_0/data_pipe[2] [21];
u_CORES/u_debug_core_0/data_pipe[2] [22];
u_CORES/u_debug_core_0/data_pipe[2] [23];
u_CORES/u_debug_core_0/data_pipe[2] [24];
u_CORES/u_debug_core_0/data_pipe[2] [25];
u_CORES/u_debug_core_0/data_pipe[2] [26];
u_CORES/u_debug_core_0/data_pipe[2] [27];
u_CORES/u_debug_core_0/data_pipe[2] [28];
u_CORES/u_debug_core_0/data_pipe[2] [29];
u_CORES/u_debug_core_0/data_pipe[2] [30];
u_CORES/u_debug_core_0/data_pipe[2] [31];
u_CORES/u_debug_core_0/data_pipe[2] [32];
u_CORES/u_debug_core_0/data_pipe[2] [33];
u_CORES/u_debug_core_0/data_pipe[2] [34];
u_CORES/u_debug_core_0/data_pipe[2] [35];
u_CORES/u_debug_core_0/data_pipe[2] [36];
u_CORES/u_debug_core_0/data_pipe[2] [37];
u_CORES/u_debug_core_0/data_pipe[2] [38];
u_CORES/u_debug_core_0/data_pipe[2] [39];
u_CORES/u_debug_core_0/data_pipe[2] [40];
u_CORES/u_debug_core_0/data_pipe[2] [41];
u_CORES/u_debug_core_0/data_pipe[2] [42];
u_CORES/u_debug_core_0/data_pipe[2] [43];
u_CORES/u_debug_core_0/data_pipe[2] [44];
u_CORES/u_debug_core_0/data_pipe[2] [45];
u_CORES/u_debug_core_0/data_pipe[2] [46];
u_CORES/u_debug_core_0/data_pipe[2] [47];
u_CORES/u_debug_core_0/data_pipe[2] [48];
u_CORES/u_debug_core_0/data_pipe[2] [49];
u_CORES/u_debug_core_0/data_pipe[2] [50];
u_CORES/u_debug_core_0/data_pipe[2] [51];
u_CORES/u_debug_core_0/data_pipe[2] [52];
u_CORES/u_debug_core_0/data_pipe[2] [53];
u_CORES/u_debug_core_0/data_pipe[2] [54];
u_CORES/u_debug_core_0/data_pipe[2] [55];
u_CORES/u_debug_core_0/data_pipe[2] [56];
u_CORES/u_debug_core_0/data_pipe[2] [57];
u_CORES/u_debug_core_0/data_pipe[2] [58];
u_CORES/u_debug_core_0/data_pipe[2] [59];
u_CORES/u_debug_core_0/data_pipe[2] [60];
u_CORES/u_debug_core_0/data_pipe[2] [61];
u_CORES/u_debug_core_0/data_pipe[2] [62];
u_CORES/u_debug_core_0/data_pipe[2] [63];
u_CORES/u_debug_core_0/data_pipe[2] [64];
u_CORES/u_debug_core_0/data_pipe[2] [65];
u_CORES/u_debug_core_0/data_pipe[2] [66];
u_CORES/u_debug_core_0/data_pipe[2] [67];
u_CORES/u_debug_core_0/data_pipe[2] [68];
u_CORES/u_debug_core_0/data_pipe[2] [69];
u_CORES/u_debug_core_0/data_pipe[2] [70];
u_CORES/u_debug_core_0/data_pipe[2] [71];
u_CORES/u_debug_core_0/data_pipe[2] [72];
u_CORES/u_debug_core_0/data_pipe[2] [73];
u_CORES/u_debug_core_0/data_pipe[2] [74];
u_CORES/u_debug_core_0/data_pipe[2] [75];
u_CORES/u_debug_core_0/data_pipe[2] [76];
u_CORES/u_debug_core_0/data_pipe[2] [77];
u_CORES/u_debug_core_0/data_pipe[2] [78];
u_CORES/u_debug_core_0/data_pipe[2] [79];
u_CORES/u_debug_core_0/data_pipe[2] [80];
u_CORES/u_debug_core_0/data_pipe[2] [81];
u_CORES/u_debug_core_0/data_pipe[2] [82];
u_CORES/u_debug_core_0/data_pipe[2] [83];
u_CORES/u_debug_core_0/data_pipe[2] [84];
u_CORES/u_debug_core_0/data_pipe[2] [85];
u_CORES/u_debug_core_0/data_pipe[2] [86];
u_CORES/u_debug_core_0/data_pipe[2] [87];
u_CORES/u_debug_core_0/data_pipe[2] [88];
u_CORES/u_debug_core_0/data_pipe[2] [89];
u_CORES/u_debug_core_0/data_pipe[2] [90];
u_CORES/u_debug_core_0/data_pipe[2] [91];
u_CORES/u_debug_core_0/data_pipe[2] [92];
u_CORES/u_debug_core_0/data_pipe[2] [93];
u_CORES/u_debug_core_0/data_pipe[2] [94];
u_CORES/u_debug_core_0/data_pipe[2] [95];
u_CORES/u_debug_core_0/data_pipe[2] [96];
u_CORES/u_debug_core_0/data_pipe[2] [97];
u_CORES/u_debug_core_0/data_pipe[2] [98];
u_CORES/u_debug_core_0/data_pipe[2] [99];
u_CORES/u_debug_core_0/data_pipe[2] [100];
u_CORES/u_debug_core_0/data_pipe[2] [101];
u_CORES/u_debug_core_0/data_pipe[2] [102];
u_CORES/u_debug_core_0/data_pipe[2] [103];
u_CORES/u_debug_core_0/data_pipe[2] [104];
u_CORES/u_debug_core_0/data_pipe[2] [105];
u_CORES/u_debug_core_0/data_pipe[2] [106];
u_CORES/u_debug_core_0/data_pipe[2] [107];
u_CORES/u_debug_core_0/data_pipe[2] [108];
u_CORES/u_debug_core_0/data_pipe[2] [109];
u_CORES/u_debug_core_0/data_pipe[2] [110];
u_CORES/u_debug_core_0/data_pipe[2] [111];
u_CORES/u_debug_core_0/data_pipe[2] [112];
u_CORES/u_debug_core_0/data_pipe[2] [113];
u_CORES/u_debug_core_0/data_pipe[2] [114];
u_CORES/u_debug_core_0/data_pipe[2] [115];
u_CORES/u_debug_core_0/data_pipe[2] [116];
u_CORES/u_debug_core_0/data_pipe[2] [117];
u_CORES/u_debug_core_0/data_pipe[2] [118];
u_CORES/u_debug_core_0/data_pipe[2] [119];
u_CORES/u_debug_core_0/data_pipe[2] [120];
u_CORES/u_debug_core_0/data_pipe[2] [121];
u_CORES/u_debug_core_0/data_pipe[2] [122];
u_CORES/u_debug_core_0/data_pipe[2] [123];
u_CORES/u_debug_core_0/data_pipe[2] [124];
u_CORES/u_debug_core_0/data_pipe[2] [125];
u_CORES/u_debug_core_0/data_pipe[2] [126];
u_CORES/u_debug_core_0/data_pipe[2] [127];
u_CORES/u_debug_core_0/data_pipe[2] [128];
u_CORES/u_debug_core_0/data_pipe[2] [129];
u_CORES/u_debug_core_0/data_pipe[2] [130];
u_CORES/u_debug_core_0/data_pipe[2] [131];
u_CORES/u_debug_core_0/data_pipe[2] [132];
u_CORES/u_debug_core_0/data_pipe[2] [133];
u_CORES/u_debug_core_0/data_pipe[2] [134];
u_CORES/u_debug_core_0/data_pipe[2] [135];
u_CORES/u_debug_core_0/data_pipe[2] [136];
u_CORES/u_debug_core_0/data_pipe[2] [137];
u_CORES/u_debug_core_0/data_pipe[2] [138];
u_CORES/u_debug_core_0/data_pipe[2] [139];
u_CORES/u_debug_core_0/data_pipe[2] [140];
u_CORES/u_debug_core_0/data_pipe[2] [141];
u_CORES/u_debug_core_0/data_pipe[2] [142];
u_CORES/u_debug_core_0/data_pipe[2] [143];
u_CORES/u_debug_core_0/data_pipe[2] [144];
u_CORES/u_debug_core_0/data_pipe[2] [145];
u_CORES/u_debug_core_0/data_pipe[2] [146];
u_CORES/u_debug_core_0/data_pipe[2] [147];
u_CORES/u_debug_core_0/data_pipe[2] [148];
u_CORES/u_debug_core_0/data_pipe[2] [149];
u_CORES/u_debug_core_0/data_pipe[2] [150];
u_CORES/u_debug_core_0/data_pipe[2] [151];
u_CORES/u_debug_core_0/data_pipe[2] [152];
u_CORES/u_debug_core_0/data_pipe[2] [153];
u_CORES/u_debug_core_0/data_pipe[2] [154];
u_CORES/u_debug_core_0/data_pipe[2] [155];
u_CORES/u_debug_core_0/data_pipe[2] [156];
u_CORES/u_debug_core_0/data_pipe[2] [157];
u_CORES/u_debug_core_0/data_pipe[2] [158];
u_CORES/u_debug_core_0/data_pipe[2] [159];
u_CORES/u_debug_core_0/data_pipe[2] [160];
u_CORES/u_debug_core_0/data_pipe[2] [161];
u_CORES/u_debug_core_0/data_pipe[2] [162];
u_CORES/u_debug_core_0/data_pipe[2] [163];
u_CORES/u_debug_core_0/data_pipe[2] [164];
u_CORES/u_debug_core_0/data_pipe[2] [165];
u_CORES/u_debug_core_0/data_pipe[2] [166];
u_CORES/u_debug_core_0/data_pipe[2] [167];
u_CORES/u_debug_core_0/data_pipe[2] [168];
u_CORES/u_debug_core_0/data_pipe[2] [169];
u_CORES/u_debug_core_0/data_pipe[2] [170];
u_CORES/u_debug_core_0/data_pipe[2] [171];
u_CORES/u_debug_core_0/data_pipe[2] [172];
u_CORES/u_debug_core_0/data_pipe[2] [173];
u_CORES/u_debug_core_0/data_pipe[2] [174];
u_CORES/u_debug_core_0/data_pipe[2] [175];
u_CORES/u_debug_core_0/data_pipe[2] [176];
u_CORES/u_debug_core_0/data_pipe[2] [177];
u_CORES/u_debug_core_0/data_pipe[2] [178];
u_CORES/u_debug_core_0/data_pipe[2] [179];
u_CORES/u_debug_core_0/data_pipe[2] [180];
u_CORES/u_debug_core_0/data_pipe[2] [181];
u_CORES/u_debug_core_0/data_pipe[2] [182];
u_CORES/u_debug_core_0/data_pipe[2] [183];
u_CORES/u_debug_core_0/data_pipe[2] [184];
u_CORES/u_debug_core_0/data_pipe[2] [185];
u_CORES/u_debug_core_0/data_pipe[2] [186];
u_CORES/u_debug_core_0/data_pipe[2] [187];
u_CORES/u_debug_core_0/data_pipe[2] [188];
u_CORES/u_debug_core_0/data_pipe[2] [189];
u_CORES/u_debug_core_0/data_pipe[2] [190];
u_CORES/u_debug_core_0/data_pipe[2] [191];
u_CORES/u_debug_core_0/data_pipe[2] [192];
u_CORES/u_debug_core_0/data_pipe[2] [193];
u_CORES/u_debug_core_0/data_pipe[2] [194];
u_CORES/u_debug_core_0/data_pipe[2] [195];
u_CORES/u_debug_core_0/data_pipe[2] [196];
u_CORES/u_debug_core_0/data_pipe[2] [197];
u_CORES/u_debug_core_0/data_pipe[2] [198];
u_CORES/u_debug_core_0/data_pipe[2] [199];
u_CORES/u_debug_core_0/data_pipe[2] [200];
u_CORES/u_debug_core_0/data_pipe[2] [201];
u_CORES/u_debug_core_0/data_pipe[2] [202];
u_CORES/u_debug_core_0/data_pipe[2] [203];
u_CORES/u_debug_core_0/data_pipe[2] [204];
u_CORES/u_debug_core_0/data_pipe[2] [205];
u_CORES/u_debug_core_0/data_pipe[2] [206];
u_CORES/u_debug_core_0/data_pipe[2] [207];
u_CORES/u_debug_core_0/data_pipe[2] [208];
u_CORES/u_debug_core_0/data_pipe[2] [209];
u_CORES/u_debug_core_0/data_pipe[2] [210];
u_CORES/u_debug_core_0/data_pipe[2] [211];
u_CORES/u_debug_core_0/data_pipe[2] [212];
u_CORES/u_debug_core_0/data_pipe[2] [213];
u_CORES/u_debug_core_0/data_pipe[2] [214];
u_CORES/u_debug_core_0/data_pipe[2] [215];
u_CORES/u_debug_core_0/data_pipe[2] [216];
u_CORES/u_debug_core_0/data_pipe[2] [217];
u_CORES/u_debug_core_0/data_pipe[2] [218];
u_CORES/u_debug_core_0/data_pipe[2] [219];
u_CORES/u_debug_core_0/data_pipe[2] [220];
u_CORES/u_debug_core_0/data_pipe[2] [221];
u_CORES/u_debug_core_0/data_pipe[2] [222];
u_CORES/u_debug_core_0/data_pipe[2] [223];
u_CORES/u_debug_core_0/data_pipe[2] [224];
u_CORES/u_debug_core_0/data_pipe[2] [225];
u_CORES/u_debug_core_0/data_pipe[2] [226];
u_CORES/u_debug_core_0/data_pipe[2] [227];
u_CORES/u_debug_core_0/data_pipe[2] [228];
u_CORES/u_debug_core_0/data_pipe[2] [229];
u_CORES/u_debug_core_0/data_pipe[2] [230];
u_CORES/u_debug_core_0/data_pipe[2] [231];
u_CORES/u_debug_core_0/data_pipe[2] [232];
u_CORES/u_debug_core_0/data_pipe[2] [233];
u_CORES/u_debug_core_0/data_pipe[2] [234];
u_CORES/u_debug_core_0/data_pipe[2] [235];
u_CORES/u_debug_core_0/data_pipe[2] [236];
u_CORES/u_debug_core_0/data_pipe[2] [237];
u_CORES/u_debug_core_0/data_pipe[2] [238];
u_CORES/u_debug_core_0/data_pipe[2] [239];
u_CORES/u_debug_core_0/data_pipe[2] [240];
u_CORES/u_debug_core_0/data_pipe[2] [241];
u_CORES/u_debug_core_0/data_pipe[2] [242];
u_CORES/u_debug_core_0/data_pipe[2] [243];
u_CORES/u_debug_core_0/data_pipe[2] [244];
u_CORES/u_debug_core_0/data_pipe[2] [245];
u_CORES/u_debug_core_0/data_pipe[2] [246];
u_CORES/u_debug_core_0/data_pipe[2] [247];
u_CORES/u_debug_core_0/data_pipe[2] [248];
u_CORES/u_debug_core_0/data_pipe[2] [249];
u_CORES/u_debug_core_0/data_pipe[2] [250];
u_CORES/u_debug_core_0/data_pipe[2] [251];
u_CORES/u_debug_core_0/data_pipe[2] [252];
u_CORES/u_debug_core_0/data_pipe[2] [253];
u_CORES/u_debug_core_0/data_pipe[2] [254];
u_CORES/u_debug_core_0/data_pipe[2] [255];
u_CORES/u_debug_core_0/data_pipe[2] [256];
u_CORES/u_debug_core_0/data_pipe[2] [257];
u_CORES/u_debug_core_0/data_pipe[2] [258];
u_CORES/u_debug_core_0/data_pipe[2] [259];
u_CORES/u_debug_core_0/data_pipe[2] [260];
u_CORES/u_debug_core_0/data_pipe[2] [261];
u_CORES/u_debug_core_0/data_pipe[2] [262];
u_CORES/u_debug_core_0/data_pipe[2] [263];
u_CORES/u_debug_core_0/data_pipe[2] [264];
u_CORES/u_debug_core_0/data_pipe[2] [265];
u_CORES/u_debug_core_0/data_pipe[2] [266];
u_CORES/u_debug_core_0/data_pipe[2] [267];
u_CORES/u_debug_core_0/data_pipe[2] [268];
u_CORES/u_debug_core_0/data_pipe[2] [269];
u_CORES/u_debug_core_0/data_pipe[2] [270];
u_CORES/u_debug_core_0/data_pipe[2] [271];
u_CORES/u_debug_core_0/data_pipe[2] [272];
u_CORES/u_debug_core_0/data_pipe[2] [273];
u_CORES/u_debug_core_0/data_pipe[2] [274];
u_CORES/u_debug_core_0/data_pipe[2] [275];
u_CORES/u_debug_core_0/data_pipe[2] [276];
u_CORES/u_debug_core_0/data_pipe[2] [277];
u_CORES/u_debug_core_0/data_pipe[2] [278];
u_CORES/u_debug_core_0/data_pipe[2] [279];
u_CORES/u_debug_core_0/data_pipe[2] [280];
u_CORES/u_debug_core_0/data_pipe[2] [281];
u_CORES/u_debug_core_0/data_pipe[2] [282];
u_CORES/u_debug_core_0/data_pipe[2] [283];
u_CORES/u_debug_core_0/data_pipe[2] [284];
u_CORES/u_debug_core_0/data_pipe[2] [285];
u_CORES/u_debug_core_0/data_pipe[2] [286];
u_CORES/u_debug_core_0/data_pipe[2] [287];
u_CORES/u_debug_core_0/data_pipe[2] [288];
u_CORES/u_debug_core_0/data_pipe[2] [289];
u_CORES/u_debug_core_0/data_pipe[2] [290];
u_CORES/u_debug_core_0/data_pipe[2] [291];
u_CORES/u_debug_core_0/data_pipe[2] [292];
u_CORES/u_debug_core_0/data_pipe[2] [293];
u_CORES/u_debug_core_0/data_pipe[2] [294];
u_CORES/u_debug_core_0/data_pipe[2] [295];
u_CORES/u_debug_core_0/data_pipe[2] [296];
u_CORES/u_debug_core_0/data_pipe[2] [297];
u_CORES/u_debug_core_0/data_pipe[2] [298];
u_CORES/u_debug_core_0/data_pipe[2] [299];
u_CORES/u_debug_core_0/data_pipe[2] [300];
u_CORES/u_debug_core_0/data_pipe[2] [301];
u_CORES/u_debug_core_0/data_pipe[3] [0];
u_CORES/u_debug_core_0/data_pipe[3] [1];
u_CORES/u_debug_core_0/data_pipe[3] [2];
u_CORES/u_debug_core_0/data_pipe[3] [3];
u_CORES/u_debug_core_0/data_pipe[3] [4];
u_CORES/u_debug_core_0/data_pipe[3] [5];
u_CORES/u_debug_core_0/data_pipe[3] [6];
u_CORES/u_debug_core_0/data_pipe[3] [7];
u_CORES/u_debug_core_0/data_pipe[3] [8];
u_CORES/u_debug_core_0/data_pipe[3] [9];
u_CORES/u_debug_core_0/data_pipe[3] [10];
u_CORES/u_debug_core_0/data_pipe[3] [11];
u_CORES/u_debug_core_0/data_pipe[3] [12];
u_CORES/u_debug_core_0/data_pipe[3] [13];
u_CORES/u_debug_core_0/data_pipe[3] [14];
u_CORES/u_debug_core_0/data_pipe[3] [15];
u_CORES/u_debug_core_0/data_pipe[3] [16];
u_CORES/u_debug_core_0/data_pipe[3] [17];
u_CORES/u_debug_core_0/data_pipe[3] [18];
u_CORES/u_debug_core_0/data_pipe[3] [19];
u_CORES/u_debug_core_0/data_pipe[3] [20];
u_CORES/u_debug_core_0/data_pipe[3] [21];
u_CORES/u_debug_core_0/data_pipe[3] [22];
u_CORES/u_debug_core_0/data_pipe[3] [23];
u_CORES/u_debug_core_0/data_pipe[3] [24];
u_CORES/u_debug_core_0/data_pipe[3] [25];
u_CORES/u_debug_core_0/data_pipe[3] [26];
u_CORES/u_debug_core_0/data_pipe[3] [27];
u_CORES/u_debug_core_0/data_pipe[3] [28];
u_CORES/u_debug_core_0/data_pipe[3] [29];
u_CORES/u_debug_core_0/data_pipe[3] [30];
u_CORES/u_debug_core_0/data_pipe[3] [31];
u_CORES/u_debug_core_0/data_pipe[3] [32];
u_CORES/u_debug_core_0/data_pipe[3] [33];
u_CORES/u_debug_core_0/data_pipe[3] [34];
u_CORES/u_debug_core_0/data_pipe[3] [35];
u_CORES/u_debug_core_0/data_pipe[3] [36];
u_CORES/u_debug_core_0/data_pipe[3] [37];
u_CORES/u_debug_core_0/data_pipe[3] [38];
u_CORES/u_debug_core_0/data_pipe[3] [39];
u_CORES/u_debug_core_0/data_pipe[3] [40];
u_CORES/u_debug_core_0/data_pipe[3] [41];
u_CORES/u_debug_core_0/data_pipe[3] [42];
u_CORES/u_debug_core_0/data_pipe[3] [43];
u_CORES/u_debug_core_0/data_pipe[3] [44];
u_CORES/u_debug_core_0/data_pipe[3] [45];
u_CORES/u_debug_core_0/data_pipe[3] [46];
u_CORES/u_debug_core_0/data_pipe[3] [47];
u_CORES/u_debug_core_0/data_pipe[3] [48];
u_CORES/u_debug_core_0/data_pipe[3] [49];
u_CORES/u_debug_core_0/data_pipe[3] [50];
u_CORES/u_debug_core_0/data_pipe[3] [51];
u_CORES/u_debug_core_0/data_pipe[3] [52];
u_CORES/u_debug_core_0/data_pipe[3] [53];
u_CORES/u_debug_core_0/data_pipe[3] [54];
u_CORES/u_debug_core_0/data_pipe[3] [55];
u_CORES/u_debug_core_0/data_pipe[3] [56];
u_CORES/u_debug_core_0/data_pipe[3] [57];
u_CORES/u_debug_core_0/data_pipe[3] [58];
u_CORES/u_debug_core_0/data_pipe[3] [59];
u_CORES/u_debug_core_0/data_pipe[3] [60];
u_CORES/u_debug_core_0/data_pipe[3] [61];
u_CORES/u_debug_core_0/data_pipe[3] [62];
u_CORES/u_debug_core_0/data_pipe[3] [63];
u_CORES/u_debug_core_0/data_pipe[3] [64];
u_CORES/u_debug_core_0/data_pipe[3] [65];
u_CORES/u_debug_core_0/data_pipe[3] [66];
u_CORES/u_debug_core_0/data_pipe[3] [67];
u_CORES/u_debug_core_0/data_pipe[3] [68];
u_CORES/u_debug_core_0/data_pipe[3] [69];
u_CORES/u_debug_core_0/data_pipe[3] [70];
u_CORES/u_debug_core_0/data_pipe[3] [71];
u_CORES/u_debug_core_0/data_pipe[3] [72];
u_CORES/u_debug_core_0/data_pipe[3] [73];
u_CORES/u_debug_core_0/data_pipe[3] [74];
u_CORES/u_debug_core_0/data_pipe[3] [75];
u_CORES/u_debug_core_0/data_pipe[3] [76];
u_CORES/u_debug_core_0/data_pipe[3] [77];
u_CORES/u_debug_core_0/data_pipe[3] [78];
u_CORES/u_debug_core_0/data_pipe[3] [79];
u_CORES/u_debug_core_0/data_pipe[3] [80];
u_CORES/u_debug_core_0/data_pipe[3] [81];
u_CORES/u_debug_core_0/data_pipe[3] [82];
u_CORES/u_debug_core_0/data_pipe[3] [83];
u_CORES/u_debug_core_0/data_pipe[3] [84];
u_CORES/u_debug_core_0/data_pipe[3] [85];
u_CORES/u_debug_core_0/data_pipe[3] [86];
u_CORES/u_debug_core_0/data_pipe[3] [87];
u_CORES/u_debug_core_0/data_pipe[3] [88];
u_CORES/u_debug_core_0/data_pipe[3] [89];
u_CORES/u_debug_core_0/data_pipe[3] [90];
u_CORES/u_debug_core_0/data_pipe[3] [91];
u_CORES/u_debug_core_0/data_pipe[3] [92];
u_CORES/u_debug_core_0/data_pipe[3] [93];
u_CORES/u_debug_core_0/data_pipe[3] [94];
u_CORES/u_debug_core_0/data_pipe[3] [95];
u_CORES/u_debug_core_0/data_pipe[3] [96];
u_CORES/u_debug_core_0/data_pipe[3] [97];
u_CORES/u_debug_core_0/data_pipe[3] [98];
u_CORES/u_debug_core_0/data_pipe[3] [99];
u_CORES/u_debug_core_0/data_pipe[3] [100];
u_CORES/u_debug_core_0/data_pipe[3] [101];
u_CORES/u_debug_core_0/data_pipe[3] [102];
u_CORES/u_debug_core_0/data_pipe[3] [103];
u_CORES/u_debug_core_0/data_pipe[3] [104];
u_CORES/u_debug_core_0/data_pipe[3] [105];
u_CORES/u_debug_core_0/data_pipe[3] [106];
u_CORES/u_debug_core_0/data_pipe[3] [107];
u_CORES/u_debug_core_0/data_pipe[3] [108];
u_CORES/u_debug_core_0/data_pipe[3] [109];
u_CORES/u_debug_core_0/data_pipe[3] [110];
u_CORES/u_debug_core_0/data_pipe[3] [111];
u_CORES/u_debug_core_0/data_pipe[3] [112];
u_CORES/u_debug_core_0/data_pipe[3] [113];
u_CORES/u_debug_core_0/data_pipe[3] [114];
u_CORES/u_debug_core_0/data_pipe[3] [115];
u_CORES/u_debug_core_0/data_pipe[3] [116];
u_CORES/u_debug_core_0/data_pipe[3] [117];
u_CORES/u_debug_core_0/data_pipe[3] [118];
u_CORES/u_debug_core_0/data_pipe[3] [119];
u_CORES/u_debug_core_0/data_pipe[3] [120];
u_CORES/u_debug_core_0/data_pipe[3] [121];
u_CORES/u_debug_core_0/data_pipe[3] [122];
u_CORES/u_debug_core_0/data_pipe[3] [123];
u_CORES/u_debug_core_0/data_pipe[3] [124];
u_CORES/u_debug_core_0/data_pipe[3] [125];
u_CORES/u_debug_core_0/data_pipe[3] [126];
u_CORES/u_debug_core_0/data_pipe[3] [127];
u_CORES/u_debug_core_0/data_pipe[3] [128];
u_CORES/u_debug_core_0/data_pipe[3] [129];
u_CORES/u_debug_core_0/data_pipe[3] [130];
u_CORES/u_debug_core_0/data_pipe[3] [131];
u_CORES/u_debug_core_0/data_pipe[3] [132];
u_CORES/u_debug_core_0/data_pipe[3] [133];
u_CORES/u_debug_core_0/data_pipe[3] [134];
u_CORES/u_debug_core_0/data_pipe[3] [135];
u_CORES/u_debug_core_0/data_pipe[3] [136];
u_CORES/u_debug_core_0/data_pipe[3] [137];
u_CORES/u_debug_core_0/data_pipe[3] [138];
u_CORES/u_debug_core_0/data_pipe[3] [139];
u_CORES/u_debug_core_0/data_pipe[3] [140];
u_CORES/u_debug_core_0/data_pipe[3] [141];
u_CORES/u_debug_core_0/data_pipe[3] [142];
u_CORES/u_debug_core_0/data_pipe[3] [143];
u_CORES/u_debug_core_0/data_pipe[3] [144];
u_CORES/u_debug_core_0/data_pipe[3] [145];
u_CORES/u_debug_core_0/data_pipe[3] [146];
u_CORES/u_debug_core_0/data_pipe[3] [147];
u_CORES/u_debug_core_0/data_pipe[3] [148];
u_CORES/u_debug_core_0/data_pipe[3] [149];
u_CORES/u_debug_core_0/data_pipe[3] [150];
u_CORES/u_debug_core_0/data_pipe[3] [151];
u_CORES/u_debug_core_0/data_pipe[3] [152];
u_CORES/u_debug_core_0/data_pipe[3] [153];
u_CORES/u_debug_core_0/data_pipe[3] [154];
u_CORES/u_debug_core_0/data_pipe[3] [155];
u_CORES/u_debug_core_0/data_pipe[3] [156];
u_CORES/u_debug_core_0/data_pipe[3] [157];
u_CORES/u_debug_core_0/data_pipe[3] [158];
u_CORES/u_debug_core_0/data_pipe[3] [159];
u_CORES/u_debug_core_0/data_pipe[3] [160];
u_CORES/u_debug_core_0/data_pipe[3] [161];
u_CORES/u_debug_core_0/data_pipe[3] [162];
u_CORES/u_debug_core_0/data_pipe[3] [163];
u_CORES/u_debug_core_0/data_pipe[3] [164];
u_CORES/u_debug_core_0/data_pipe[3] [165];
u_CORES/u_debug_core_0/data_pipe[3] [166];
u_CORES/u_debug_core_0/data_pipe[3] [167];
u_CORES/u_debug_core_0/data_pipe[3] [168];
u_CORES/u_debug_core_0/data_pipe[3] [169];
u_CORES/u_debug_core_0/data_pipe[3] [170];
u_CORES/u_debug_core_0/data_pipe[3] [171];
u_CORES/u_debug_core_0/data_pipe[3] [172];
u_CORES/u_debug_core_0/data_pipe[3] [173];
u_CORES/u_debug_core_0/data_pipe[3] [174];
u_CORES/u_debug_core_0/data_pipe[3] [175];
u_CORES/u_debug_core_0/data_pipe[3] [176];
u_CORES/u_debug_core_0/data_pipe[3] [177];
u_CORES/u_debug_core_0/data_pipe[3] [178];
u_CORES/u_debug_core_0/data_pipe[3] [179];
u_CORES/u_debug_core_0/data_pipe[3] [180];
u_CORES/u_debug_core_0/data_pipe[3] [181];
u_CORES/u_debug_core_0/data_pipe[3] [182];
u_CORES/u_debug_core_0/data_pipe[3] [183];
u_CORES/u_debug_core_0/data_pipe[3] [184];
u_CORES/u_debug_core_0/data_pipe[3] [185];
u_CORES/u_debug_core_0/data_pipe[3] [186];
u_CORES/u_debug_core_0/data_pipe[3] [187];
u_CORES/u_debug_core_0/data_pipe[3] [188];
u_CORES/u_debug_core_0/data_pipe[3] [189];
u_CORES/u_debug_core_0/data_pipe[3] [190];
u_CORES/u_debug_core_0/data_pipe[3] [191];
u_CORES/u_debug_core_0/data_pipe[3] [192];
u_CORES/u_debug_core_0/data_pipe[3] [193];
u_CORES/u_debug_core_0/data_pipe[3] [194];
u_CORES/u_debug_core_0/data_pipe[3] [195];
u_CORES/u_debug_core_0/data_pipe[3] [196];
u_CORES/u_debug_core_0/data_pipe[3] [197];
u_CORES/u_debug_core_0/data_pipe[3] [198];
u_CORES/u_debug_core_0/data_pipe[3] [199];
u_CORES/u_debug_core_0/data_pipe[3] [200];
u_CORES/u_debug_core_0/data_pipe[3] [201];
u_CORES/u_debug_core_0/data_pipe[3] [202];
u_CORES/u_debug_core_0/data_pipe[3] [203];
u_CORES/u_debug_core_0/data_pipe[3] [204];
u_CORES/u_debug_core_0/data_pipe[3] [205];
u_CORES/u_debug_core_0/data_pipe[3] [206];
u_CORES/u_debug_core_0/data_pipe[3] [207];
u_CORES/u_debug_core_0/data_pipe[3] [208];
u_CORES/u_debug_core_0/data_pipe[3] [209];
u_CORES/u_debug_core_0/data_pipe[3] [210];
u_CORES/u_debug_core_0/data_pipe[3] [211];
u_CORES/u_debug_core_0/data_pipe[3] [212];
u_CORES/u_debug_core_0/data_pipe[3] [213];
u_CORES/u_debug_core_0/data_pipe[3] [214];
u_CORES/u_debug_core_0/data_pipe[3] [215];
u_CORES/u_debug_core_0/data_pipe[3] [216];
u_CORES/u_debug_core_0/data_pipe[3] [217];
u_CORES/u_debug_core_0/data_pipe[3] [218];
u_CORES/u_debug_core_0/data_pipe[3] [219];
u_CORES/u_debug_core_0/data_pipe[3] [220];
u_CORES/u_debug_core_0/data_pipe[3] [221];
u_CORES/u_debug_core_0/data_pipe[3] [222];
u_CORES/u_debug_core_0/data_pipe[3] [223];
u_CORES/u_debug_core_0/data_pipe[3] [224];
u_CORES/u_debug_core_0/data_pipe[3] [225];
u_CORES/u_debug_core_0/data_pipe[3] [226];
u_CORES/u_debug_core_0/data_pipe[3] [227];
u_CORES/u_debug_core_0/data_pipe[3] [228];
u_CORES/u_debug_core_0/data_pipe[3] [229];
u_CORES/u_debug_core_0/data_pipe[3] [230];
u_CORES/u_debug_core_0/data_pipe[3] [231];
u_CORES/u_debug_core_0/data_pipe[3] [232];
u_CORES/u_debug_core_0/data_pipe[3] [233];
u_CORES/u_debug_core_0/data_pipe[3] [234];
u_CORES/u_debug_core_0/data_pipe[3] [235];
u_CORES/u_debug_core_0/data_pipe[3] [236];
u_CORES/u_debug_core_0/data_pipe[3] [237];
u_CORES/u_debug_core_0/data_pipe[3] [238];
u_CORES/u_debug_core_0/data_pipe[3] [239];
u_CORES/u_debug_core_0/data_pipe[3] [240];
u_CORES/u_debug_core_0/data_pipe[3] [241];
u_CORES/u_debug_core_0/data_pipe[3] [242];
u_CORES/u_debug_core_0/data_pipe[3] [243];
u_CORES/u_debug_core_0/data_pipe[3] [244];
u_CORES/u_debug_core_0/data_pipe[3] [245];
u_CORES/u_debug_core_0/data_pipe[3] [246];
u_CORES/u_debug_core_0/data_pipe[3] [247];
u_CORES/u_debug_core_0/data_pipe[3] [248];
u_CORES/u_debug_core_0/data_pipe[3] [249];
u_CORES/u_debug_core_0/data_pipe[3] [250];
u_CORES/u_debug_core_0/data_pipe[3] [251];
u_CORES/u_debug_core_0/data_pipe[3] [252];
u_CORES/u_debug_core_0/data_pipe[3] [253];
u_CORES/u_debug_core_0/data_pipe[3] [254];
u_CORES/u_debug_core_0/data_pipe[3] [255];
u_CORES/u_debug_core_0/data_pipe[3] [256];
u_CORES/u_debug_core_0/data_pipe[3] [257];
u_CORES/u_debug_core_0/data_pipe[3] [258];
u_CORES/u_debug_core_0/data_pipe[3] [259];
u_CORES/u_debug_core_0/data_pipe[3] [260];
u_CORES/u_debug_core_0/data_pipe[3] [261];
u_CORES/u_debug_core_0/data_pipe[3] [262];
u_CORES/u_debug_core_0/data_pipe[3] [263];
u_CORES/u_debug_core_0/data_pipe[3] [264];
u_CORES/u_debug_core_0/data_pipe[3] [265];
u_CORES/u_debug_core_0/data_pipe[3] [266];
u_CORES/u_debug_core_0/data_pipe[3] [267];
u_CORES/u_debug_core_0/data_pipe[3] [268];
u_CORES/u_debug_core_0/data_pipe[3] [269];
u_CORES/u_debug_core_0/data_pipe[3] [270];
u_CORES/u_debug_core_0/data_pipe[3] [271];
u_CORES/u_debug_core_0/data_pipe[3] [272];
u_CORES/u_debug_core_0/data_pipe[3] [273];
u_CORES/u_debug_core_0/data_pipe[3] [274];
u_CORES/u_debug_core_0/data_pipe[3] [275];
u_CORES/u_debug_core_0/data_pipe[3] [276];
u_CORES/u_debug_core_0/data_pipe[3] [277];
u_CORES/u_debug_core_0/data_pipe[3] [278];
u_CORES/u_debug_core_0/data_pipe[3] [279];
u_CORES/u_debug_core_0/data_pipe[3] [280];
u_CORES/u_debug_core_0/data_pipe[3] [281];
u_CORES/u_debug_core_0/data_pipe[3] [282];
u_CORES/u_debug_core_0/data_pipe[3] [283];
u_CORES/u_debug_core_0/data_pipe[3] [284];
u_CORES/u_debug_core_0/data_pipe[3] [285];
u_CORES/u_debug_core_0/data_pipe[3] [286];
u_CORES/u_debug_core_0/data_pipe[3] [287];
u_CORES/u_debug_core_0/data_pipe[3] [288];
u_CORES/u_debug_core_0/data_pipe[3] [289];
u_CORES/u_debug_core_0/data_pipe[3] [290];
u_CORES/u_debug_core_0/data_pipe[3] [291];
u_CORES/u_debug_core_0/data_pipe[3] [292];
u_CORES/u_debug_core_0/data_pipe[3] [293];
u_CORES/u_debug_core_0/data_pipe[3] [294];
u_CORES/u_debug_core_0/data_pipe[3] [295];
u_CORES/u_debug_core_0/data_pipe[3] [296];
u_CORES/u_debug_core_0/data_pipe[3] [297];
u_CORES/u_debug_core_0/data_pipe[3] [298];
u_CORES/u_debug_core_0/data_pipe[3] [299];
u_CORES/u_debug_core_0/data_pipe[3] [300];
u_CORES/u_debug_core_0/data_pipe[3] [301];
u_CORES/u_debug_core_0/data_pipe[4] [0];
u_CORES/u_debug_core_0/data_pipe[4] [1];
u_CORES/u_debug_core_0/data_pipe[4] [2];
u_CORES/u_debug_core_0/data_pipe[4] [3];
u_CORES/u_debug_core_0/data_pipe[4] [4];
u_CORES/u_debug_core_0/data_pipe[4] [5];
u_CORES/u_debug_core_0/data_pipe[4] [6];
u_CORES/u_debug_core_0/data_pipe[4] [7];
u_CORES/u_debug_core_0/data_pipe[4] [8];
u_CORES/u_debug_core_0/data_pipe[4] [9];
u_CORES/u_debug_core_0/data_pipe[4] [10];
u_CORES/u_debug_core_0/data_pipe[4] [11];
u_CORES/u_debug_core_0/data_pipe[4] [12];
u_CORES/u_debug_core_0/data_pipe[4] [13];
u_CORES/u_debug_core_0/data_pipe[4] [14];
u_CORES/u_debug_core_0/data_pipe[4] [15];
u_CORES/u_debug_core_0/data_pipe[4] [16];
u_CORES/u_debug_core_0/data_pipe[4] [17];
u_CORES/u_debug_core_0/data_pipe[4] [18];
u_CORES/u_debug_core_0/data_pipe[4] [19];
u_CORES/u_debug_core_0/data_pipe[4] [20];
u_CORES/u_debug_core_0/data_pipe[4] [21];
u_CORES/u_debug_core_0/data_pipe[4] [22];
u_CORES/u_debug_core_0/data_pipe[4] [23];
u_CORES/u_debug_core_0/data_pipe[4] [24];
u_CORES/u_debug_core_0/data_pipe[4] [25];
u_CORES/u_debug_core_0/data_pipe[4] [26];
u_CORES/u_debug_core_0/data_pipe[4] [27];
u_CORES/u_debug_core_0/data_pipe[4] [28];
u_CORES/u_debug_core_0/data_pipe[4] [29];
u_CORES/u_debug_core_0/data_pipe[4] [30];
u_CORES/u_debug_core_0/data_pipe[4] [31];
u_CORES/u_debug_core_0/data_pipe[4] [32];
u_CORES/u_debug_core_0/data_pipe[4] [33];
u_CORES/u_debug_core_0/data_pipe[4] [34];
u_CORES/u_debug_core_0/data_pipe[4] [35];
u_CORES/u_debug_core_0/data_pipe[4] [36];
u_CORES/u_debug_core_0/data_pipe[4] [37];
u_CORES/u_debug_core_0/data_pipe[4] [38];
u_CORES/u_debug_core_0/data_pipe[4] [39];
u_CORES/u_debug_core_0/data_pipe[4] [40];
u_CORES/u_debug_core_0/data_pipe[4] [41];
u_CORES/u_debug_core_0/data_pipe[4] [42];
u_CORES/u_debug_core_0/data_pipe[4] [43];
u_CORES/u_debug_core_0/data_pipe[4] [44];
u_CORES/u_debug_core_0/data_pipe[4] [45];
u_CORES/u_debug_core_0/data_pipe[4] [46];
u_CORES/u_debug_core_0/data_pipe[4] [47];
u_CORES/u_debug_core_0/data_pipe[4] [48];
u_CORES/u_debug_core_0/data_pipe[4] [49];
u_CORES/u_debug_core_0/data_pipe[4] [50];
u_CORES/u_debug_core_0/data_pipe[4] [51];
u_CORES/u_debug_core_0/data_pipe[4] [52];
u_CORES/u_debug_core_0/data_pipe[4] [53];
u_CORES/u_debug_core_0/data_pipe[4] [54];
u_CORES/u_debug_core_0/data_pipe[4] [55];
u_CORES/u_debug_core_0/data_pipe[4] [56];
u_CORES/u_debug_core_0/data_pipe[4] [57];
u_CORES/u_debug_core_0/data_pipe[4] [58];
u_CORES/u_debug_core_0/data_pipe[4] [59];
u_CORES/u_debug_core_0/data_pipe[4] [60];
u_CORES/u_debug_core_0/data_pipe[4] [61];
u_CORES/u_debug_core_0/data_pipe[4] [62];
u_CORES/u_debug_core_0/data_pipe[4] [63];
u_CORES/u_debug_core_0/data_pipe[4] [64];
u_CORES/u_debug_core_0/data_pipe[4] [65];
u_CORES/u_debug_core_0/data_pipe[4] [66];
u_CORES/u_debug_core_0/data_pipe[4] [67];
u_CORES/u_debug_core_0/data_pipe[4] [68];
u_CORES/u_debug_core_0/data_pipe[4] [69];
u_CORES/u_debug_core_0/data_pipe[4] [70];
u_CORES/u_debug_core_0/data_pipe[4] [71];
u_CORES/u_debug_core_0/data_pipe[4] [72];
u_CORES/u_debug_core_0/data_pipe[4] [73];
u_CORES/u_debug_core_0/data_pipe[4] [74];
u_CORES/u_debug_core_0/data_pipe[4] [75];
u_CORES/u_debug_core_0/data_pipe[4] [76];
u_CORES/u_debug_core_0/data_pipe[4] [77];
u_CORES/u_debug_core_0/data_pipe[4] [78];
u_CORES/u_debug_core_0/data_pipe[4] [79];
u_CORES/u_debug_core_0/data_pipe[4] [80];
u_CORES/u_debug_core_0/data_pipe[4] [81];
u_CORES/u_debug_core_0/data_pipe[4] [82];
u_CORES/u_debug_core_0/data_pipe[4] [83];
u_CORES/u_debug_core_0/data_pipe[4] [84];
u_CORES/u_debug_core_0/data_pipe[4] [85];
u_CORES/u_debug_core_0/data_pipe[4] [86];
u_CORES/u_debug_core_0/data_pipe[4] [87];
u_CORES/u_debug_core_0/data_pipe[4] [88];
u_CORES/u_debug_core_0/data_pipe[4] [89];
u_CORES/u_debug_core_0/data_pipe[4] [90];
u_CORES/u_debug_core_0/data_pipe[4] [91];
u_CORES/u_debug_core_0/data_pipe[4] [92];
u_CORES/u_debug_core_0/data_pipe[4] [93];
u_CORES/u_debug_core_0/data_pipe[4] [94];
u_CORES/u_debug_core_0/data_pipe[4] [95];
u_CORES/u_debug_core_0/data_pipe[4] [96];
u_CORES/u_debug_core_0/data_pipe[4] [97];
u_CORES/u_debug_core_0/data_pipe[4] [98];
u_CORES/u_debug_core_0/data_pipe[4] [99];
u_CORES/u_debug_core_0/data_pipe[4] [100];
u_CORES/u_debug_core_0/data_pipe[4] [101];
u_CORES/u_debug_core_0/data_pipe[4] [102];
u_CORES/u_debug_core_0/data_pipe[4] [103];
u_CORES/u_debug_core_0/data_pipe[4] [104];
u_CORES/u_debug_core_0/data_pipe[4] [105];
u_CORES/u_debug_core_0/data_pipe[4] [106];
u_CORES/u_debug_core_0/data_pipe[4] [107];
u_CORES/u_debug_core_0/data_pipe[4] [108];
u_CORES/u_debug_core_0/data_pipe[4] [109];
u_CORES/u_debug_core_0/data_pipe[4] [110];
u_CORES/u_debug_core_0/data_pipe[4] [111];
u_CORES/u_debug_core_0/data_pipe[4] [112];
u_CORES/u_debug_core_0/data_pipe[4] [113];
u_CORES/u_debug_core_0/data_pipe[4] [114];
u_CORES/u_debug_core_0/data_pipe[4] [115];
u_CORES/u_debug_core_0/data_pipe[4] [116];
u_CORES/u_debug_core_0/data_pipe[4] [117];
u_CORES/u_debug_core_0/data_pipe[4] [118];
u_CORES/u_debug_core_0/data_pipe[4] [119];
u_CORES/u_debug_core_0/data_pipe[4] [120];
u_CORES/u_debug_core_0/data_pipe[4] [121];
u_CORES/u_debug_core_0/data_pipe[4] [122];
u_CORES/u_debug_core_0/data_pipe[4] [123];
u_CORES/u_debug_core_0/data_pipe[4] [124];
u_CORES/u_debug_core_0/data_pipe[4] [125];
u_CORES/u_debug_core_0/data_pipe[4] [126];
u_CORES/u_debug_core_0/data_pipe[4] [127];
u_CORES/u_debug_core_0/data_pipe[4] [128];
u_CORES/u_debug_core_0/data_pipe[4] [129];
u_CORES/u_debug_core_0/data_pipe[4] [130];
u_CORES/u_debug_core_0/data_pipe[4] [131];
u_CORES/u_debug_core_0/data_pipe[4] [132];
u_CORES/u_debug_core_0/data_pipe[4] [133];
u_CORES/u_debug_core_0/data_pipe[4] [134];
u_CORES/u_debug_core_0/data_pipe[4] [135];
u_CORES/u_debug_core_0/data_pipe[4] [136];
u_CORES/u_debug_core_0/data_pipe[4] [137];
u_CORES/u_debug_core_0/data_pipe[4] [138];
u_CORES/u_debug_core_0/data_pipe[4] [139];
u_CORES/u_debug_core_0/data_pipe[4] [140];
u_CORES/u_debug_core_0/data_pipe[4] [141];
u_CORES/u_debug_core_0/data_pipe[4] [142];
u_CORES/u_debug_core_0/data_pipe[4] [143];
u_CORES/u_debug_core_0/data_pipe[4] [144];
u_CORES/u_debug_core_0/data_pipe[4] [145];
u_CORES/u_debug_core_0/data_pipe[4] [146];
u_CORES/u_debug_core_0/data_pipe[4] [147];
u_CORES/u_debug_core_0/data_pipe[4] [148];
u_CORES/u_debug_core_0/data_pipe[4] [149];
u_CORES/u_debug_core_0/data_pipe[4] [150];
u_CORES/u_debug_core_0/data_pipe[4] [151];
u_CORES/u_debug_core_0/data_pipe[4] [152];
u_CORES/u_debug_core_0/data_pipe[4] [153];
u_CORES/u_debug_core_0/data_pipe[4] [154];
u_CORES/u_debug_core_0/data_pipe[4] [155];
u_CORES/u_debug_core_0/data_pipe[4] [156];
u_CORES/u_debug_core_0/data_pipe[4] [157];
u_CORES/u_debug_core_0/data_pipe[4] [158];
u_CORES/u_debug_core_0/data_pipe[4] [159];
u_CORES/u_debug_core_0/data_pipe[4] [160];
u_CORES/u_debug_core_0/data_pipe[4] [161];
u_CORES/u_debug_core_0/data_pipe[4] [162];
u_CORES/u_debug_core_0/data_pipe[4] [163];
u_CORES/u_debug_core_0/data_pipe[4] [164];
u_CORES/u_debug_core_0/data_pipe[4] [165];
u_CORES/u_debug_core_0/data_pipe[4] [166];
u_CORES/u_debug_core_0/data_pipe[4] [167];
u_CORES/u_debug_core_0/data_pipe[4] [168];
u_CORES/u_debug_core_0/data_pipe[4] [169];
u_CORES/u_debug_core_0/data_pipe[4] [170];
u_CORES/u_debug_core_0/data_pipe[4] [171];
u_CORES/u_debug_core_0/data_pipe[4] [172];
u_CORES/u_debug_core_0/data_pipe[4] [173];
u_CORES/u_debug_core_0/data_pipe[4] [174];
u_CORES/u_debug_core_0/data_pipe[4] [175];
u_CORES/u_debug_core_0/data_pipe[4] [176];
u_CORES/u_debug_core_0/data_pipe[4] [177];
u_CORES/u_debug_core_0/data_pipe[4] [178];
u_CORES/u_debug_core_0/data_pipe[4] [179];
u_CORES/u_debug_core_0/data_pipe[4] [180];
u_CORES/u_debug_core_0/data_pipe[4] [181];
u_CORES/u_debug_core_0/data_pipe[4] [182];
u_CORES/u_debug_core_0/data_pipe[4] [183];
u_CORES/u_debug_core_0/data_pipe[4] [184];
u_CORES/u_debug_core_0/data_pipe[4] [185];
u_CORES/u_debug_core_0/data_pipe[4] [186];
u_CORES/u_debug_core_0/data_pipe[4] [187];
u_CORES/u_debug_core_0/data_pipe[4] [188];
u_CORES/u_debug_core_0/data_pipe[4] [189];
u_CORES/u_debug_core_0/data_pipe[4] [190];
u_CORES/u_debug_core_0/data_pipe[4] [191];
u_CORES/u_debug_core_0/data_pipe[4] [192];
u_CORES/u_debug_core_0/data_pipe[4] [193];
u_CORES/u_debug_core_0/data_pipe[4] [194];
u_CORES/u_debug_core_0/data_pipe[4] [195];
u_CORES/u_debug_core_0/data_pipe[4] [196];
u_CORES/u_debug_core_0/data_pipe[4] [197];
u_CORES/u_debug_core_0/data_pipe[4] [198];
u_CORES/u_debug_core_0/data_pipe[4] [199];
u_CORES/u_debug_core_0/data_pipe[4] [200];
u_CORES/u_debug_core_0/data_pipe[4] [201];
u_CORES/u_debug_core_0/data_pipe[4] [202];
u_CORES/u_debug_core_0/data_pipe[4] [203];
u_CORES/u_debug_core_0/data_pipe[4] [204];
u_CORES/u_debug_core_0/data_pipe[4] [205];
u_CORES/u_debug_core_0/data_pipe[4] [206];
u_CORES/u_debug_core_0/data_pipe[4] [207];
u_CORES/u_debug_core_0/data_pipe[4] [208];
u_CORES/u_debug_core_0/data_pipe[4] [209];
u_CORES/u_debug_core_0/data_pipe[4] [210];
u_CORES/u_debug_core_0/data_pipe[4] [211];
u_CORES/u_debug_core_0/data_pipe[4] [212];
u_CORES/u_debug_core_0/data_pipe[4] [213];
u_CORES/u_debug_core_0/data_pipe[4] [214];
u_CORES/u_debug_core_0/data_pipe[4] [215];
u_CORES/u_debug_core_0/data_pipe[4] [216];
u_CORES/u_debug_core_0/data_pipe[4] [217];
u_CORES/u_debug_core_0/data_pipe[4] [218];
u_CORES/u_debug_core_0/data_pipe[4] [219];
u_CORES/u_debug_core_0/data_pipe[4] [220];
u_CORES/u_debug_core_0/data_pipe[4] [221];
u_CORES/u_debug_core_0/data_pipe[4] [222];
u_CORES/u_debug_core_0/data_pipe[4] [223];
u_CORES/u_debug_core_0/data_pipe[4] [224];
u_CORES/u_debug_core_0/data_pipe[4] [225];
u_CORES/u_debug_core_0/data_pipe[4] [226];
u_CORES/u_debug_core_0/data_pipe[4] [227];
u_CORES/u_debug_core_0/data_pipe[4] [228];
u_CORES/u_debug_core_0/data_pipe[4] [229];
u_CORES/u_debug_core_0/data_pipe[4] [230];
u_CORES/u_debug_core_0/data_pipe[4] [231];
u_CORES/u_debug_core_0/data_pipe[4] [232];
u_CORES/u_debug_core_0/data_pipe[4] [233];
u_CORES/u_debug_core_0/data_pipe[4] [234];
u_CORES/u_debug_core_0/data_pipe[4] [235];
u_CORES/u_debug_core_0/data_pipe[4] [236];
u_CORES/u_debug_core_0/data_pipe[4] [237];
u_CORES/u_debug_core_0/data_pipe[4] [238];
u_CORES/u_debug_core_0/data_pipe[4] [239];
u_CORES/u_debug_core_0/data_pipe[4] [240];
u_CORES/u_debug_core_0/data_pipe[4] [241];
u_CORES/u_debug_core_0/data_pipe[4] [242];
u_CORES/u_debug_core_0/data_pipe[4] [243];
u_CORES/u_debug_core_0/data_pipe[4] [244];
u_CORES/u_debug_core_0/data_pipe[4] [245];
u_CORES/u_debug_core_0/data_pipe[4] [246];
u_CORES/u_debug_core_0/data_pipe[4] [247];
u_CORES/u_debug_core_0/data_pipe[4] [248];
u_CORES/u_debug_core_0/data_pipe[4] [249];
u_CORES/u_debug_core_0/data_pipe[4] [250];
u_CORES/u_debug_core_0/data_pipe[4] [251];
u_CORES/u_debug_core_0/data_pipe[4] [252];
u_CORES/u_debug_core_0/data_pipe[4] [253];
u_CORES/u_debug_core_0/data_pipe[4] [254];
u_CORES/u_debug_core_0/data_pipe[4] [255];
u_CORES/u_debug_core_0/data_pipe[4] [256];
u_CORES/u_debug_core_0/data_pipe[4] [257];
u_CORES/u_debug_core_0/data_pipe[4] [258];
u_CORES/u_debug_core_0/data_pipe[4] [259];
u_CORES/u_debug_core_0/data_pipe[4] [260];
u_CORES/u_debug_core_0/data_pipe[4] [261];
u_CORES/u_debug_core_0/data_pipe[4] [262];
u_CORES/u_debug_core_0/data_pipe[4] [263];
u_CORES/u_debug_core_0/data_pipe[4] [264];
u_CORES/u_debug_core_0/data_pipe[4] [265];
u_CORES/u_debug_core_0/data_pipe[4] [266];
u_CORES/u_debug_core_0/data_pipe[4] [267];
u_CORES/u_debug_core_0/data_pipe[4] [268];
u_CORES/u_debug_core_0/data_pipe[4] [269];
u_CORES/u_debug_core_0/data_pipe[4] [270];
u_CORES/u_debug_core_0/data_pipe[4] [271];
u_CORES/u_debug_core_0/data_pipe[4] [272];
u_CORES/u_debug_core_0/data_pipe[4] [273];
u_CORES/u_debug_core_0/data_pipe[4] [274];
u_CORES/u_debug_core_0/data_pipe[4] [275];
u_CORES/u_debug_core_0/data_pipe[4] [276];
u_CORES/u_debug_core_0/data_pipe[4] [277];
u_CORES/u_debug_core_0/data_pipe[4] [278];
u_CORES/u_debug_core_0/data_pipe[4] [279];
u_CORES/u_debug_core_0/data_pipe[4] [280];
u_CORES/u_debug_core_0/data_pipe[4] [281];
u_CORES/u_debug_core_0/data_pipe[4] [282];
u_CORES/u_debug_core_0/data_pipe[4] [283];
u_CORES/u_debug_core_0/data_pipe[4] [284];
u_CORES/u_debug_core_0/data_pipe[4] [285];
u_CORES/u_debug_core_0/data_pipe[4] [286];
u_CORES/u_debug_core_0/data_pipe[4] [287];
u_CORES/u_debug_core_0/data_pipe[4] [288];
u_CORES/u_debug_core_0/data_pipe[4] [289];
u_CORES/u_debug_core_0/data_pipe[4] [290];
u_CORES/u_debug_core_0/data_pipe[4] [291];
u_CORES/u_debug_core_0/data_pipe[4] [292];
u_CORES/u_debug_core_0/data_pipe[4] [293];
u_CORES/u_debug_core_0/data_pipe[4] [294];
u_CORES/u_debug_core_0/data_pipe[4] [295];
u_CORES/u_debug_core_0/data_pipe[4] [296];
u_CORES/u_debug_core_0/data_pipe[4] [297];
u_CORES/u_debug_core_0/data_pipe[4] [298];
u_CORES/u_debug_core_0/data_pipe[4] [299];
u_CORES/u_debug_core_0/data_pipe[4] [300];
u_CORES/u_debug_core_0/data_pipe[4] [301];
u_CORES/u_debug_core_0/ram_radr [0];
u_CORES/u_debug_core_0/ram_radr [1];
u_CORES/u_debug_core_0/ram_radr [2];
u_CORES/u_debug_core_0/ram_radr [3];
u_CORES/u_debug_core_0/ram_radr [4];
u_CORES/u_debug_core_0/ram_radr [5];
u_CORES/u_debug_core_0/ram_radr [6];
u_CORES/u_debug_core_0/ram_radr [7];
u_CORES/u_debug_core_0/ram_radr [8];
u_CORES/u_debug_core_0/ram_rdat [0];
u_CORES/u_debug_core_0/ram_rdat [1];
u_CORES/u_debug_core_0/ram_rdat [2];
u_CORES/u_debug_core_0/ram_rdat [3];
u_CORES/u_debug_core_0/ram_rdat [4];
u_CORES/u_debug_core_0/ram_rdat [5];
u_CORES/u_debug_core_0/ram_rdat [6];
u_CORES/u_debug_core_0/ram_rdat [7];
u_CORES/u_debug_core_0/ram_rdat [8];
u_CORES/u_debug_core_0/ram_rdat [9];
u_CORES/u_debug_core_0/ram_rdat [10];
u_CORES/u_debug_core_0/ram_rdat [11];
u_CORES/u_debug_core_0/ram_rdat [12];
u_CORES/u_debug_core_0/ram_rdat [13];
u_CORES/u_debug_core_0/ram_rdat [14];
u_CORES/u_debug_core_0/ram_rdat [15];
u_CORES/u_debug_core_0/ram_rdat [16];
u_CORES/u_debug_core_0/ram_rdat [17];
u_CORES/u_debug_core_0/ram_rdat [18];
u_CORES/u_debug_core_0/ram_rdat [19];
u_CORES/u_debug_core_0/ram_rdat [20];
u_CORES/u_debug_core_0/ram_rdat [21];
u_CORES/u_debug_core_0/ram_rdat [22];
u_CORES/u_debug_core_0/ram_rdat [23];
u_CORES/u_debug_core_0/ram_rdat [24];
u_CORES/u_debug_core_0/ram_rdat [25];
u_CORES/u_debug_core_0/ram_rdat [26];
u_CORES/u_debug_core_0/ram_rdat [27];
u_CORES/u_debug_core_0/ram_rdat [28];
u_CORES/u_debug_core_0/ram_rdat [29];
u_CORES/u_debug_core_0/ram_rdat [30];
u_CORES/u_debug_core_0/ram_rdat [31];
u_CORES/u_debug_core_0/ram_rdat [32];
u_CORES/u_debug_core_0/ram_rdat [33];
u_CORES/u_debug_core_0/ram_rdat [34];
u_CORES/u_debug_core_0/ram_rdat [35];
u_CORES/u_debug_core_0/ram_rdat [36];
u_CORES/u_debug_core_0/ram_rdat [37];
u_CORES/u_debug_core_0/ram_rdat [38];
u_CORES/u_debug_core_0/ram_rdat [39];
u_CORES/u_debug_core_0/ram_rdat [40];
u_CORES/u_debug_core_0/ram_rdat [41];
u_CORES/u_debug_core_0/ram_rdat [42];
u_CORES/u_debug_core_0/ram_rdat [43];
u_CORES/u_debug_core_0/ram_rdat [44];
u_CORES/u_debug_core_0/ram_rdat [45];
u_CORES/u_debug_core_0/ram_rdat [46];
u_CORES/u_debug_core_0/ram_rdat [47];
u_CORES/u_debug_core_0/ram_rdat [48];
u_CORES/u_debug_core_0/ram_rdat [49];
u_CORES/u_debug_core_0/ram_rdat [50];
u_CORES/u_debug_core_0/ram_rdat [51];
u_CORES/u_debug_core_0/ram_rdat [52];
u_CORES/u_debug_core_0/ram_rdat [53];
u_CORES/u_debug_core_0/ram_rdat [54];
u_CORES/u_debug_core_0/ram_rdat [55];
u_CORES/u_debug_core_0/ram_rdat [56];
u_CORES/u_debug_core_0/ram_rdat [57];
u_CORES/u_debug_core_0/ram_rdat [58];
u_CORES/u_debug_core_0/ram_rdat [59];
u_CORES/u_debug_core_0/ram_rdat [60];
u_CORES/u_debug_core_0/ram_rdat [61];
u_CORES/u_debug_core_0/ram_rdat [62];
u_CORES/u_debug_core_0/ram_rdat [63];
u_CORES/u_debug_core_0/ram_rdat [64];
u_CORES/u_debug_core_0/ram_rdat [65];
u_CORES/u_debug_core_0/ram_rdat [66];
u_CORES/u_debug_core_0/ram_rdat [67];
u_CORES/u_debug_core_0/ram_rdat [68];
u_CORES/u_debug_core_0/ram_rdat [69];
u_CORES/u_debug_core_0/ram_rdat [70];
u_CORES/u_debug_core_0/ram_rdat [71];
u_CORES/u_debug_core_0/ram_rdat [72];
u_CORES/u_debug_core_0/ram_rdat [73];
u_CORES/u_debug_core_0/ram_rdat [74];
u_CORES/u_debug_core_0/ram_rdat [75];
u_CORES/u_debug_core_0/ram_rdat [76];
u_CORES/u_debug_core_0/ram_rdat [77];
u_CORES/u_debug_core_0/ram_rdat [78];
u_CORES/u_debug_core_0/ram_rdat [79];
u_CORES/u_debug_core_0/ram_rdat [80];
u_CORES/u_debug_core_0/ram_rdat [81];
u_CORES/u_debug_core_0/ram_rdat [82];
u_CORES/u_debug_core_0/ram_rdat [83];
u_CORES/u_debug_core_0/ram_rdat [84];
u_CORES/u_debug_core_0/ram_rdat [85];
u_CORES/u_debug_core_0/ram_rdat [86];
u_CORES/u_debug_core_0/ram_rdat [87];
u_CORES/u_debug_core_0/ram_rdat [88];
u_CORES/u_debug_core_0/ram_rdat [89];
u_CORES/u_debug_core_0/ram_rdat [90];
u_CORES/u_debug_core_0/ram_rdat [91];
u_CORES/u_debug_core_0/ram_rdat [92];
u_CORES/u_debug_core_0/ram_rdat [93];
u_CORES/u_debug_core_0/ram_rdat [94];
u_CORES/u_debug_core_0/ram_rdat [95];
u_CORES/u_debug_core_0/ram_rdat [96];
u_CORES/u_debug_core_0/ram_rdat [97];
u_CORES/u_debug_core_0/ram_rdat [98];
u_CORES/u_debug_core_0/ram_rdat [99];
u_CORES/u_debug_core_0/ram_rdat [100];
u_CORES/u_debug_core_0/ram_rdat [101];
u_CORES/u_debug_core_0/ram_rdat [102];
u_CORES/u_debug_core_0/ram_rdat [103];
u_CORES/u_debug_core_0/ram_rdat [104];
u_CORES/u_debug_core_0/ram_rdat [105];
u_CORES/u_debug_core_0/ram_rdat [106];
u_CORES/u_debug_core_0/ram_rdat [107];
u_CORES/u_debug_core_0/ram_rdat [108];
u_CORES/u_debug_core_0/ram_rdat [109];
u_CORES/u_debug_core_0/ram_rdat [110];
u_CORES/u_debug_core_0/ram_rdat [111];
u_CORES/u_debug_core_0/ram_rdat [112];
u_CORES/u_debug_core_0/ram_rdat [113];
u_CORES/u_debug_core_0/ram_rdat [114];
u_CORES/u_debug_core_0/ram_rdat [115];
u_CORES/u_debug_core_0/ram_rdat [116];
u_CORES/u_debug_core_0/ram_rdat [117];
u_CORES/u_debug_core_0/ram_rdat [118];
u_CORES/u_debug_core_0/ram_rdat [119];
u_CORES/u_debug_core_0/ram_rdat [120];
u_CORES/u_debug_core_0/ram_rdat [121];
u_CORES/u_debug_core_0/ram_rdat [122];
u_CORES/u_debug_core_0/ram_rdat [123];
u_CORES/u_debug_core_0/ram_rdat [124];
u_CORES/u_debug_core_0/ram_rdat [125];
u_CORES/u_debug_core_0/ram_rdat [126];
u_CORES/u_debug_core_0/ram_rdat [127];
u_CORES/u_debug_core_0/ram_rdat [128];
u_CORES/u_debug_core_0/ram_rdat [129];
u_CORES/u_debug_core_0/ram_rdat [130];
u_CORES/u_debug_core_0/ram_rdat [131];
u_CORES/u_debug_core_0/ram_rdat [132];
u_CORES/u_debug_core_0/ram_rdat [133];
u_CORES/u_debug_core_0/ram_rdat [134];
u_CORES/u_debug_core_0/ram_rdat [135];
u_CORES/u_debug_core_0/ram_rdat [136];
u_CORES/u_debug_core_0/ram_rdat [137];
u_CORES/u_debug_core_0/ram_rdat [138];
u_CORES/u_debug_core_0/ram_rdat [139];
u_CORES/u_debug_core_0/ram_rdat [140];
u_CORES/u_debug_core_0/ram_rdat [141];
u_CORES/u_debug_core_0/ram_rdat [142];
u_CORES/u_debug_core_0/ram_rdat [143];
u_CORES/u_debug_core_0/ram_rdat [144];
u_CORES/u_debug_core_0/ram_rdat [145];
u_CORES/u_debug_core_0/ram_rdat [146];
u_CORES/u_debug_core_0/ram_rdat [147];
u_CORES/u_debug_core_0/ram_rdat [148];
u_CORES/u_debug_core_0/ram_rdat [149];
u_CORES/u_debug_core_0/ram_rdat [150];
u_CORES/u_debug_core_0/ram_rdat [151];
u_CORES/u_debug_core_0/ram_rdat [152];
u_CORES/u_debug_core_0/ram_rdat [153];
u_CORES/u_debug_core_0/ram_rdat [154];
u_CORES/u_debug_core_0/ram_rdat [155];
u_CORES/u_debug_core_0/ram_rdat [156];
u_CORES/u_debug_core_0/ram_rdat [157];
u_CORES/u_debug_core_0/ram_rdat [158];
u_CORES/u_debug_core_0/ram_rdat [159];
u_CORES/u_debug_core_0/ram_rdat [160];
u_CORES/u_debug_core_0/ram_rdat [161];
u_CORES/u_debug_core_0/ram_rdat [162];
u_CORES/u_debug_core_0/ram_rdat [163];
u_CORES/u_debug_core_0/ram_rdat [164];
u_CORES/u_debug_core_0/ram_rdat [165];
u_CORES/u_debug_core_0/ram_rdat [166];
u_CORES/u_debug_core_0/ram_rdat [167];
u_CORES/u_debug_core_0/ram_rdat [168];
u_CORES/u_debug_core_0/ram_rdat [169];
u_CORES/u_debug_core_0/ram_rdat [170];
u_CORES/u_debug_core_0/ram_rdat [171];
u_CORES/u_debug_core_0/ram_rdat [172];
u_CORES/u_debug_core_0/ram_rdat [173];
u_CORES/u_debug_core_0/ram_rdat [174];
u_CORES/u_debug_core_0/ram_rdat [175];
u_CORES/u_debug_core_0/ram_rdat [176];
u_CORES/u_debug_core_0/ram_rdat [177];
u_CORES/u_debug_core_0/ram_rdat [178];
u_CORES/u_debug_core_0/ram_rdat [179];
u_CORES/u_debug_core_0/ram_rdat [180];
u_CORES/u_debug_core_0/ram_rdat [181];
u_CORES/u_debug_core_0/ram_rdat [182];
u_CORES/u_debug_core_0/ram_rdat [183];
u_CORES/u_debug_core_0/ram_rdat [184];
u_CORES/u_debug_core_0/ram_rdat [185];
u_CORES/u_debug_core_0/ram_rdat [186];
u_CORES/u_debug_core_0/ram_rdat [187];
u_CORES/u_debug_core_0/ram_rdat [188];
u_CORES/u_debug_core_0/ram_rdat [189];
u_CORES/u_debug_core_0/ram_rdat [190];
u_CORES/u_debug_core_0/ram_rdat [191];
u_CORES/u_debug_core_0/ram_rdat [192];
u_CORES/u_debug_core_0/ram_rdat [193];
u_CORES/u_debug_core_0/ram_rdat [194];
u_CORES/u_debug_core_0/ram_rdat [195];
u_CORES/u_debug_core_0/ram_rdat [196];
u_CORES/u_debug_core_0/ram_rdat [197];
u_CORES/u_debug_core_0/ram_rdat [198];
u_CORES/u_debug_core_0/ram_rdat [199];
u_CORES/u_debug_core_0/ram_rdat [200];
u_CORES/u_debug_core_0/ram_rdat [201];
u_CORES/u_debug_core_0/ram_rdat [202];
u_CORES/u_debug_core_0/ram_rdat [203];
u_CORES/u_debug_core_0/ram_rdat [204];
u_CORES/u_debug_core_0/ram_rdat [205];
u_CORES/u_debug_core_0/ram_rdat [206];
u_CORES/u_debug_core_0/ram_rdat [207];
u_CORES/u_debug_core_0/ram_rdat [208];
u_CORES/u_debug_core_0/ram_rdat [209];
u_CORES/u_debug_core_0/ram_rdat [210];
u_CORES/u_debug_core_0/ram_rdat [211];
u_CORES/u_debug_core_0/ram_rdat [212];
u_CORES/u_debug_core_0/ram_rdat [213];
u_CORES/u_debug_core_0/ram_rdat [214];
u_CORES/u_debug_core_0/ram_rdat [215];
u_CORES/u_debug_core_0/ram_rdat [216];
u_CORES/u_debug_core_0/ram_rdat [217];
u_CORES/u_debug_core_0/ram_rdat [218];
u_CORES/u_debug_core_0/ram_rdat [219];
u_CORES/u_debug_core_0/ram_rdat [220];
u_CORES/u_debug_core_0/ram_rdat [221];
u_CORES/u_debug_core_0/ram_rdat [222];
u_CORES/u_debug_core_0/ram_rdat [223];
u_CORES/u_debug_core_0/ram_rdat [224];
u_CORES/u_debug_core_0/ram_rdat [225];
u_CORES/u_debug_core_0/ram_rdat [226];
u_CORES/u_debug_core_0/ram_rdat [227];
u_CORES/u_debug_core_0/ram_rdat [228];
u_CORES/u_debug_core_0/ram_rdat [229];
u_CORES/u_debug_core_0/ram_rdat [230];
u_CORES/u_debug_core_0/ram_rdat [231];
u_CORES/u_debug_core_0/ram_rdat [232];
u_CORES/u_debug_core_0/ram_rdat [233];
u_CORES/u_debug_core_0/ram_rdat [234];
u_CORES/u_debug_core_0/ram_rdat [235];
u_CORES/u_debug_core_0/ram_rdat [236];
u_CORES/u_debug_core_0/ram_rdat [237];
u_CORES/u_debug_core_0/ram_rdat [238];
u_CORES/u_debug_core_0/ram_rdat [239];
u_CORES/u_debug_core_0/ram_rdat [240];
u_CORES/u_debug_core_0/ram_rdat [241];
u_CORES/u_debug_core_0/ram_rdat [242];
u_CORES/u_debug_core_0/ram_rdat [243];
u_CORES/u_debug_core_0/ram_rdat [244];
u_CORES/u_debug_core_0/ram_rdat [245];
u_CORES/u_debug_core_0/ram_rdat [246];
u_CORES/u_debug_core_0/ram_rdat [247];
u_CORES/u_debug_core_0/ram_rdat [248];
u_CORES/u_debug_core_0/ram_rdat [249];
u_CORES/u_debug_core_0/ram_rdat [250];
u_CORES/u_debug_core_0/ram_rdat [251];
u_CORES/u_debug_core_0/ram_rdat [252];
u_CORES/u_debug_core_0/ram_rdat [253];
u_CORES/u_debug_core_0/ram_rdat [254];
u_CORES/u_debug_core_0/ram_rdat [255];
u_CORES/u_debug_core_0/ram_rdat [256];
u_CORES/u_debug_core_0/ram_rdat [257];
u_CORES/u_debug_core_0/ram_rdat [258];
u_CORES/u_debug_core_0/ram_rdat [259];
u_CORES/u_debug_core_0/ram_rdat [260];
u_CORES/u_debug_core_0/ram_rdat [261];
u_CORES/u_debug_core_0/ram_rdat [262];
u_CORES/u_debug_core_0/ram_rdat [263];
u_CORES/u_debug_core_0/ram_rdat [264];
u_CORES/u_debug_core_0/ram_rdat [265];
u_CORES/u_debug_core_0/ram_rdat [266];
u_CORES/u_debug_core_0/ram_rdat [267];
u_CORES/u_debug_core_0/ram_rdat [268];
u_CORES/u_debug_core_0/ram_rdat [269];
u_CORES/u_debug_core_0/ram_rdat [270];
u_CORES/u_debug_core_0/ram_rdat [271];
u_CORES/u_debug_core_0/ram_rdat [272];
u_CORES/u_debug_core_0/ram_rdat [273];
u_CORES/u_debug_core_0/ram_rdat [274];
u_CORES/u_debug_core_0/ram_rdat [275];
u_CORES/u_debug_core_0/ram_rdat [276];
u_CORES/u_debug_core_0/ram_rdat [277];
u_CORES/u_debug_core_0/ram_rdat [278];
u_CORES/u_debug_core_0/ram_rdat [279];
u_CORES/u_debug_core_0/ram_rdat [280];
u_CORES/u_debug_core_0/ram_rdat [281];
u_CORES/u_debug_core_0/ram_rdat [282];
u_CORES/u_debug_core_0/ram_rdat [283];
u_CORES/u_debug_core_0/ram_rdat [284];
u_CORES/u_debug_core_0/ram_rdat [285];
u_CORES/u_debug_core_0/ram_rdat [286];
u_CORES/u_debug_core_0/ram_rdat [287];
u_CORES/u_debug_core_0/ram_rdat [288];
u_CORES/u_debug_core_0/ram_rdat [289];
u_CORES/u_debug_core_0/ram_rdat [290];
u_CORES/u_debug_core_0/ram_rdat [291];
u_CORES/u_debug_core_0/ram_rdat [292];
u_CORES/u_debug_core_0/ram_rdat [293];
u_CORES/u_debug_core_0/ram_rdat [294];
u_CORES/u_debug_core_0/ram_rdat [295];
u_CORES/u_debug_core_0/ram_rdat [296];
u_CORES/u_debug_core_0/ram_rdat [297];
u_CORES/u_debug_core_0/ram_rdat [298];
u_CORES/u_debug_core_0/ram_rdat [299];
u_CORES/u_debug_core_0/ram_rdat [300];
u_CORES/u_debug_core_0/ram_rdat [301];
u_CORES/u_debug_core_0/ram_rdat [302];
u_CORES/u_debug_core_0/ram_wadr [0];
u_CORES/u_debug_core_0/ram_wadr [1];
u_CORES/u_debug_core_0/ram_wadr [2];
u_CORES/u_debug_core_0/ram_wadr [3];
u_CORES/u_debug_core_0/ram_wadr [4];
u_CORES/u_debug_core_0/ram_wadr [5];
u_CORES/u_debug_core_0/ram_wadr [6];
u_CORES/u_debug_core_0/ram_wadr [7];
u_CORES/u_debug_core_0/ram_wadr [8];
u_CORES/u_debug_core_0/rst_trig [0];
u_CORES/u_debug_core_0/rst_trig [1];
u_CORES/u_debug_core_0/status [0];
u_CORES/u_debug_core_0/status [1];
u_CORES/u_debug_core_0/status [2];
u_CORES/u_debug_core_0/status [3];
u_CORES/u_debug_core_0/status [4];
u_CORES/u_debug_core_0/status [5];
u_CORES/u_debug_core_0/status [6];
u_CORES/u_debug_core_0/status [7];
u_CORES/u_debug_core_0/status [8];
u_CORES/u_debug_core_0/status [9];
u_CORES/u_debug_core_0/trig0_d2 [0];
u_CORES/u_debug_core_0/trig0_d2 [1];
u_CORES/u_debug_core_0/trig0_d2 [2];
u_CORES/u_debug_core_0/trig0_d2 [3];
u_CORES/u_debug_core_0/trig0_d2 [4];
u_CORES/u_debug_core_0/trig0_d2 [5];
u_CORES/u_debug_core_0/trig0_d2 [6];
u_CORES/u_debug_core_0/trig0_d2 [7];
u_CORES/u_debug_core_0/trig0_d2 [8];
u_CORES/u_debug_core_0/trig0_d2 [9];
u_CORES/u_debug_core_0/trig0_d2 [10];
u_CORES/u_debug_core_0/trig0_d2 [11];
u_CORES/u_debug_core_0/trig0_d2 [12];
u_CORES/u_debug_core_0/trig0_d2 [13];
u_CORES/u_debug_core_0/trig0_d2 [14];
u_CORES/u_debug_core_0/trig0_d2 [15];
u_CORES/u_debug_core_0/trig0_d2 [16];
u_CORES/u_debug_core_0/trig0_d2 [17];
u_CORES/u_debug_core_0/trig0_d2 [18];
u_CORES/u_debug_core_0/trig0_d2 [19];
u_CORES/u_debug_core_0/trig0_d2 [20];
u_CORES/u_debug_core_0/trig0_d2 [21];
u_CORES/u_debug_core_0/trig0_d2 [22];
u_CORES/u_debug_core_0/trig0_d2 [23];
u_CORES/u_debug_core_0/trig0_d2 [24];
u_CORES/u_debug_core_0/trig0_d2 [25];
u_CORES/u_debug_core_0/trig0_d2 [26];
u_CORES/u_debug_core_0/trig0_d2 [27];
u_CORES/u_debug_core_0/trig0_d2 [28];
u_CORES/u_debug_core_0/trig0_d2 [29];
u_CORES/u_debug_core_0/trig0_d2 [30];
u_CORES/u_debug_core_0/trig0_d2 [31];
u_CORES/u_debug_core_0/trig0_d2 [32];
u_CORES/u_debug_core_0/trig0_d2 [33];
u_CORES/u_debug_core_0/trig0_d2 [34];
u_CORES/u_debug_core_0/trig0_d2 [35];
u_CORES/u_debug_core_0/trig0_d2 [36];
u_CORES/u_debug_core_0/trig0_d2 [37];
u_CORES/u_debug_core_0/trig0_d2 [38];
u_CORES/u_debug_core_0/trig0_d2 [39];
u_CORES/u_debug_core_0/trig0_d2 [40];
u_CORES/u_debug_core_0/trig0_d2 [41];
u_CORES/u_debug_core_0/trig0_d2 [42];
u_CORES/u_debug_core_0/trig0_d2 [43];
u_CORES/u_debug_core_0/trig0_d2 [44];
u_CORES/u_debug_core_0/trig0_d2 [45];
u_CORES/u_debug_core_0/trig0_d2 [46];
u_CORES/u_debug_core_0/trig0_d2 [47];
u_CORES/u_debug_core_0/trig0_d2 [48];
u_CORES/u_debug_core_0/trig0_d2 [49];
u_CORES/u_debug_core_0/trig0_d2 [50];
u_CORES/u_debug_core_0/trig0_d2 [51];
u_CORES/u_debug_core_0/trig0_d2 [52];
u_CORES/u_debug_core_0/trig0_d2 [53];
u_CORES/u_debug_core_0/trig0_d2 [54];
u_CORES/u_debug_core_0/trig0_d2 [55];
u_CORES/u_debug_core_0/trig0_d2 [56];
u_CORES/u_debug_core_0/trig0_d2 [57];
u_CORES/u_debug_core_0/trig0_d2 [58];
u_CORES/u_debug_core_0/trig0_d2 [59];
u_CORES/u_debug_core_0/trig0_d2 [60];
u_CORES/u_debug_core_0/trig0_d2 [61];
u_CORES/u_debug_core_0/trig0_d2 [62];
u_CORES/u_debug_core_0/trig0_d2 [63];
u_CORES/u_debug_core_0/trig0_d2 [64];
u_CORES/u_debug_core_0/trig0_d2 [65];
u_CORES/u_debug_core_0/trig0_d2 [66];
u_CORES/u_debug_core_0/trig0_d2 [67];
u_CORES/u_debug_core_0/trig0_d2 [68];
u_CORES/u_debug_core_0/trig0_d2 [69];
u_CORES/u_debug_core_0/trig0_d2 [70];
u_CORES/u_debug_core_0/trig0_d2 [71];
u_CORES/u_debug_core_0/trig0_d2 [72];
u_CORES/u_debug_core_0/trig0_d2 [73];
u_CORES/u_debug_core_0/trig0_d2 [74];
u_CORES/u_debug_core_0/trig0_d2 [75];
u_CORES/u_debug_core_0/trig0_d2 [76];
u_CORES/u_debug_core_0/trig0_d2 [77];
u_CORES/u_debug_core_0/trig0_d2 [78];
u_CORES/u_debug_core_0/trig0_d2 [79];
u_CORES/u_debug_core_0/trig0_d2 [80];
u_CORES/u_debug_core_0/trig0_d2 [81];
u_CORES/u_debug_core_0/trig0_d2 [82];
u_CORES/u_debug_core_0/trig0_d2 [83];
u_CORES/u_debug_core_0/trig0_d2 [84];
u_CORES/u_debug_core_0/trig0_d2 [85];
u_CORES/u_debug_core_0/trig0_d2 [86];
u_CORES/u_debug_core_0/trig0_d2 [87];
u_CORES/u_debug_core_0/trig0_d2 [88];
u_CORES/u_debug_core_0/trig0_d2 [89];
u_CORES/u_debug_core_0/trig0_d2 [90];
u_CORES/u_debug_core_0/trig0_d2 [91];
u_CORES/u_debug_core_0/trig0_d2 [92];
u_CORES/u_debug_core_0/trig0_d2 [93];
u_CORES/u_debug_core_0/trig0_d2 [94];
u_CORES/u_debug_core_0/trig0_d2 [95];
u_CORES/u_debug_core_0/trig0_d2 [96];
u_CORES/u_debug_core_0/trig0_d2 [97];
u_CORES/u_debug_core_0/trig0_d2 [98];
u_CORES/u_debug_core_0/trig0_d2 [99];
u_CORES/u_debug_core_0/trig0_d2 [100];
u_CORES/u_debug_core_0/trig0_d2 [101];
u_CORES/u_debug_core_0/trig0_d2 [102];
u_CORES/u_debug_core_0/trig0_d2 [103];
u_CORES/u_debug_core_0/trig0_d2 [104];
u_CORES/u_debug_core_0/trig0_d2 [105];
u_CORES/u_debug_core_0/trig0_d2 [106];
u_CORES/u_debug_core_0/trig0_d2 [107];
u_CORES/u_debug_core_0/trig0_d2 [108];
u_CORES/u_debug_core_0/trig0_d2 [109];
u_CORES/u_debug_core_0/trig0_d2 [110];
u_CORES/u_debug_core_0/trig0_d2 [111];
u_CORES/u_debug_core_0/trig0_d2 [112];
u_CORES/u_debug_core_0/trig0_d2 [113];
u_CORES/u_debug_core_0/trig0_d2 [114];
u_CORES/u_debug_core_0/trig0_d2 [115];
u_CORES/u_debug_core_0/trig0_d2 [116];
u_CORES/u_debug_core_0/trig0_d2 [117];
u_CORES/u_debug_core_0/trig0_d2 [118];
u_CORES/u_debug_core_0/trig0_d2 [119];
u_CORES/u_debug_core_0/trig0_d2 [120];
u_CORES/u_debug_core_0/trig0_d2 [121];
u_CORES/u_debug_core_0/trig0_d2 [122];
u_CORES/u_debug_core_0/trig0_d2 [123];
u_CORES/u_debug_core_0/trig0_d2 [124];
u_CORES/u_debug_core_0/trig0_d2 [125];
u_CORES/u_debug_core_0/trig0_d2 [126];
u_CORES/u_debug_core_0/trig0_d2 [127];
u_CORES/u_debug_core_0/trig0_d2 [128];
u_CORES/u_debug_core_0/trig0_d2 [129];
u_CORES/u_debug_core_0/trig0_d2 [130];
u_CORES/u_debug_core_0/trig0_d2 [131];
u_CORES/u_debug_core_0/trig0_d2 [132];
u_CORES/u_debug_core_0/trig0_d2 [133];
u_CORES/u_debug_core_0/trig0_d2 [134];
u_CORES/u_debug_core_0/trig0_d2 [135];
u_CORES/u_debug_core_0/trig0_d2 [136];
u_CORES/u_debug_core_0/trig0_d2 [137];
u_CORES/u_debug_core_0/trig0_d2 [138];
u_CORES/u_debug_core_0/trig0_d2 [139];
u_CORES/u_debug_core_0/trig0_d2 [140];
u_CORES/u_debug_core_0/trig0_d2 [141];
u_CORES/u_debug_core_0/trig0_d2 [142];
u_CORES/u_debug_core_0/trig0_d2 [143];
u_CORES/u_debug_core_0/trig0_d2 [144];
u_CORES/u_debug_core_0/trig0_d2 [145];
u_CORES/u_debug_core_0/trig0_d2 [146];
u_CORES/u_debug_core_0/trig0_d2 [147];
u_CORES/u_debug_core_0/trig0_d2 [148];
u_CORES/u_debug_core_0/trig0_d2 [149];
u_CORES/u_debug_core_0/trig0_d2 [150];
u_CORES/u_debug_core_0/trig0_d2 [151];
u_CORES/u_debug_core_0/trig0_d2 [152];
u_CORES/u_debug_core_0/trig0_d2 [153];
u_CORES/u_debug_core_0/trig0_d2 [154];
u_CORES/u_debug_core_0/trig0_d2 [155];
u_CORES/u_debug_core_0/trig0_d2 [156];
u_CORES/u_debug_core_0/trig1_d2 [0];
u_CORES/u_debug_core_0/trig1_d2 [1];
u_CORES/u_debug_core_0/trig1_d2 [2];
u_CORES/u_debug_core_0/trig1_d2 [3];
u_CORES/u_debug_core_0/trig1_d2 [4];
u_CORES/u_debug_core_0/trig1_d2 [5];
u_CORES/u_debug_core_0/trig1_d2 [6];
u_CORES/u_debug_core_0/trig1_d2 [7];
u_CORES/u_debug_core_0/trig1_d2 [8];
u_CORES/u_debug_core_0/trig1_d2 [9];
u_CORES/u_debug_core_0/trig1_d2 [10];
u_CORES/u_debug_core_0/trig1_d2 [11];
u_CORES/u_debug_core_0/trig1_d2 [12];
u_CORES/u_debug_core_0/trig1_d2 [13];
u_CORES/u_debug_core_0/trig1_d2 [14];
u_CORES/u_debug_core_0/trig1_d2 [15];
u_CORES/u_debug_core_0/trig1_d2 [16];
u_CORES/u_debug_core_0/trig1_d2 [17];
u_CORES/u_debug_core_0/trig1_d2 [18];
u_CORES/u_debug_core_0/trig1_d2 [19];
u_CORES/u_debug_core_0/trig1_d2 [20];
u_CORES/u_debug_core_0/trig1_d2 [21];
u_CORES/u_debug_core_0/trig1_d2 [22];
u_CORES/u_debug_core_0/trig1_d2 [23];
u_CORES/u_debug_core_0/trig1_d2 [24];
u_CORES/u_debug_core_0/trig1_d2 [25];
u_CORES/u_debug_core_0/trig1_d2 [26];
u_CORES/u_debug_core_0/trig1_d2 [27];
u_CORES/u_debug_core_0/trig1_d2 [28];
u_CORES/u_debug_core_0/trig1_d2 [29];
u_CORES/u_debug_core_0/trig1_d2 [30];
u_CORES/u_debug_core_0/trig1_d2 [31];
u_CORES/u_debug_core_0/trig1_d2 [32];
u_CORES/u_debug_core_0/trig1_d2 [33];
u_CORES/u_debug_core_0/trig1_d2 [34];
u_CORES/u_debug_core_0/trig1_d2 [35];
u_CORES/u_debug_core_0/trig1_d2 [36];
u_CORES/u_debug_core_0/trig1_d2 [37];
u_CORES/u_debug_core_0/trig1_d2 [38];
u_CORES/u_debug_core_0/trig1_d2 [39];
u_CORES/u_debug_core_0/trig1_d2 [40];
u_CORES/u_debug_core_0/trig1_d2 [41];
u_CORES/u_debug_core_0/trig1_d2 [42];
u_CORES/u_debug_core_0/trig1_d2 [43];
u_CORES/u_debug_core_0/trig1_d2 [44];
u_CORES/u_debug_core_0/trig1_d2 [45];
u_CORES/u_debug_core_0/trig1_d2 [46];
u_CORES/u_debug_core_0/trig1_d2 [47];
u_CORES/u_debug_core_0/trig1_d2 [48];
u_CORES/u_debug_core_0/trig1_d2 [49];
u_CORES/u_debug_core_0/trig1_d2 [50];
u_CORES/u_debug_core_0/trig1_d2 [51];
u_CORES/u_debug_core_0/trig1_d2 [52];
u_CORES/u_debug_core_0/trig1_d2 [53];
u_CORES/u_debug_core_0/trig1_d2 [54];
u_CORES/u_debug_core_0/trig1_d2 [55];
u_CORES/u_debug_core_0/trig1_d2 [56];
u_CORES/u_debug_core_0/trig1_d2 [57];
u_CORES/u_debug_core_0/trig1_d2 [58];
u_CORES/u_debug_core_0/trig1_d2 [59];
u_CORES/u_debug_core_0/trig1_d2 [60];
u_CORES/u_debug_core_0/trig1_d2 [61];
u_CORES/u_debug_core_0/trig1_d2 [62];
u_CORES/u_debug_core_0/trig1_d2 [63];
u_CORES/u_debug_core_0/trig1_d2 [64];
u_CORES/u_debug_core_0/trig1_d2 [65];
u_CORES/u_debug_core_0/trig1_d2 [66];
u_CORES/u_debug_core_0/trig1_d2 [67];
u_CORES/u_debug_core_0/trig1_d2 [68];
u_CORES/u_debug_core_0/trig1_d2 [69];
u_CORES/u_debug_core_0/trig1_d2 [70];
u_CORES/u_debug_core_0/trig1_d2 [71];
u_CORES/u_debug_core_0/trig1_d2 [72];
u_CORES/u_debug_core_0/trig1_d2 [73];
u_CORES/u_debug_core_0/trig1_d2 [74];
u_CORES/u_debug_core_0/trig1_d2 [75];
u_CORES/u_debug_core_0/trig1_d2 [76];
u_CORES/u_debug_core_0/trig1_d2 [77];
u_CORES/u_debug_core_0/trig1_d2 [78];
u_CORES/u_debug_core_0/trig1_d2 [79];
u_CORES/u_debug_core_0/trig1_d2 [80];
u_CORES/u_debug_core_0/trig1_d2 [81];
u_CORES/u_debug_core_0/trig1_d2 [82];
u_CORES/u_debug_core_0/trig1_d2 [83];
u_CORES/u_debug_core_0/trig1_d2 [84];
u_CORES/u_debug_core_0/trig1_d2 [85];
u_CORES/u_debug_core_0/trig1_d2 [86];
u_CORES/u_debug_core_0/trig1_d2 [87];
u_CORES/u_debug_core_0/trig1_d2 [88];
u_CORES/u_debug_core_0/trig1_d2 [89];
u_CORES/u_debug_core_0/trig1_d2 [90];
u_CORES/u_debug_core_0/trig1_d2 [91];
u_CORES/u_debug_core_0/trig1_d2 [92];
u_CORES/u_debug_core_0/trig1_d2 [93];
u_CORES/u_debug_core_0/trig1_d2 [94];
u_CORES/u_debug_core_0/trig1_d2 [95];
u_CORES/u_debug_core_0/trig1_d2 [96];
u_CORES/u_debug_core_0/trig1_d2 [97];
u_CORES/u_debug_core_0/trig1_d2 [98];
u_CORES/u_debug_core_0/trig1_d2 [99];
u_CORES/u_debug_core_0/trig1_d2 [100];
u_CORES/u_debug_core_0/trig1_d2 [101];
u_CORES/u_debug_core_0/trig1_d2 [102];
u_CORES/u_debug_core_0/trig1_d2 [103];
u_CORES/u_debug_core_0/trig1_d2 [104];
u_CORES/u_debug_core_0/trig1_d2 [105];
u_CORES/u_debug_core_0/trig1_d2 [106];
u_CORES/u_debug_core_0/trig1_d2 [107];
u_CORES/u_debug_core_0/trig1_d2 [108];
u_CORES/u_debug_core_0/trig1_d2 [109];
u_CORES/u_debug_core_0/trig1_d2 [110];
u_CORES/u_debug_core_0/trig1_d2 [111];
u_CORES/u_debug_core_0/trig1_d2 [112];
u_CORES/u_debug_core_0/trig1_d2 [113];
u_CORES/u_debug_core_0/trig1_d2 [114];
u_CORES/u_debug_core_0/trig1_d2 [115];
u_CORES/u_debug_core_0/trig1_d2 [116];
u_CORES/u_debug_core_0/trig1_d2 [117];
u_CORES/u_debug_core_0/trig1_d2 [118];
u_CORES/u_debug_core_0/trig1_d2 [119];
u_CORES/u_debug_core_0/trig1_d2 [120];
u_CORES/u_debug_core_0/trig1_d2 [121];
u_CORES/u_debug_core_0/trig1_d2 [122];
u_CORES/u_debug_core_0/trig1_d2 [123];
u_CORES/u_debug_core_0/trig1_d2 [124];
u_CORES/u_debug_core_0/trig1_d2 [125];
u_CORES/u_debug_core_0/trig1_d2 [126];
u_CORES/u_debug_core_0/trig1_d2 [127];
u_CORES/u_debug_core_0/trig1_d2 [128];
u_CORES/u_debug_core_0/trig1_d2 [129];
u_CORES/u_debug_core_0/trig1_d2 [130];
u_CORES/u_debug_core_0/trig1_d2 [131];
u_CORES/u_debug_core_0/trig1_d2 [132];
u_CORES/u_debug_core_0/trig1_d2 [133];
u_CORES/u_debug_core_0/trig1_d2 [134];
u_CORES/u_debug_core_0/trig1_d2 [135];
u_CORES/u_debug_core_0/trig1_d2 [136];
u_CORES/u_debug_core_0/trig1_d2 [137];
u_CORES/u_debug_core_0/trig1_d2 [138];
u_CORES/u_debug_core_0/trig1_d2 [139];
u_CORES/u_debug_core_0/trig1_d2 [140];
u_CORES/u_debug_core_0/trig1_d2 [141];
u_CORES/u_debug_core_0/trig1_d2 [142];
u_CORES/u_debug_core_0/trig1_d2 [143];
u_CORES/u_debug_core_0/trig1_d2 [144];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [166];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [167];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [169];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [171];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [173];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [174];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [175];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [176];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [177];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [178];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [179];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [180];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [181];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [182];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [183];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [184];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [185];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [186];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [187];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [188];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [189];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [190];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [191];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [192];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [193];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [194];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [195];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [196];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [197];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [198];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [199];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [200];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [201];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [202];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [203];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [204];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [205];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [206];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [207];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [208];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [209];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [210];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [211];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [212];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [213];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [214];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [215];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [216];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [217];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [218];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [219];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [220];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [221];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [222];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [223];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [224];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [225];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [226];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [227];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [228];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [229];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [230];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [231];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [232];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [233];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [234];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [235];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [236];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [237];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [238];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [239];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [240];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [241];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [242];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [243];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [244];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [245];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [246];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [247];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [248];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [249];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [250];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [251];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [252];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [253];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [254];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [255];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [256];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [257];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [258];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [259];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [260];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [261];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [262];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [263];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [264];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [265];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [266];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [267];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [268];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [269];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [270];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [271];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [272];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [273];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [274];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [275];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [276];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [277];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [278];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [279];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [280];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [281];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [282];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [283];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [284];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [285];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [286];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [287];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [288];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [289];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [290];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [291];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [292];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [293];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [294];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [295];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [296];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [297];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [298];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [299];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [300];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [301];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [302];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [303];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [304];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [305];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [306];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [307];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [308];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [309];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [310];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [311];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [312];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [313];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [314];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [315];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [316];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [317];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [318];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [319];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [320];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [321];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [322];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [323];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [324];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [325];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [326];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [327];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [328];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [329];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [330];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [331];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [332];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [333];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [334];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [335];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [336];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [337];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [338];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [339];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [340];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [341];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [342];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [343];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [344];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [345];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [346];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [347];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [348];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [349];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [350];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [351];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [352];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [353];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [354];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [355];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [356];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [357];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [358];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [359];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [360];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [361];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [362];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [363];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [364];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [365];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [366];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [367];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [368];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [369];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [370];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [371];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [372];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [373];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [374];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [375];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [376];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [377];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [378];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [379];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [380];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [381];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [382];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [383];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [384];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [385];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [386];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [387];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [388];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [389];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [390];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [391];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [392];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [393];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [394];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [395];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [396];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [397];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [398];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [399];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [400];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [401];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [402];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [403];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [404];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [405];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [406];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [407];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [408];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [409];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [410];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [411];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [412];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [413];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [414];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [415];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [416];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [417];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [418];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [419];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [420];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [421];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [422];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [423];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [424];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [425];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [426];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [427];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [428];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [429];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [430];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [431];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [432];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [433];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [434];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [435];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [436];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [437];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [438];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [439];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [440];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [441];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [442];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [443];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [444];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [445];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [446];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [447];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [448];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [449];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [450];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [451];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [452];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [453];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [454];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [455];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [456];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [457];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [458];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [459];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [460];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [461];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [462];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [463];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [464];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [465];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [466];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [467];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [468];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [469];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [470];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [471];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [18];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [19];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [20];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [21];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [22];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [23];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [24];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [25];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [26];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [27];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [28];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [29];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [30];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [31];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [32];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [33];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [34];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [35];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [36];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [37];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [38];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [39];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [40];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [41];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [42];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [43];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [44];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [45];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [46];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [47];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [48];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [49];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [50];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [51];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [52];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [53];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [54];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [55];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [56];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [57];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [58];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [59];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [60];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [61];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [62];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [63];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [64];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [65];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [66];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [67];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [68];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [69];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [70];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [71];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [72];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [73];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [74];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [75];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [76];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [77];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [78];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [79];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [80];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [81];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [82];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [83];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [84];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [85];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [86];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [87];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [88];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [89];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [90];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [91];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [92];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [93];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [94];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [95];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [96];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [97];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [98];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [99];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [100];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [101];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [102];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [103];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [104];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [105];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [106];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [107];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [108];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [109];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [110];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [111];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [112];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [113];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [114];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [115];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [116];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [117];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [118];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [119];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [120];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [121];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [122];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [123];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [124];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [125];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [126];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [127];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [128];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [129];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [130];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [131];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [132];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [133];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [134];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [135];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [136];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [137];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [138];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [139];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [140];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [141];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [142];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [143];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [144];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [145];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [146];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [147];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [148];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [149];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [150];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [151];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [152];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [153];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [154];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [155];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [156];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16_alias [9];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [18];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [19];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [21];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [22];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [23];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [24];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [25];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [26];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [27];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [28];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [29];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [30];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [31];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [32];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [33];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [34];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [35];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [36];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [37];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [38];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [39];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [40];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [41];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [42];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [43];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [44];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [45];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [46];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [47];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [48];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [49];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [50];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [51];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [52];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [53];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [54];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [55];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [56];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [57];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [58];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [59];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [60];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [61];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [62];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [63];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [64];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [65];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [66];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [67];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [68];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [69];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [70];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [71];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [72];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [73];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [74];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [75];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [76];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [77];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [78];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [79];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [80];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [81];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [82];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [83];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [84];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [85];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [86];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [87];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [88];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [89];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [90];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [91];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [92];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [93];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [94];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [95];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [96];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [97];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [98];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [99];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [100];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [101];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [102];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [103];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [104];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [105];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [106];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [107];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [108];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [109];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [110];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [111];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [112];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [113];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [114];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [115];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [116];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [117];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [118];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [119];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [120];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [121];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [122];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [123];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [124];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [125];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [126];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [127];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [128];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [129];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [130];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [131];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [132];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [133];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [134];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [135];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [136];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [137];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [138];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [139];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [140];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [141];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [142];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [143];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [144];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [145];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [146];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [147];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [148];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [149];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [150];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [151];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [152];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [153];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [154];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [155];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [156];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [3];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [4];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [5];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [1];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N1025 [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/N1025 [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/N1025 [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/N1025 [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [16];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [42];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [68];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [72];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [103];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [302];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1];
u_CORES/u_jtag_hub/shift_data [0];
u_CORES/u_jtag_hub/shift_data [1];
u_CORES/u_jtag_hub/shift_data [2];
u_CORES/u_jtag_hub/shift_data [3];
u_CORES/u_jtag_hub/shift_data [4];
u_CORES/u_jtag_hub/shift_data [5];
u_CORES/u_jtag_hub/shift_data [6];
u_CORES/u_jtag_hub/shift_data [7];
u_CORES/u_jtag_hub/shift_data [8];
uart_ctrl_inst/rx_fifo_rd_data [0];
uart_ctrl_inst/rx_fifo_rd_data [1];
uart_ctrl_inst/rx_fifo_rd_data [2];
uart_ctrl_inst/rx_fifo_rd_data [3];
uart_ctrl_inst/rx_fifo_rd_data [4];
uart_ctrl_inst/rx_fifo_rd_data [5];
uart_ctrl_inst/rx_fifo_rd_data [6];
uart_ctrl_inst/rx_fifo_rd_data [7];
uart_ctrl_inst/tx_fifo_wr_data [0];
uart_ctrl_inst/tx_fifo_wr_data [1];
uart_ctrl_inst/tx_fifo_wr_data [2];
uart_ctrl_inst/tx_fifo_wr_data [3];
uart_ctrl_inst/tx_fifo_wr_data [4];
uart_ctrl_inst/tx_fifo_wr_data [5];
uart_ctrl_inst/tx_fifo_wr_data [6];
uart_ctrl_inst/tx_fifo_wr_data [7];
uart_ctrl_inst/u_uart_ctrl/addr [0];
uart_ctrl_inst/u_uart_ctrl/addr [1];
uart_ctrl_inst/u_uart_ctrl/addr [2];
uart_ctrl_inst/u_uart_ctrl/addr [3];
uart_ctrl_inst/u_uart_ctrl/addr [4];
uart_ctrl_inst/u_uart_ctrl/addr [5];
uart_ctrl_inst/u_uart_ctrl/addr [6];
uart_ctrl_inst/u_uart_ctrl/addr [7];
uart_ctrl_inst/u_uart_ctrl/addr [8];
uart_ctrl_inst/u_uart_ctrl/addr [9];
uart_ctrl_inst/u_uart_ctrl/addr [10];
uart_ctrl_inst/u_uart_ctrl/addr [11];
uart_ctrl_inst/u_uart_ctrl/addr [12];
uart_ctrl_inst/u_uart_ctrl/addr [13];
uart_ctrl_inst/u_uart_ctrl/addr [14];
uart_ctrl_inst/u_uart_ctrl/addr [15];
uart_ctrl_inst/u_uart_ctrl/addr [16];
uart_ctrl_inst/u_uart_ctrl/addr [17];
uart_ctrl_inst/u_uart_ctrl/addr [18];
uart_ctrl_inst/u_uart_ctrl/addr [19];
uart_ctrl_inst/u_uart_ctrl/addr [22];
uart_ctrl_inst/u_uart_ctrl/addr [23];
uart_ctrl_inst/u_uart_ctrl/data [0];
uart_ctrl_inst/u_uart_ctrl/data [1];
uart_ctrl_inst/u_uart_ctrl/data [2];
uart_ctrl_inst/u_uart_ctrl/data [3];
uart_ctrl_inst/u_uart_ctrl/data [4];
uart_ctrl_inst/u_uart_ctrl/data [5];
uart_ctrl_inst/u_uart_ctrl/data [6];
uart_ctrl_inst/u_uart_ctrl/data [7];
uart_ctrl_inst/u_uart_ctrl/data [8];
uart_ctrl_inst/u_uart_ctrl/data [9];
uart_ctrl_inst/u_uart_ctrl/data [10];
uart_ctrl_inst/u_uart_ctrl/data [11];
uart_ctrl_inst/u_uart_ctrl/data [12];
uart_ctrl_inst/u_uart_ctrl/data [13];
uart_ctrl_inst/u_uart_ctrl/data [14];
uart_ctrl_inst/u_uart_ctrl/data [15];
uart_ctrl_inst/u_uart_ctrl/data [16];
uart_ctrl_inst/u_uart_ctrl/data [17];
uart_ctrl_inst/u_uart_ctrl/data [18];
uart_ctrl_inst/u_uart_ctrl/data [19];
uart_ctrl_inst/u_uart_ctrl/data [20];
uart_ctrl_inst/u_uart_ctrl/data [21];
uart_ctrl_inst/u_uart_ctrl/data [22];
uart_ctrl_inst/u_uart_ctrl/data [23];
uart_ctrl_inst/u_uart_ctrl/data [24];
uart_ctrl_inst/u_uart_ctrl/data [25];
uart_ctrl_inst/u_uart_ctrl/data [26];
uart_ctrl_inst/u_uart_ctrl/data [27];
uart_ctrl_inst/u_uart_ctrl/data [28];
uart_ctrl_inst/u_uart_ctrl/data [29];
uart_ctrl_inst/u_uart_ctrl/data [30];
uart_ctrl_inst/u_uart_ctrl/data [31];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [16];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [17];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [18];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [19];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [20];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [21];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [22];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [23];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [24];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [25];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [26];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [27];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [28];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [29];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [30];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [31];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [8];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [9];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [11];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [12];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [13];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [14];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [15];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [14];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [5];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [6];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [7];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [8];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_NS [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st [1];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [0];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [1];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [2];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [3];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [4];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [5];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [6];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [7];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [0];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [1];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [2];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [3];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [4];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [5];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [6];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [7];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [4];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [5];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [6];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [7];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [8];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [9];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [10];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [11];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [12];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [13];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [14];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [15];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [4];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [5];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [6];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [7];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [8];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [4];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [4];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3];
_N60;
_N61;
_N62;
_N63;

Clock
i_clk_50;1000
o_p_clk2core_tx_0;1001
o_p_clk2core_rx_0;1002
Main|QR1_ref_clk_156_p;1003
Main|QR1_ref_clk_156_n;1004
usclk;1005
i_clk_100_p;1006
i_clk_100_n;1007
clk_50;1008
clk_312_5;1009
CORES|SCANCHAIN_CAPTURE;10001000
CORES|SCANCHAIN_JCLK;10001003


