--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
lab5top.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8325164244 paths analyzed, 2151 endpoints analyzed, 168 failing endpoints
 168 timing errors detected. (168 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.505ns.
--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y14.A1), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y16.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A1       net (fanout=1)        0.686   n0069<19>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (7.849ns logic, 5.174ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y16.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A1       net (fanout=1)        0.686   n0069<19>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (7.849ns logic, 5.174ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y16.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A1       net (fanout=1)        0.686   n0069<19>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (7.849ns logic, 5.174ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y14.A2), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.012ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y16.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A2       net (fanout=1)        0.675   n0069<20>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.012ns (7.849ns logic, 5.163ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.012ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y16.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A2       net (fanout=1)        0.675   n0069<20>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.012ns (7.849ns logic, 5.163ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.012ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y16.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A2       net (fanout=1)        0.675   n0069<20>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.012ns (7.849ns logic, 5.163ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y14.A0), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.971ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y16.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.971ns (7.849ns logic, 5.122ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.971ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y16.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.971ns (7.849ns logic, 5.122ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.971ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.730 - 0.675)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y11.DOBDO0  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X53Y27.A6      net (fanout=4)        0.452   wd_top/read_sample<0>
    SLICE_X53Y27.A       Tilo                  0.097   wd_top/wd/last_read_value/q<1>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X53Y29.B2      net (fanout=2)        1.106   wd_top/wd/read_value_mod<0>
    SLICE_X53Y29.B       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X53Y29.A6      net (fanout=1)        0.311   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X53Y29.A       Tilo                  0.097   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X52Y26.A3      net (fanout=6)        0.789   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X52Y26.A       Tilo                  0.097   wd_top/wd/new_valid/q_0
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X55Y30.B6      net (fanout=1)        0.423   wd_top/wd/valid_pixel301
    SLICE_X55Y30.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y15.A6       net (fanout=102)      1.405   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y15.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y16.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y16.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y14.A0       net (fanout=1)        0.634   n0069<18>
    DSP48_X3Y14.CLK      Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.971ns (7.849ns logic, 5.122ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAMB18_X4Y21.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/song_reader/increment/q_2 (FF)
  Destination:          music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.326ns (0.913 - 0.587)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/song_reader/increment/q_2 to music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X84Y48.BQ           Tcko                  0.141   music_player/song_reader/increment/q<3>
                                                            music_player/song_reader/increment/q_2
    RAMB18_X4Y21.ADDRARDADDR6 net (fanout=4)        0.379   music_player/song_reader/increment/q<2>
    RAMB18_X4Y21.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
                                                            music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.337ns (-0.042ns logic, 0.379ns route)
                                                            (-12.5% logic, 112.5% route)

--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAMB18_X4Y21.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/mcu/flipper/q_0 (FF)
  Destination:          music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.326ns (0.913 - 0.587)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/mcu/flipper/q_0 to music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X85Y48.BQ           Tcko                  0.141   music_player/mcu/flipper/q<2>
                                                            music_player/mcu/flipper/q_0
    RAMB18_X4Y21.ADDRARDADDR9 net (fanout=3)        0.382   music_player/mcu/flipper/q<0>
    RAMB18_X4Y21.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
                                                            music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.340ns (-0.042ns logic, 0.382ns route)
                                                            (-12.4% logic, 112.4% route)

--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAMB18_X4Y21.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/mcu/flipper/q_1 (FF)
  Destination:          music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.326ns (0.913 - 0.587)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/mcu/flipper/q_1 to music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y48.CQ            Tcko                  0.141   music_player/mcu/flipper/q<2>
                                                             music_player/mcu/flipper/q_1
    RAMB18_X4Y21.ADDRARDADDR10 net (fanout=2)        0.415   music_player/mcu/flipper/q<1>
    RAMB18_X4Y21.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
                                                             music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.373ns (-0.042ns logic, 0.415ns route)
                                                             (-11.3% logic, 111.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.307ns (period - min period limit)
  Period: 5.556ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Location pin: PLLE2_ADV_X0Y0.CLKOUT1
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3883 paths analyzed, 405 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 175.242ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X67Y72.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.494ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.073 - 3.005)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y71.DQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X65Y72.D3      net (fanout=1)        0.452   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X65Y72.DMUX    Tilo                  0.258   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X67Y72.C5      net (fanout=2)        0.381   leds_r_3_OBUF
    SLICE_X67Y72.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.661ns logic, 0.833ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.389ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.075ns (-2.073 - 3.002)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y72.D5      net (fanout=17)       0.353   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y72.DMUX    Tilo                  0.252   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X67Y72.C5      net (fanout=2)        0.381   leds_r_3_OBUF
    SLICE_X67Y72.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.655ns logic, 0.734ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.360ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.077ns (-2.073 - 3.004)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y72.CQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X65Y72.D4      net (fanout=2)        0.317   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X65Y72.DMUX    Tilo                  0.259   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X67Y72.C5      net (fanout=2)        0.381   leds_r_3_OBUF
    SLICE_X67Y72.CLK     Tas                   0.062   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.662ns logic, 0.698ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (SLICE_X63Y71.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_11 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.277ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.076ns (-2.077 - 2.999)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_11 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y74.BQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<11>
                                                       music_player/codec_conditioner/current_sample_latch/q_11
    SLICE_X65Y73.D3      net (fanout=1)        0.459   music_player/codec_conditioner/current_sample_latch/q<11>
    SLICE_X65Y73.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X63Y71.A6      net (fanout=1)        0.313   codec_sample<11>
    SLICE_X63Y71.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.505ns logic, 0.772ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.094ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.077 - 3.002)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y73.D6      net (fanout=17)       0.276   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y73.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X63Y71.A6      net (fanout=1)        0.313   codec_sample<11>
    SLICE_X63Y71.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.505ns logic, 0.589ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_11 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.007ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.077 - 3.002)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_11 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y73.DQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<11>
                                                       music_player/codec_conditioner/next_sample_latch/q_11
    SLICE_X65Y73.D5      net (fanout=2)        0.189   music_player/codec_conditioner/next_sample_latch/q<11>
    SLICE_X65Y73.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X63Y71.A6      net (fanout=1)        0.313   codec_sample<11>
    SLICE_X63Y71.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.505ns logic, 0.502ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (SLICE_X65Y74.B6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_8 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.262ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.076ns (-2.076 - 3.000)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_8 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y73.BQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<9>
                                                       music_player/codec_conditioner/next_sample_latch/q_8
    SLICE_X65Y73.A3      net (fanout=2)        0.468   music_player/codec_conditioner/next_sample_latch/q<8>
    SLICE_X65Y73.A       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample111
    SLICE_X65Y74.B6      net (fanout=1)        0.291   codec_sample<8>
    SLICE_X65Y74.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT511
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.503ns logic, 0.759ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.166ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.076 - 3.002)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y73.A6      net (fanout=17)       0.372   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X65Y73.A       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample111
    SLICE_X65Y74.B6      net (fanout=1)        0.291   codec_sample<8>
    SLICE_X65Y74.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT511
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.503ns logic, 0.663ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_8 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.141ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.076 - 3.002)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_8 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y72.AQ      Tcko                  0.393   music_player/codec_conditioner/current_sample_latch/q<6>
                                                       music_player/codec_conditioner/current_sample_latch/q_8
    SLICE_X65Y73.A5      net (fanout=1)        0.295   music_player/codec_conditioner/current_sample_latch/q<8>
    SLICE_X65Y73.A       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample111
    SLICE_X65Y74.B6      net (fanout=1)        0.291   codec_sample<8>
    SLICE_X65Y74.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT511
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.555ns logic, 0.586ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag (SLICE_X13Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_0 to adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data<0>
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_0
    SLICE_X13Y17.A6      net (fanout=4)        0.081   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data<0>
    SLICE_X13Y17.CLK     Tah         (-Th)     0.046   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[0]_INV_99_o1_INV_0
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.118ns logic, 0.081ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.372 - 0.297)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X25Y9.AQ           Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<7>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6
    RAMB18_X1Y3.ADDRARDADDR9 net (fanout=5)        0.304   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.262ns (-0.042ns logic, 0.304ns route)
                                                           (-16.0% logic, 116.0% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_2 (SLICE_X5Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_1 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_1 to adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount<0>
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_1
    SLICE_X5Y22.B5       net (fanout=10)       0.113   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount<1>
    SLICE_X5Y22.CLK      Tah         (-Th)     0.047   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount<3>
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_state[3]_bitcount[7]_wide_mux_113_OUT63
                                                       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_2
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.117ns logic, 0.113ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.871ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y3.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 19.241ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 19.293ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X46Y59.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3416 paths analyzed, 657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.636ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_16 (SLICE_X78Y26.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.595 - 0.703)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/clk_first_quarter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y22.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X99Y22.B3      net (fanout=2)        0.461   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X99Y22.BMUX    Tilo                  0.261   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X99Y22.A1      net (fanout=7)        0.526   N10
    SLICE_X99Y22.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X95Y22.D1      net (fanout=6)        0.632   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_16
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (0.998ns logic, 3.453ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_14 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.595 - 0.705)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_14 to hdmi/Inst_i2c_sender/clk_first_quarter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y20.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_14
    SLICE_X94Y22.B2      net (fanout=2)        0.694   hdmi/Inst_i2c_sender/reg_value<14>
    SLICE_X94Y22.B       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X95Y22.C1      net (fanout=1)        0.712   N6
    SLICE_X95Y22.C       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X95Y22.D4      net (fanout=1)        0.302   hdmi/Inst_i2c_sender/_n01541
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_16
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.834ns logic, 3.542ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.595 - 0.703)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/clk_first_quarter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y22.BQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X99Y22.B4      net (fanout=2)        0.310   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X99Y22.BMUX    Tilo                  0.263   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X99Y22.A1      net (fanout=7)        0.526   N10
    SLICE_X99Y22.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X95Y22.D1      net (fanout=6)        0.632   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_16
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.000ns logic, 3.302ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_15 (SLICE_X78Y26.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.595 - 0.703)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/clk_first_quarter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y22.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X99Y22.B3      net (fanout=2)        0.461   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X99Y22.BMUX    Tilo                  0.261   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X99Y22.A1      net (fanout=7)        0.526   N10
    SLICE_X99Y22.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X95Y22.D1      net (fanout=6)        0.632   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (0.998ns logic, 3.453ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_14 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.595 - 0.705)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_14 to hdmi/Inst_i2c_sender/clk_first_quarter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y20.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_14
    SLICE_X94Y22.B2      net (fanout=2)        0.694   hdmi/Inst_i2c_sender/reg_value<14>
    SLICE_X94Y22.B       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X95Y22.C1      net (fanout=1)        0.712   N6
    SLICE_X95Y22.C       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X95Y22.D4      net (fanout=1)        0.302   hdmi/Inst_i2c_sender/_n01541
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.834ns logic, 3.542ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.595 - 0.703)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/clk_first_quarter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y22.BQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X99Y22.B4      net (fanout=2)        0.310   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X99Y22.BMUX    Tilo                  0.263   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X99Y22.A1      net (fanout=7)        0.526   N10
    SLICE_X99Y22.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X95Y22.D1      net (fanout=6)        0.632   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.000ns logic, 3.302ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_18 (SLICE_X78Y26.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.595 - 0.703)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/clk_first_quarter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y22.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X99Y22.B3      net (fanout=2)        0.461   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X99Y22.BMUX    Tilo                  0.261   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X99Y22.A1      net (fanout=7)        0.526   N10
    SLICE_X99Y22.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X95Y22.D1      net (fanout=6)        0.632   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_18
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (0.998ns logic, 3.453ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/reg_value_14 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.595 - 0.705)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/reg_value_14 to hdmi/Inst_i2c_sender/clk_first_quarter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y20.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/reg_value<15>
                                                       hdmi/Inst_i2c_sender/reg_value_14
    SLICE_X94Y22.B2      net (fanout=2)        0.694   hdmi/Inst_i2c_sender/reg_value<14>
    SLICE_X94Y22.B       Tilo                  0.097   N6
                                                       hdmi/Inst_i2c_sender/_n01541_SW0
    SLICE_X95Y22.C1      net (fanout=1)        0.712   N6
    SLICE_X95Y22.C       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n01541
    SLICE_X95Y22.D4      net (fanout=1)        0.302   hdmi/Inst_i2c_sender/_n01541
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_18
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.834ns logic, 3.542ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.595 - 0.703)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/clk_first_quarter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y22.BQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X99Y22.B4      net (fanout=2)        0.310   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X99Y22.BMUX    Tilo                  0.263   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X99Y22.A1      net (fanout=7)        0.526   N10
    SLICE_X99Y22.A       Tilo                  0.097   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o_inv
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X95Y22.D1      net (fanout=6)        0.632   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X95Y22.D       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X78Y26.CE      net (fanout=12)       1.834   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X78Y26.CLK     Tceck                 0.150   hdmi/Inst_i2c_sender/clk_first_quarter<21>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_18
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.000ns logic, 3.302ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_1 (SLICE_X87Y19.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/tristate_sr_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/tristate_sr_1 to hdmi/Inst_i2c_sender/data_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y19.AQ      Tcko                  0.164   hdmi/Inst_i2c_sender/tristate_sr<8>
                                                       hdmi/Inst_i2c_sender/tristate_sr_1
    SLICE_X87Y19.A5      net (fanout=1)        0.081   hdmi/Inst_i2c_sender/tristate_sr<1>
    SLICE_X87Y19.CLK     Tah         (-Th)     0.059   hdmi/Inst_i2c_sender/clk_first_quarter<6>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT121
                                                       hdmi/Inst_i2c_sender/data_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.105ns logic, 0.081ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_1 (SLICE_X87Y19.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/tristate_sr_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/tristate_sr_1 to hdmi/Inst_i2c_sender/clk_first_quarter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y19.AQ      Tcko                  0.164   hdmi/Inst_i2c_sender/tristate_sr<8>
                                                       hdmi/Inst_i2c_sender/tristate_sr_1
    SLICE_X87Y19.A5      net (fanout=1)        0.081   hdmi/Inst_i2c_sender/tristate_sr<1>
    SLICE_X87Y19.CLK     Tah         (-Th)     0.046   hdmi/Inst_i2c_sender/clk_first_quarter<6>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter[28]_clk_first_quarter[28]_mux_52_OUT<1>1
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.118ns logic, 0.081ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_10 (SLICE_X78Y24.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/clk_first_quarter_9 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/clk_first_quarter_9 to hdmi/Inst_i2c_sender/clk_first_quarter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y24.AMUX    Tshcko                0.182   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_9
    SLICE_X78Y24.B6      net (fanout=1)        0.057   hdmi/Inst_i2c_sender/clk_first_quarter<9>
    SLICE_X78Y24.CLK     Tah         (-Th)     0.047   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter[28]_clk_first_quarter[28]_mux_52_OUT<10>1
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.135ns logic, 0.057ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X91Y20.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X91Y20.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X91Y20.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 
1.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1170 paths analyzed, 227 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.830ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_11 (SLICE_X71Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_17 (FF)
  Destination:          hdmi/hdmi_d_11 (FF)
  Requirement:          1.111ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (2.576 - 3.028)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_17 to hdmi/hdmi_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.AQ      Tcko                  0.393   converted<20>
                                                       converted_17
    SLICE_X71Y28.D6      net (fanout=5)        0.481   converted<17>
    SLICE_X71Y28.CLK     Tas                   0.064   hdmi/hdmi_d<11>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT21
                                                       hdmi/hdmi_d_11
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.457ns logic, 0.481ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_9 (SLICE_X71Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_17 (FF)
  Destination:          hdmi/hdmi_d_9 (FF)
  Requirement:          1.111ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (2.576 - 3.028)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_17 to hdmi/hdmi_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.AQ      Tcko                  0.393   converted<20>
                                                       converted_17
    SLICE_X71Y28.B5      net (fanout=5)        0.455   converted<17>
    SLICE_X71Y28.CLK     Tas                   0.065   hdmi/hdmi_d<11>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT81
                                                       hdmi/hdmi_d_9
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.458ns logic, 0.455ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_15 (SLICE_X68Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_17 (FF)
  Destination:          hdmi/hdmi_d_15 (FF)
  Requirement:          1.111ns
  Data Path Delay:      0.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (2.579 - 3.028)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_17 to hdmi/hdmi_d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.AQ      Tcko                  0.393   converted<20>
                                                       converted_17
    SLICE_X68Y30.D6      net (fanout=5)        0.457   converted<17>
    SLICE_X68Y30.CLK     Tas                   0.064   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT61
                                                       hdmi/hdmi_d_15
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.457ns logic, 0.457ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/xpos_4 (SLICE_X51Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_4 (FF)
  Destination:          hdmi/xpos_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.286ns (0.543 - 0.257)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_4 to hdmi/xpos_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y19.AQ      Tcko                  0.141   hdmi/hcounter<7>
                                                       hdmi/hcounter_4
    SLICE_X51Y24.AX      net (fanout=4)        0.250   hdmi/hcounter<4>
    SLICE_X51Y24.CLK     Tckdi       (-Th)     0.070   hdmi/xpos<7>
                                                       hdmi/xpos_4
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.071ns logic, 0.250ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/xpos_6 (SLICE_X51Y24.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_6 (FF)
  Destination:          hdmi/xpos_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.286ns (0.543 - 0.257)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_6 to hdmi/xpos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y19.CQ      Tcko                  0.141   hdmi/hcounter<7>
                                                       hdmi/hcounter_6
    SLICE_X51Y24.CX      net (fanout=4)        0.250   hdmi/hcounter<6>
    SLICE_X51Y24.CLK     Tckdi       (-Th)     0.070   hdmi/xpos<7>
                                                       hdmi/xpos_6
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.071ns logic, 0.250ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/xpos_5 (SLICE_X51Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_5 (FF)
  Destination:          hdmi/xpos_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.286ns (0.543 - 0.257)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_5 to hdmi/xpos_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y19.BQ      Tcko                  0.141   hdmi/hcounter<7>
                                                       hdmi/hcounter_5
    SLICE_X51Y24.BX      net (fanout=4)        0.263   hdmi/hcounter<5>
    SLICE_X51Y24.CLK     Tckdi       (-Th)     0.066   hdmi/xpos<7>
                                                       hdmi/xpos_5
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.075ns logic, 0.263ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.292ns (period - min period limit)
  Period: 5.555ns
  Min period limit: 1.263ns (791.766MHz) (Tockper)
  Physical resource: hdmi_clock_OBUF/CLK
  Logical resource: hdmi/ODDR_inst/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.555ns
  Low pulse: 2.777ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X51Y18.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.555ns
  High pulse: 2.777ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X51Y18.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     14.505ns|     84.116ns|          168|           54|   8325164244|         8469|
| TS_adau1761_codec_codec_clock_|     20.833ns|    175.242ns|          N/A|           32|            0|         3883|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      4.636ns|          N/A|            0|            0|         3416|            0|
| TS_hdmi_clk_vgax2             |      5.556ns|      7.830ns|          N/A|           22|            0|         1170|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.003|         |    1.135|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 222  Score: 466671  (Setup/Max: 466671, Hold: 0)

Constraints cover 8325172713 paths, 0 nets, and 6244 connections

Design statistics:
   Minimum period: 175.242ns{1}   (Maximum frequency:   5.706MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 17:46:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



