simple-platform
================

1  What is simple-platform?
---------------------------
A didactic platform written in System Verilog language.
It includes: a bus, a master component, and two slave components.
See doc/introduction.pdf for more details.

2 Prerequisites
-----------------
* make
* g++
* vcs
* a-team (only for temporal assertion mining)

3 Compile and try simple-platform
------------------
```
cd vcs.simulation
make compile_s
make run_s
```
