	component nios_system is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			key_wire_export       : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			qsys_vga_CLK          : out   std_logic;                                        -- CLK
			qsys_vga_HS           : out   std_logic;                                        -- HS
			qsys_vga_VS           : out   std_logic;                                        -- VS
			qsys_vga_BLANK        : out   std_logic;                                        -- BLANK
			qsys_vga_SYNC         : out   std_logic;                                        -- SYNC
			qsys_vga_R            : out   std_logic_vector(7 downto 0);                     -- R
			qsys_vga_G            : out   std_logic_vector(7 downto 0);                     -- G
			qsys_vga_B            : out   std_logic_vector(7 downto 0);                     -- B
			reset_reset_n         : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n      : out   std_logic;                                        -- cas_n
			sdram_wire_cke        : out   std_logic;                                        -- cke
			sdram_wire_cs_n       : out   std_logic;                                        -- cs_n
			sdram_wire_dq         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm        : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n      : out   std_logic;                                        -- ras_n
			sdram_wire_we_n       : out   std_logic;                                        -- we_n
			switch_wire_export    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			video_PIXEL_CLK       : in    std_logic                     := 'X';             -- PIXEL_CLK
			video_LINE_VALID      : in    std_logic                     := 'X';             -- LINE_VALID
			video_FRAME_VALID     : in    std_logic                     := 'X';             -- FRAME_VALID
			video_pixel_clk_reset : in    std_logic                     := 'X';             -- pixel_clk_reset
			video_PIXEL_DATA      : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- PIXEL_DATA
			video_config_SDAT     : inout std_logic                     := 'X';             -- SDAT
			video_config_SCLK     : out   std_logic;                                        -- SCLK
			sdram_clk_clk         : out   std_logic;                                        -- clk
			clock_25_clk          : out   std_logic                                         -- clk
		);
	end component nios_system;

