// Seed: 805852484
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  wire id_4;
  integer id_5 (id_2);
  wire id_6;
  wire id_7 = id_3;
  tri1 id_8 = 1;
  wire id_9;
  wire id_10;
  tri id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18, id_19;
  wire id_20;
  id_21 :
  assert property (@(posedge 1 + id_15 or posedge 1) id_12)
  else;
  wire id_22, id_23;
  wire id_24;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    output tri id_6,
    output tri1 id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9
  );
endmodule
