// Seed: 1588738745
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  input logic [7:0] id_1;
  assign id_2[-1] = id_1[-1'h0+:1'h0];
endmodule
module module_1 #(
    parameter id_1 = 32'd70
) (
    _id_1
);
  input wire _id_1;
  reg id_2;
  logic id_3;
  logic [7:0] id_4 = id_4;
  parameter id_5 = -1;
  wire [-1 : -1] id_6;
  wire id_7;
  wire [id_1  +  1 : -1] id_8;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8
  );
  always $unsigned(40);
  ;
  always begin : LABEL_0
    cover (1);
    id_2 = id_1;
  end
  reg id_9;
  always id_9 <= id_1;
  assign id_4 = id_3;
  wire id_10;
endmodule
