
assignment07_cpe439.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c860  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800c9f0  0800c9f0  0001c9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce14  0800ce14  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce14  0800ce14  0001ce14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce1c  0800ce1c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce1c  0800ce1c  0001ce1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce20  0800ce20  0001ce20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800ce24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006de4  2000007c  0800cea0  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  20006e60  0800cea0  00026e60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000297bc  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d82  00000000  00000000  00049868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023c0  00000000  00000000  0004f5f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002138  00000000  00000000  000519b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f640  00000000  00000000  00053ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a83d  00000000  00000000  00083128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011102a  00000000  00000000  000ad965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001be98f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ca8  00000000  00000000  001be9e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9d8 	.word	0x0800c9d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800c9d8 	.word	0x0800c9d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a70:	f000 b974 	b.w	8000d5c <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	468e      	mov	lr, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14d      	bne.n	8000b36 <__udivmoddi4+0xaa>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4694      	mov	ip, r2
 8000a9e:	d969      	bls.n	8000b74 <__udivmoddi4+0xe8>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b152      	cbz	r2, 8000abc <__udivmoddi4+0x30>
 8000aa6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aaa:	f1c2 0120 	rsb	r1, r2, #32
 8000aae:	fa20 f101 	lsr.w	r1, r0, r1
 8000ab2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ab6:	ea41 0e03 	orr.w	lr, r1, r3
 8000aba:	4094      	lsls	r4, r2
 8000abc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ac0:	0c21      	lsrs	r1, r4, #16
 8000ac2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ac6:	fa1f f78c 	uxth.w	r7, ip
 8000aca:	fb08 e316 	mls	r3, r8, r6, lr
 8000ace:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ad2:	fb06 f107 	mul.w	r1, r6, r7
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x64>
 8000ada:	eb1c 0303 	adds.w	r3, ip, r3
 8000ade:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000ae2:	f080 811f 	bcs.w	8000d24 <__udivmoddi4+0x298>
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	f240 811c 	bls.w	8000d24 <__udivmoddi4+0x298>
 8000aec:	3e02      	subs	r6, #2
 8000aee:	4463      	add	r3, ip
 8000af0:	1a5b      	subs	r3, r3, r1
 8000af2:	b2a4      	uxth	r4, r4
 8000af4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af8:	fb08 3310 	mls	r3, r8, r0, r3
 8000afc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b00:	fb00 f707 	mul.w	r7, r0, r7
 8000b04:	42a7      	cmp	r7, r4
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x92>
 8000b08:	eb1c 0404 	adds.w	r4, ip, r4
 8000b0c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b10:	f080 810a 	bcs.w	8000d28 <__udivmoddi4+0x29c>
 8000b14:	42a7      	cmp	r7, r4
 8000b16:	f240 8107 	bls.w	8000d28 <__udivmoddi4+0x29c>
 8000b1a:	4464      	add	r4, ip
 8000b1c:	3802      	subs	r0, #2
 8000b1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b22:	1be4      	subs	r4, r4, r7
 8000b24:	2600      	movs	r6, #0
 8000b26:	b11d      	cbz	r5, 8000b30 <__udivmoddi4+0xa4>
 8000b28:	40d4      	lsrs	r4, r2
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d909      	bls.n	8000b4e <__udivmoddi4+0xc2>
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	f000 80ef 	beq.w	8000d1e <__udivmoddi4+0x292>
 8000b40:	2600      	movs	r6, #0
 8000b42:	e9c5 0100 	strd	r0, r1, [r5]
 8000b46:	4630      	mov	r0, r6
 8000b48:	4631      	mov	r1, r6
 8000b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4e:	fab3 f683 	clz	r6, r3
 8000b52:	2e00      	cmp	r6, #0
 8000b54:	d14a      	bne.n	8000bec <__udivmoddi4+0x160>
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d302      	bcc.n	8000b60 <__udivmoddi4+0xd4>
 8000b5a:	4282      	cmp	r2, r0
 8000b5c:	f200 80f9 	bhi.w	8000d52 <__udivmoddi4+0x2c6>
 8000b60:	1a84      	subs	r4, r0, r2
 8000b62:	eb61 0303 	sbc.w	r3, r1, r3
 8000b66:	2001      	movs	r0, #1
 8000b68:	469e      	mov	lr, r3
 8000b6a:	2d00      	cmp	r5, #0
 8000b6c:	d0e0      	beq.n	8000b30 <__udivmoddi4+0xa4>
 8000b6e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b72:	e7dd      	b.n	8000b30 <__udivmoddi4+0xa4>
 8000b74:	b902      	cbnz	r2, 8000b78 <__udivmoddi4+0xec>
 8000b76:	deff      	udf	#255	; 0xff
 8000b78:	fab2 f282 	clz	r2, r2
 8000b7c:	2a00      	cmp	r2, #0
 8000b7e:	f040 8092 	bne.w	8000ca6 <__udivmoddi4+0x21a>
 8000b82:	eba1 010c 	sub.w	r1, r1, ip
 8000b86:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8a:	fa1f fe8c 	uxth.w	lr, ip
 8000b8e:	2601      	movs	r6, #1
 8000b90:	0c20      	lsrs	r0, r4, #16
 8000b92:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b96:	fb07 1113 	mls	r1, r7, r3, r1
 8000b9a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b9e:	fb0e f003 	mul.w	r0, lr, r3
 8000ba2:	4288      	cmp	r0, r1
 8000ba4:	d908      	bls.n	8000bb8 <__udivmoddi4+0x12c>
 8000ba6:	eb1c 0101 	adds.w	r1, ip, r1
 8000baa:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x12a>
 8000bb0:	4288      	cmp	r0, r1
 8000bb2:	f200 80cb 	bhi.w	8000d4c <__udivmoddi4+0x2c0>
 8000bb6:	4643      	mov	r3, r8
 8000bb8:	1a09      	subs	r1, r1, r0
 8000bba:	b2a4      	uxth	r4, r4
 8000bbc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bc0:	fb07 1110 	mls	r1, r7, r0, r1
 8000bc4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bc8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bcc:	45a6      	cmp	lr, r4
 8000bce:	d908      	bls.n	8000be2 <__udivmoddi4+0x156>
 8000bd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000bd8:	d202      	bcs.n	8000be0 <__udivmoddi4+0x154>
 8000bda:	45a6      	cmp	lr, r4
 8000bdc:	f200 80bb 	bhi.w	8000d56 <__udivmoddi4+0x2ca>
 8000be0:	4608      	mov	r0, r1
 8000be2:	eba4 040e 	sub.w	r4, r4, lr
 8000be6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bea:	e79c      	b.n	8000b26 <__udivmoddi4+0x9a>
 8000bec:	f1c6 0720 	rsb	r7, r6, #32
 8000bf0:	40b3      	lsls	r3, r6
 8000bf2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bf6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bfa:	fa20 f407 	lsr.w	r4, r0, r7
 8000bfe:	fa01 f306 	lsl.w	r3, r1, r6
 8000c02:	431c      	orrs	r4, r3
 8000c04:	40f9      	lsrs	r1, r7
 8000c06:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c0a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c0e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c12:	0c20      	lsrs	r0, r4, #16
 8000c14:	fa1f fe8c 	uxth.w	lr, ip
 8000c18:	fb09 1118 	mls	r1, r9, r8, r1
 8000c1c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c20:	fb08 f00e 	mul.w	r0, r8, lr
 8000c24:	4288      	cmp	r0, r1
 8000c26:	fa02 f206 	lsl.w	r2, r2, r6
 8000c2a:	d90b      	bls.n	8000c44 <__udivmoddi4+0x1b8>
 8000c2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c30:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c34:	f080 8088 	bcs.w	8000d48 <__udivmoddi4+0x2bc>
 8000c38:	4288      	cmp	r0, r1
 8000c3a:	f240 8085 	bls.w	8000d48 <__udivmoddi4+0x2bc>
 8000c3e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c42:	4461      	add	r1, ip
 8000c44:	1a09      	subs	r1, r1, r0
 8000c46:	b2a4      	uxth	r4, r4
 8000c48:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c4c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c50:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c58:	458e      	cmp	lr, r1
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x1e2>
 8000c5c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c60:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000c64:	d26c      	bcs.n	8000d40 <__udivmoddi4+0x2b4>
 8000c66:	458e      	cmp	lr, r1
 8000c68:	d96a      	bls.n	8000d40 <__udivmoddi4+0x2b4>
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	4461      	add	r1, ip
 8000c6e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c72:	fba0 9402 	umull	r9, r4, r0, r2
 8000c76:	eba1 010e 	sub.w	r1, r1, lr
 8000c7a:	42a1      	cmp	r1, r4
 8000c7c:	46c8      	mov	r8, r9
 8000c7e:	46a6      	mov	lr, r4
 8000c80:	d356      	bcc.n	8000d30 <__udivmoddi4+0x2a4>
 8000c82:	d053      	beq.n	8000d2c <__udivmoddi4+0x2a0>
 8000c84:	b15d      	cbz	r5, 8000c9e <__udivmoddi4+0x212>
 8000c86:	ebb3 0208 	subs.w	r2, r3, r8
 8000c8a:	eb61 010e 	sbc.w	r1, r1, lr
 8000c8e:	fa01 f707 	lsl.w	r7, r1, r7
 8000c92:	fa22 f306 	lsr.w	r3, r2, r6
 8000c96:	40f1      	lsrs	r1, r6
 8000c98:	431f      	orrs	r7, r3
 8000c9a:	e9c5 7100 	strd	r7, r1, [r5]
 8000c9e:	2600      	movs	r6, #0
 8000ca0:	4631      	mov	r1, r6
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	f1c2 0320 	rsb	r3, r2, #32
 8000caa:	40d8      	lsrs	r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cb4:	4091      	lsls	r1, r2
 8000cb6:	4301      	orrs	r1, r0
 8000cb8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbc:	fa1f fe8c 	uxth.w	lr, ip
 8000cc0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cc4:	fb07 3610 	mls	r6, r7, r0, r3
 8000cc8:	0c0b      	lsrs	r3, r1, #16
 8000cca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cce:	fb00 f60e 	mul.w	r6, r0, lr
 8000cd2:	429e      	cmp	r6, r3
 8000cd4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x260>
 8000cda:	eb1c 0303 	adds.w	r3, ip, r3
 8000cde:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ce2:	d22f      	bcs.n	8000d44 <__udivmoddi4+0x2b8>
 8000ce4:	429e      	cmp	r6, r3
 8000ce6:	d92d      	bls.n	8000d44 <__udivmoddi4+0x2b8>
 8000ce8:	3802      	subs	r0, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1b9b      	subs	r3, r3, r6
 8000cee:	b289      	uxth	r1, r1
 8000cf0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cf4:	fb07 3316 	mls	r3, r7, r6, r3
 8000cf8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cfc:	fb06 f30e 	mul.w	r3, r6, lr
 8000d00:	428b      	cmp	r3, r1
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x28a>
 8000d04:	eb1c 0101 	adds.w	r1, ip, r1
 8000d08:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000d0c:	d216      	bcs.n	8000d3c <__udivmoddi4+0x2b0>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d914      	bls.n	8000d3c <__udivmoddi4+0x2b0>
 8000d12:	3e02      	subs	r6, #2
 8000d14:	4461      	add	r1, ip
 8000d16:	1ac9      	subs	r1, r1, r3
 8000d18:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d1c:	e738      	b.n	8000b90 <__udivmoddi4+0x104>
 8000d1e:	462e      	mov	r6, r5
 8000d20:	4628      	mov	r0, r5
 8000d22:	e705      	b.n	8000b30 <__udivmoddi4+0xa4>
 8000d24:	4606      	mov	r6, r0
 8000d26:	e6e3      	b.n	8000af0 <__udivmoddi4+0x64>
 8000d28:	4618      	mov	r0, r3
 8000d2a:	e6f8      	b.n	8000b1e <__udivmoddi4+0x92>
 8000d2c:	454b      	cmp	r3, r9
 8000d2e:	d2a9      	bcs.n	8000c84 <__udivmoddi4+0x1f8>
 8000d30:	ebb9 0802 	subs.w	r8, r9, r2
 8000d34:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d38:	3801      	subs	r0, #1
 8000d3a:	e7a3      	b.n	8000c84 <__udivmoddi4+0x1f8>
 8000d3c:	4646      	mov	r6, r8
 8000d3e:	e7ea      	b.n	8000d16 <__udivmoddi4+0x28a>
 8000d40:	4620      	mov	r0, r4
 8000d42:	e794      	b.n	8000c6e <__udivmoddi4+0x1e2>
 8000d44:	4640      	mov	r0, r8
 8000d46:	e7d1      	b.n	8000cec <__udivmoddi4+0x260>
 8000d48:	46d0      	mov	r8, sl
 8000d4a:	e77b      	b.n	8000c44 <__udivmoddi4+0x1b8>
 8000d4c:	3b02      	subs	r3, #2
 8000d4e:	4461      	add	r1, ip
 8000d50:	e732      	b.n	8000bb8 <__udivmoddi4+0x12c>
 8000d52:	4630      	mov	r0, r6
 8000d54:	e709      	b.n	8000b6a <__udivmoddi4+0xde>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	e742      	b.n	8000be2 <__udivmoddi4+0x156>

08000d5c <__aeabi_idiv0>:
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop

08000d60 <TX_task>:
People Node1;
Packets packetdata;
Packets gmpacket;

void TX_task(void *argument)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
	packetdata.message[0] = 2;
 8000d68:	4b44      	ldr	r3, [pc, #272]	; (8000e7c <TX_task+0x11c>)
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	701a      	strb	r2, [r3, #0]


	size_t xBytesSent;
	UART_escapes("[2J");
 8000d6e:	4844      	ldr	r0, [pc, #272]	; (8000e80 <TX_task+0x120>)
 8000d70:	f000 ff90 	bl	8001c94 <UART_escapes>
	uint8_t curraddress;
	xTXsem = xSemaphoreCreateBinary();
 8000d74:	2203      	movs	r2, #3
 8000d76:	2100      	movs	r1, #0
 8000d78:	2001      	movs	r0, #1
 8000d7a:	f007 fc09 	bl	8008590 <xQueueGenericCreate>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	4a40      	ldr	r2, [pc, #256]	; (8000e84 <TX_task+0x124>)
 8000d82:	6013      	str	r3, [r2, #0]
	xTXorRXmutex = xSemaphoreCreateMutex();
 8000d84:	2001      	movs	r0, #1
 8000d86:	f007 fc7a 	bl	800867e <xQueueCreateMutex>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a3e      	ldr	r2, [pc, #248]	; (8000e88 <TX_task+0x128>)
 8000d8e:	6013      	str	r3, [r2, #0]
	xTXorRX = xSemaphoreCreateBinary();
 8000d90:	2203      	movs	r2, #3
 8000d92:	2100      	movs	r1, #0
 8000d94:	2001      	movs	r0, #1
 8000d96:	f007 fbfb 	bl	8008590 <xQueueGenericCreate>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	4a3b      	ldr	r2, [pc, #236]	; (8000e8c <TX_task+0x12c>)
 8000d9e:	6013      	str	r3, [r2, #0]

    if( xTXsem != NULL && xTXorRXmutex != NULL)
 8000da0:	4b38      	ldr	r3, [pc, #224]	; (8000e84 <TX_task+0x124>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d064      	beq.n	8000e72 <TX_task+0x112>
 8000da8:	4b37      	ldr	r3, [pc, #220]	; (8000e88 <TX_task+0x128>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d060      	beq.n	8000e72 <TX_task+0x112>
    {
		for(;;)
		{
			if(DMorGM==2)
 8000db0:	4b37      	ldr	r3, [pc, #220]	; (8000e90 <TX_task+0x130>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	d108      	bne.n	8000dca <TX_task+0x6a>
			{
				UART_print("DM to: 0x");
 8000db8:	4836      	ldr	r0, [pc, #216]	; (8000e94 <TX_task+0x134>)
 8000dba:	f000 fea7 	bl	8001b0c <UART_print>
				UART_print(packetdata.address);
 8000dbe:	4836      	ldr	r0, [pc, #216]	; (8000e98 <TX_task+0x138>)
 8000dc0:	f000 fea4 	bl	8001b0c <UART_print>
				DMorGM=0;
 8000dc4:	4b32      	ldr	r3, [pc, #200]	; (8000e90 <TX_task+0x130>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]

			}

			if(xSemaphoreTake( xTXsem, ( TickType_t ) 100 ) == pdTRUE )
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <TX_task+0x124>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2164      	movs	r1, #100	; 0x64
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f007 ff73 	bl	8008cbc <xQueueSemaphoreTake>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d1e9      	bne.n	8000db0 <TX_task+0x50>
			{

				do {

					/* Go to the ready state */
					if (g_xStatus.MC_STATE == MC_STATE_LOCK) {
 8000ddc:	4b2f      	ldr	r3, [pc, #188]	; (8000e9c <TX_task+0x13c>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b0f      	cmp	r3, #15
 8000de8:	d103      	bne.n	8000df2 <TX_task+0x92>
						SpiritCmdStrobeReady();
 8000dea:	2062      	movs	r0, #98	; 0x62
 8000dec:	f001 f87a 	bl	8001ee4 <SpiritCmdStrobeCommand>
 8000df0:	e002      	b.n	8000df8 <TX_task+0x98>
					} else {
						SpiritCmdStrobeSabort();
 8000df2:	2067      	movs	r0, #103	; 0x67
 8000df4:	f001 f876 	bl	8001ee4 <SpiritCmdStrobeCommand>
					}

					/* Delay for state transition */
					for (volatile uint8_t i = 0; i != 0xFF; i++);
 8000df8:	2300      	movs	r3, #0
 8000dfa:	73bb      	strb	r3, [r7, #14]
 8000dfc:	e004      	b.n	8000e08 <TX_task+0xa8>
 8000dfe:	7bbb      	ldrb	r3, [r7, #14]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	73bb      	strb	r3, [r7, #14]
 8000e08:	7bbb      	ldrb	r3, [r7, #14]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2bff      	cmp	r3, #255	; 0xff
 8000e0e:	d1f6      	bne.n	8000dfe <TX_task+0x9e>

					/* Update the global status register variable */
					SpiritRefreshStatus();
 8000e10:	f003 f9ca 	bl	80041a8 <SpiritRefreshStatus>

				} while (g_xStatus.MC_STATE != MC_STATE_READY);
 8000e14:	4b21      	ldr	r3, [pc, #132]	; (8000e9c <TX_task+0x13c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	d1dc      	bne.n	8000ddc <TX_task+0x7c>

//				vTaskSuspend(RXmessage_Handler);
//				if(xSemaphoreTake( xTXorRXmutex, ( TickType_t ) 100 ) == pdTRUE )
//				{
				sscanf(packetdata.address, "%x", &curraddress);
 8000e22:	f107 030f 	add.w	r3, r7, #15
 8000e26:	461a      	mov	r2, r3
 8000e28:	491d      	ldr	r1, [pc, #116]	; (8000ea0 <TX_task+0x140>)
 8000e2a:	481b      	ldr	r0, [pc, #108]	; (8000e98 <TX_task+0x138>)
 8000e2c:	f00b f844 	bl	800beb8 <siscanf>
			    SpiritPktCommonSetDestinationAddress(curraddress);
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f001 fc2e 	bl	8002694 <SpiritPktCommonSetDestinationAddress>

				xTxDoneFlag = READY;
 8000e38:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <TX_task+0x144>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]

				// Send the payload
				SPSGRF_StartTx(packetdata.message, strlen(packetdata.message));
 8000e3e:	480f      	ldr	r0, [pc, #60]	; (8000e7c <TX_task+0x11c>)
 8000e40:	f7ff f9c6 	bl	80001d0 <strlen>
 8000e44:	4603      	mov	r3, r0
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4619      	mov	r1, r3
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <TX_task+0x11c>)
 8000e4c:	f000 fc68 	bl	8001720 <SPSGRF_StartTx>
				while(!xTxDoneFlag);
 8000e50:	bf00      	nop
 8000e52:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <TX_task+0x144>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d0fb      	beq.n	8000e52 <TX_task+0xf2>
				UART_print("Message Sent\n\r");
 8000e5a:	4813      	ldr	r0, [pc, #76]	; (8000ea8 <TX_task+0x148>)
 8000e5c:	f000 fe56 	bl	8001b0c <UART_print>
				memset(&packetdata.message[1], '\0', PAYLOAD_SIZE-1);
 8000e60:	2263      	movs	r2, #99	; 0x63
 8000e62:	2100      	movs	r1, #0
 8000e64:	4811      	ldr	r0, [pc, #68]	; (8000eac <TX_task+0x14c>)
 8000e66:	f00a fec5 	bl	800bbf4 <memset>
				xRxDoneFlag = S_RESET;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <TX_task+0x150>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
			if(DMorGM==2)
 8000e70:	e79e      	b.n	8000db0 <TX_task+0x50>
			}

		}

    }
}
 8000e72:	bf00      	nop
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	200000a8 	.word	0x200000a8
 8000e80:	0800c9f0 	.word	0x0800c9f0
 8000e84:	2000009c 	.word	0x2000009c
 8000e88:	200000a0 	.word	0x200000a0
 8000e8c:	200000a4 	.word	0x200000a4
 8000e90:	20000120 	.word	0x20000120
 8000e94:	0800c9f4 	.word	0x0800c9f4
 8000e98:	2000010c 	.word	0x2000010c
 8000e9c:	20000278 	.word	0x20000278
 8000ea0:	0800ca00 	.word	0x0800ca00
 8000ea4:	20000121 	.word	0x20000121
 8000ea8:	0800ca04 	.word	0x0800ca04
 8000eac:	200000a9 	.word	0x200000a9
 8000eb0:	20000124 	.word	0x20000124

08000eb4 <RX_task>:

void RX_task(void *argument)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b09d      	sub	sp, #116	; 0x74
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	xpayLoad = xMessageBufferCreate(PAYLOAD_SIZE);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	2064      	movs	r0, #100	; 0x64
 8000ec2:	f008 f98d 	bl	80091e0 <xStreamBufferGenericCreate>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a1d      	ldr	r2, [pc, #116]	; (8000f40 <RX_task+0x8c>)
 8000eca:	6013      	str	r3, [r2, #0]
//	if(xpayLoad!=NULL)
//	{
		size_t xBytesSent;
		volatile char payloadl[PAYLOAD_SIZE] = "";
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	2260      	movs	r2, #96	; 0x60
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f00a fe8b 	bl	800bbf4 <memset>
		for(;;)
		{



				xRxDoneFlag = READY;
 8000ede:	4b19      	ldr	r3, [pc, #100]	; (8000f44 <RX_task+0x90>)
 8000ee0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ee4:	601a      	str	r2, [r3, #0]
					SPSGRF_StartRx();
 8000ee6:	f000 fc3c 	bl	8001762 <SPSGRF_StartRx>

					while (xRxDoneFlag == READY);
 8000eea:	bf00      	nop
 8000eec:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <RX_task+0x90>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ef4:	d0fa      	beq.n	8000eec <RX_task+0x38>

					if(xRxDoneFlag == RX_DATA_READY)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <RX_task+0x90>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d1ef      	bne.n	8000ede <RX_task+0x2a>
					{
					SPSGRF_GetRxData(payloadl);
 8000efe:	f107 0308 	add.w	r3, r7, #8
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 fc36 	bl	8001774 <SPSGRF_GetRxData>


					xBytesSent = xMessageBufferSend( xpayLoad,
 8000f08:	4b0d      	ldr	r3, [pc, #52]	; (8000f40 <RX_task+0x8c>)
 8000f0a:	681c      	ldr	r4, [r3, #0]
 8000f0c:	f107 0308 	add.w	r3, r7, #8
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff f95d 	bl	80001d0 <strlen>
 8000f16:	4602      	mov	r2, r0
 8000f18:	f107 0108 	add.w	r1, r7, #8
 8000f1c:	2364      	movs	r3, #100	; 0x64
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f008 f9ec 	bl	80092fc <xStreamBufferSend>
 8000f24:	66f8      	str	r0, [r7, #108]	; 0x6c
							( void * ) payloadl,
							strlen( payloadl), 100);

					if( xBytesSent != strlen( payloadl) )
 8000f26:	f107 0308 	add.w	r3, r7, #8
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff f950 	bl	80001d0 <strlen>
					{
						/* The string could not be added to the message buffer because there was
		        not enough free space in the buffer. */
					}
					memset(payloadl, '\0', PAYLOAD_SIZE);
 8000f30:	f107 0308 	add.w	r3, r7, #8
 8000f34:	2264      	movs	r2, #100	; 0x64
 8000f36:	2100      	movs	r1, #0
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f00a fe5b 	bl	800bbf4 <memset>
				xRxDoneFlag = READY;
 8000f3e:	e7ce      	b.n	8000ede <RX_task+0x2a>
 8000f40:	20000098 	.word	0x20000098
 8000f44:	20000124 	.word	0x20000124

08000f48 <print_task>:
		}

}

void print_task(void *argument)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b0a2      	sub	sp, #136	; 0x88
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	size_t xBytesReceived;
	char ucRxData[PAYLOAD_SIZE]={'\0'};
 8000f50:	2300      	movs	r3, #0
 8000f52:	617b      	str	r3, [r7, #20]
 8000f54:	f107 0318 	add.w	r3, r7, #24
 8000f58:	2260      	movs	r2, #96	; 0x60
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f00a fe49 	bl	800bbf4 <memset>
	size_t xReceivedBytes;
	const TickType_t xBlockTime = pdMS_TO_TICKS( 20 );
 8000f62:	2314      	movs	r3, #20
 8000f64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	for(;;)
	{

		memset(ucRxData, '\0', PAYLOAD_SIZE);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	2264      	movs	r2, #100	; 0x64
 8000f6e:	2100      	movs	r1, #0
 8000f70:	4618      	mov	r0, r3
 8000f72:	f00a fe3f 	bl	800bbf4 <memset>
		xReceivedBytes = xMessageBufferReceive( xpayLoad,
 8000f76:	4b32      	ldr	r3, [pc, #200]	; (8001040 <print_task+0xf8>)
 8000f78:	6818      	ldr	r0, [r3, #0]
 8000f7a:	f107 0114 	add.w	r1, r7, #20
 8000f7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f82:	2264      	movs	r2, #100	; 0x64
 8000f84:	f008 faac 	bl	80094e0 <xStreamBufferReceive>
 8000f88:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		                                            ( void * ) ucRxData,
		                                            sizeof( ucRxData ),
		                                            xBlockTime );

		    if( xReceivedBytes > 0 && (ucRxData[0]==2))
 8000f8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d02a      	beq.n	8000fea <print_task+0xa2>
 8000f94:	7d3b      	ldrb	r3, [r7, #20]
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d127      	bne.n	8000fea <print_task+0xa2>
		    {
		    	if(ucRxData[0]==2) UART_print("DM from ");
 8000f9a:	7d3b      	ldrb	r3, [r7, #20]
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d102      	bne.n	8000fa6 <print_task+0x5e>
 8000fa0:	4828      	ldr	r0, [pc, #160]	; (8001044 <print_task+0xfc>)
 8000fa2:	f000 fdb3 	bl	8001b0c <UART_print>

		    	uint8_t sAddress = SpiritPktCommonGetReceivedSourceAddress();
 8000fa6:	f001 fb8f 	bl	80026c8 <SpiritPktCommonGetReceivedSourceAddress>
 8000faa:	4603      	mov	r3, r0
 8000fac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		    	char sAddString[2];
		    	itoa(sAddress, sAddString, 16);
 8000fb0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000fb4:	f107 0110 	add.w	r1, r7, #16
 8000fb8:	2210      	movs	r2, #16
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f00a fe00 	bl	800bbc0 <itoa>
		    	UART_print("0x");
 8000fc0:	4821      	ldr	r0, [pc, #132]	; (8001048 <print_task+0x100>)
 8000fc2:	f000 fda3 	bl	8001b0c <UART_print>
		    	UART_print(sAddString);
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fd9e 	bl	8001b0c <UART_print>
		    	UART_print(":");
 8000fd0:	481e      	ldr	r0, [pc, #120]	; (800104c <print_task+0x104>)
 8000fd2:	f000 fd9b 	bl	8001b0c <UART_print>

		    	UART_print(&ucRxData[1]);
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	3301      	adds	r3, #1
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 fd95 	bl	8001b0c <UART_print>
		    	UART_print("\n");
 8000fe2:	481b      	ldr	r0, [pc, #108]	; (8001050 <print_task+0x108>)
 8000fe4:	f000 fd92 	bl	8001b0c <UART_print>
		    {
 8000fe8:	e029      	b.n	800103e <print_task+0xf6>
		    }
		    else if( xReceivedBytes > 0 &&ucRxData[0]==6)
 8000fea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0ba      	beq.n	8000f68 <print_task+0x20>
 8000ff2:	7d3b      	ldrb	r3, [r7, #20]
 8000ff4:	2b06      	cmp	r3, #6
 8000ff6:	d1b7      	bne.n	8000f68 <print_task+0x20>
		    {
		    	uint8_t sAddress = SpiritPktCommonGetReceivedSourceAddress();
 8000ff8:	f001 fb66 	bl	80026c8 <SpiritPktCommonGetReceivedSourceAddress>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
		    	char sAddString[2];
		    	itoa(sAddress, sAddString, 16);
 8001002:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8001006:	f107 010c 	add.w	r1, r7, #12
 800100a:	2210      	movs	r2, #16
 800100c:	4618      	mov	r0, r3
 800100e:	f00a fdd7 	bl	800bbc0 <itoa>
		    	UART_print("New Node: ");
 8001012:	4810      	ldr	r0, [pc, #64]	; (8001054 <print_task+0x10c>)
 8001014:	f000 fd7a 	bl	8001b0c <UART_print>
		    	UART_print(&ucRxData[1]);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	3301      	adds	r3, #1
 800101e:	4618      	mov	r0, r3
 8001020:	f000 fd74 	bl	8001b0c <UART_print>
		    	People *tempnode = CreateNode(sAddString,&ucRxData[1]);
 8001024:	f107 0314 	add.w	r3, r7, #20
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	4611      	mov	r1, r2
 8001030:	4618      	mov	r0, r3
 8001032:	f000 fa75 	bl	8001520 <CreateNode>
 8001036:	67b8      	str	r0, [r7, #120]	; 0x78
		    	insertLast(tempnode);
 8001038:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800103a:	f000 fa8f 	bl	800155c <insertLast>
	{
 800103e:	e793      	b.n	8000f68 <print_task+0x20>
 8001040:	20000098 	.word	0x20000098
 8001044:	0800ca14 	.word	0x0800ca14
 8001048:	0800ca20 	.word	0x0800ca20
 800104c:	0800ca24 	.word	0x0800ca24
 8001050:	0800ca28 	.word	0x0800ca28
 8001054:	0800ca2c 	.word	0x0800ca2c

08001058 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800105c:	4a04      	ldr	r2, [pc, #16]	; (8001070 <MX_FREERTOS_Init+0x18>)
 800105e:	2100      	movs	r1, #0
 8001060:	4804      	ldr	r0, [pc, #16]	; (8001074 <MX_FREERTOS_Init+0x1c>)
 8001062:	f007 f81f 	bl	80080a4 <osThreadNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a03      	ldr	r2, [pc, #12]	; (8001078 <MX_FREERTOS_Init+0x20>)
 800106a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	0800caa4 	.word	0x0800caa4
 8001074:	0800107d 	.word	0x0800107d
 8001078:	20000110 	.word	0x20000110

0800107c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001084:	2001      	movs	r0, #1
 8001086:	f007 f89f 	bl	80081c8 <osDelay>
 800108a:	e7fb      	b.n	8001084 <StartDefaultTask+0x8>

0800108c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
 80010a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a2:	4b44      	ldr	r3, [pc, #272]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	4a43      	ldr	r2, [pc, #268]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010a8:	f043 0304 	orr.w	r3, r3, #4
 80010ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ae:	4b41      	ldr	r3, [pc, #260]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ba:	4b3e      	ldr	r3, [pc, #248]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010be:	4a3d      	ldr	r2, [pc, #244]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010c6:	4b3b      	ldr	r3, [pc, #236]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	4b38      	ldr	r3, [pc, #224]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d6:	4a37      	ldr	r2, [pc, #220]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010de:	4b35      	ldr	r3, [pc, #212]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ee:	4a31      	ldr	r2, [pc, #196]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010f0:	f043 0302 	orr.w	r3, r3, #2
 80010f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010f6:	4b2f      	ldr	r3, [pc, #188]	; (80011b4 <MX_GPIO_Init+0x128>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPIRIT1_SDN_GPIO_Port, SPIRIT1_SDN_Pin, GPIO_PIN_RESET);
 8001102:	2200      	movs	r2, #0
 8001104:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110c:	f003 fd22 	bl	8004b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPIRIT1_SPI_CSn_GPIO_Port, SPIRIT1_SPI_CSn_Pin, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2140      	movs	r1, #64	; 0x40
 8001114:	4828      	ldr	r0, [pc, #160]	; (80011b8 <MX_GPIO_Init+0x12c>)
 8001116:	f003 fd1d 	bl	8004b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800111a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800111e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001120:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	4822      	ldr	r0, [pc, #136]	; (80011bc <MX_GPIO_Init+0x130>)
 8001132:	f003 fb65 	bl	8004800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_GPIO3_Pin;
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800113a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPIRIT1_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	481c      	ldr	r0, [pc, #112]	; (80011bc <MX_GPIO_Init+0x130>)
 800114c:	f003 fb58 	bl	8004800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_SDN_Pin;
 8001150:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001156:	2301      	movs	r3, #1
 8001158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115e:	2300      	movs	r3, #0
 8001160:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPIRIT1_SDN_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800116c:	f003 fb48 	bl	8004800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPIRIT1_SPI_CSn_Pin;
 8001170:	2340      	movs	r3, #64	; 0x40
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPIRIT1_SPI_CSn_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	480c      	ldr	r0, [pc, #48]	; (80011b8 <MX_GPIO_Init+0x12c>)
 8001188:	f003 fb3a 	bl	8004800 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	2105      	movs	r1, #5
 8001190:	2017      	movs	r0, #23
 8001192:	f003 fafd 	bl	8004790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001196:	2017      	movs	r0, #23
 8001198:	f003 fb16 	bl	80047c8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	2105      	movs	r1, #5
 80011a0:	2028      	movs	r0, #40	; 0x28
 80011a2:	f003 faf5 	bl	8004790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011a6:	2028      	movs	r0, #40	; 0x28
 80011a8:	f003 fb0e 	bl	80047c8 <HAL_NVIC_EnableIRQ>

}
 80011ac:	bf00      	nop
 80011ae:	3728      	adds	r7, #40	; 0x28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40021000 	.word	0x40021000
 80011b8:	48000400 	.word	0x48000400
 80011bc:	48000800 	.word	0x48000800

080011c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b09c      	sub	sp, #112	; 0x70
 80011c4:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */

	char payloadRX[PAYLOAD_SIZE] = "";
 80011c6:	2300      	movs	r3, #0
 80011c8:	603b      	str	r3, [r7, #0]
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	2260      	movs	r2, #96	; 0x60
 80011ce:	2100      	movs	r1, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f00a fd0f 	bl	800bbf4 <memset>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011d6:	f003 f99b 	bl	8004510 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011da:	f000 f85b 	bl	8001294 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011de:	f7ff ff55 	bl	800108c <MX_GPIO_Init>
	MX_SPI1_Init();
 80011e2:	f000 f8ff 	bl	80013e4 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 80011e6:	f000 fbf1 	bl	80019cc <MX_USART2_UART_Init>
	UART_escapes("[H");
 80011ea:	4821      	ldr	r0, [pc, #132]	; (8001270 <main+0xb0>)
 80011ec:	f000 fd52 	bl	8001c94 <UART_escapes>
	/* USER CODE BEGIN 2 */

	SPSGRF_Init();
 80011f0:	f000 f9e4 	bl	80015bc <SPSGRF_Init>
    SpiritPktCommonSetDestinationAddress(0xFF);
 80011f4:	20ff      	movs	r0, #255	; 0xff
 80011f6:	f001 fa4d 	bl	8002694 <SpiritPktCommonSetDestinationAddress>
	SpiritPktStackSetPayloadLength(PAYLOAD_SIZE);
 80011fa:	2064      	movs	r0, #100	; 0x64
 80011fc:	f001 fbba 	bl	8002974 <SpiritPktStackSetPayloadLength>
	//    SpiritPktBasicSetDestinationAddress(0x44);

	retVal = xTaskCreate(TX_task, "TX task", 5*configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+4, &TXmessage_Handler);
 8001200:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <main+0xb4>)
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	2304      	movs	r3, #4
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	2300      	movs	r3, #0
 800120a:	f44f 7220 	mov.w	r2, #640	; 0x280
 800120e:	491a      	ldr	r1, [pc, #104]	; (8001278 <main+0xb8>)
 8001210:	481a      	ldr	r0, [pc, #104]	; (800127c <main+0xbc>)
 8001212:	f008 fbc8 	bl	80099a6 <xTaskCreate>
 8001216:	6678      	str	r0, [r7, #100]	; 0x64
	if(retVal!=pdPASS){while(1);}//task creation failed
 8001218:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800121a:	2b01      	cmp	r3, #1
 800121c:	d000      	beq.n	8001220 <main+0x60>
 800121e:	e7fe      	b.n	800121e <main+0x5e>

	retVal = xTaskCreate(RX_task, "RX task", 2*configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+3, &RXmessage_Handler);
 8001220:	4b17      	ldr	r3, [pc, #92]	; (8001280 <main+0xc0>)
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	2303      	movs	r3, #3
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2300      	movs	r3, #0
 800122a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800122e:	4915      	ldr	r1, [pc, #84]	; (8001284 <main+0xc4>)
 8001230:	4815      	ldr	r0, [pc, #84]	; (8001288 <main+0xc8>)
 8001232:	f008 fbb8 	bl	80099a6 <xTaskCreate>
 8001236:	6678      	str	r0, [r7, #100]	; 0x64
	if(retVal!=pdPASS){while(1);}//task creation failed
 8001238:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800123a:	2b01      	cmp	r3, #1
 800123c:	d000      	beq.n	8001240 <main+0x80>
 800123e:	e7fe      	b.n	800123e <main+0x7e>


	retVal = xTaskCreate(print_task, "TX task", 2*configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+3, &printmessage_Handler);
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <main+0xcc>)
 8001242:	9301      	str	r3, [sp, #4]
 8001244:	2303      	movs	r3, #3
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2300      	movs	r3, #0
 800124a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800124e:	490a      	ldr	r1, [pc, #40]	; (8001278 <main+0xb8>)
 8001250:	480f      	ldr	r0, [pc, #60]	; (8001290 <main+0xd0>)
 8001252:	f008 fba8 	bl	80099a6 <xTaskCreate>
 8001256:	6678      	str	r0, [r7, #100]	; 0x64
	if(retVal!=pdPASS){while(1);}//task creation failed
 8001258:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800125a:	2b01      	cmp	r3, #1
 800125c:	d000      	beq.n	8001260 <main+0xa0>
 800125e:	e7fe      	b.n	800125e <main+0x9e>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001260:	f006 fed6 	bl	8008010 <osKernelInitialize>
	MX_FREERTOS_Init();
 8001264:	f7ff fef8 	bl	8001058 <MX_FREERTOS_Init>


	/* Start scheduler */
	osKernelStart();
 8001268:	f006 fef6 	bl	8008058 <osKernelStart>
	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */


	while (1)
 800126c:	e7fe      	b.n	800126c <main+0xac>
 800126e:	bf00      	nop
 8001270:	0800ca44 	.word	0x0800ca44
 8001274:	20000114 	.word	0x20000114
 8001278:	0800ca48 	.word	0x0800ca48
 800127c:	08000d61 	.word	0x08000d61
 8001280:	20000118 	.word	0x20000118
 8001284:	0800ca50 	.word	0x0800ca50
 8001288:	08000eb5 	.word	0x08000eb5
 800128c:	2000011c 	.word	0x2000011c
 8001290:	08000f49 	.word	0x08000f49

08001294 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b096      	sub	sp, #88	; 0x58
 8001298:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	2244      	movs	r2, #68	; 0x44
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f00a fca6 	bl	800bbf4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	463b      	mov	r3, r7
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012ba:	f003 fc89 	bl	8004bd0 <HAL_PWREx_ControlVoltageScaling>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80012c4:	f000 f888 	bl	80013d8 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c8:	2302      	movs	r3, #2
 80012ca:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012d0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d2:	2310      	movs	r3, #16
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012da:	2302      	movs	r3, #2
 80012dc:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 80012e2:	230a      	movs	r3, #10
 80012e4:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012e6:	2307      	movs	r3, #7
 80012e8:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012ea:	2302      	movs	r3, #2
 80012ec:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4618      	mov	r0, r3
 80012f8:	f003 fcc0 	bl	8004c7c <HAL_RCC_OscConfig>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <SystemClock_Config+0x72>
	{
		Error_Handler();
 8001302:	f000 f869 	bl	80013d8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001306:	230f      	movs	r3, #15
 8001308:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130a:	2303      	movs	r3, #3
 800130c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800131a:	463b      	mov	r3, r7
 800131c:	2104      	movs	r1, #4
 800131e:	4618      	mov	r0, r3
 8001320:	f004 f888 	bl	8005434 <HAL_RCC_ClockConfig>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <SystemClock_Config+0x9a>
	{
		Error_Handler();
 800132a:	f000 f855 	bl	80013d8 <Error_Handler>
	}
}
 800132e:	bf00      	nop
 8001330:	3758      	adds	r7, #88	; 0x58
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <HAL_GPIO_EXTI_Callback>:

///* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	80fb      	strh	r3, [r7, #6]
	SpiritIrqs xIrqStatus;

	if (GPIO_Pin != SPIRIT1_GPIO3_Pin)
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	2b80      	cmp	r3, #128	; 0x80
 8001346:	d12c      	bne.n	80013a2 <HAL_GPIO_EXTI_Callback+0x6a>
	{
		return;
	}

	SpiritIrqGetStatus(&xIrqStatus);
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fe97 	bl	8002080 <SpiritIrqGetStatus>
	if (xIrqStatus.IRQ_TX_DATA_SENT)
 8001352:	7b3b      	ldrb	r3, [r7, #12]
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b00      	cmp	r3, #0
 800135c:	d002      	beq.n	8001364 <HAL_GPIO_EXTI_Callback+0x2c>
	{
		xTxDoneFlag = S_SET;
 800135e:	4b13      	ldr	r3, [pc, #76]	; (80013ac <HAL_GPIO_EXTI_Callback+0x74>)
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
	}
	if (xIrqStatus.IRQ_RX_DATA_READY)
 8001364:	7b3b      	ldrb	r3, [r7, #12]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	d002      	beq.n	8001376 <HAL_GPIO_EXTI_Callback+0x3e>
	{
		xRxDoneFlag = RX_DATA_READY;
 8001370:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <HAL_GPIO_EXTI_Callback+0x78>)
 8001372:	2201      	movs	r2, #1
 8001374:	601a      	str	r2, [r3, #0]
	}
	if (xIrqStatus.IRQ_RX_DATA_DISC)
 8001376:	7b3b      	ldrb	r3, [r7, #12]
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	d004      	beq.n	800138c <HAL_GPIO_EXTI_Callback+0x54>
	{
		SpiritCmdStrobeRx();
 8001382:	f001 f8dd 	bl	8002540 <SpiritManagementWaCmdStrobeRx>
 8001386:	2061      	movs	r0, #97	; 0x61
 8001388:	f000 fdac 	bl	8001ee4 <SpiritCmdStrobeCommand>

	}
	if (xIrqStatus.IRQ_RX_TIMEOUT)
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	f003 0320 	and.w	r3, r3, #32
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d005      	beq.n	80013a4 <HAL_GPIO_EXTI_Callback+0x6c>
		{
		xRxDoneFlag = RX_TIMEOUT;
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <HAL_GPIO_EXTI_Callback+0x78>)
 800139a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	e000      	b.n	80013a4 <HAL_GPIO_EXTI_Callback+0x6c>
		return;
 80013a2:	bf00      	nop

		}

}
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000121 	.word	0x20000121
 80013b0:	20000124 	.word	0x20000124

080013b4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d101      	bne.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80013c6:	f003 f8c3 	bl	8004550 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40001000 	.word	0x40001000

080013d8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013dc:	b672      	cpsid	i
}
 80013de:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80013e0:	e7fe      	b.n	80013e0 <Error_Handler+0x8>
	...

080013e4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <MX_SPI1_Init+0x74>)
 80013ea:	4a1c      	ldr	r2, [pc, #112]	; (800145c <MX_SPI1_Init+0x78>)
 80013ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <MX_SPI1_Init+0x74>)
 80013f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013f6:	4b18      	ldr	r3, [pc, #96]	; (8001458 <MX_SPI1_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <MX_SPI1_Init+0x74>)
 80013fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001402:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001404:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MX_SPI1_Init+0x74>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800140a:	4b13      	ldr	r3, [pc, #76]	; (8001458 <MX_SPI1_Init+0x74>)
 800140c:	2200      	movs	r2, #0
 800140e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <MX_SPI1_Init+0x74>)
 8001412:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001416:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_SPI1_Init+0x74>)
 800141a:	2208      	movs	r2, #8
 800141c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_SPI1_Init+0x74>)
 8001420:	2200      	movs	r2, #0
 8001422:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <MX_SPI1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <MX_SPI1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_SPI1_Init+0x74>)
 8001432:	2207      	movs	r2, #7
 8001434:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <MX_SPI1_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_SPI1_Init+0x74>)
 800143e:	2208      	movs	r2, #8
 8001440:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <MX_SPI1_Init+0x74>)
 8001444:	f004 ff08 	bl	8006258 <HAL_SPI_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800144e:	f7ff ffc3 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000128 	.word	0x20000128
 800145c:	40013000 	.word	0x40013000

08001460 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a25      	ldr	r2, [pc, #148]	; (8001514 <HAL_SPI_MspInit+0xb4>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d144      	bne.n	800150c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001482:	4b25      	ldr	r3, [pc, #148]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 8001484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001486:	4a24      	ldr	r2, [pc, #144]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 8001488:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800148c:	6613      	str	r3, [r2, #96]	; 0x60
 800148e:	4b22      	ldr	r3, [pc, #136]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 8001490:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001492:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a1e      	ldr	r2, [pc, #120]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b2:	4b19      	ldr	r3, [pc, #100]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	4a18      	ldr	r2, [pc, #96]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 80014b8:	f043 0302 	orr.w	r3, r3, #2
 80014bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014be:	4b16      	ldr	r3, [pc, #88]	; (8001518 <HAL_SPI_MspInit+0xb8>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014ca:	23c0      	movs	r3, #192	; 0xc0
 80014cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ce:	2302      	movs	r3, #2
 80014d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d6:	2303      	movs	r3, #3
 80014d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014da:	2305      	movs	r3, #5
 80014dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	4619      	mov	r1, r3
 80014e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e8:	f003 f98a 	bl	8004800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014ec:	2308      	movs	r3, #8
 80014ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f8:	2303      	movs	r3, #3
 80014fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014fc:	2305      	movs	r3, #5
 80014fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	4805      	ldr	r0, [pc, #20]	; (800151c <HAL_SPI_MspInit+0xbc>)
 8001508:	f003 f97a 	bl	8004800 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800150c:	bf00      	nop
 800150e:	3728      	adds	r7, #40	; 0x28
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40013000 	.word	0x40013000
 8001518:	40021000 	.word	0x40021000
 800151c:	48000400 	.word	0x48000400

08001520 <CreateNode>:
People *last = NULL;

People *this = NULL;

People *CreateNode(char *address, char *name)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
    People *link = (People*) malloc(sizeof(People));
 800152a:	206c      	movs	r0, #108	; 0x6c
 800152c:	f00a fb4c 	bl	800bbc8 <malloc>
 8001530:	4603      	mov	r3, r0
 8001532:	60fb      	str	r3, [r7, #12]
    link->next =NULL;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2200      	movs	r2, #0
 8001538:	669a      	str	r2, [r3, #104]	; 0x68
    strcpy(link->address, address);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	4618      	mov	r0, r3
 8001540:	f00a fce8 	bl	800bf14 <strcpy>
    strcpy(link->Name, name);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3302      	adds	r3, #2
 8001548:	6839      	ldr	r1, [r7, #0]
 800154a:	4618      	mov	r0, r3
 800154c:	f00a fce2 	bl	800bf14 <strcpy>


    return link;
 8001550:	68fb      	ldr	r3, [r7, #12]

}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <insertLast>:

void insertLast(People *link)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]

    if(sizeList()==0)
 8001564:	f000 f81e 	bl	80015a4 <sizeList>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d103      	bne.n	8001576 <insertLast+0x1a>
    {
      //make it the last link
      head = link;
 800156e:	4a0a      	ldr	r2, [pc, #40]	; (8001598 <insertLast+0x3c>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	e003      	b.n	800157e <insertLast+0x22>
    }
    else
    {
      //make link a new last link
      last->next = link;
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <insertLast+0x40>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	669a      	str	r2, [r3, #104]	; 0x68

    }

   //point last to new last node
   last = link;
 800157e:	4a07      	ldr	r2, [pc, #28]	; (800159c <insertLast+0x40>)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6013      	str	r3, [r2, #0]

   listLength++;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <insertLast+0x44>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	3301      	adds	r3, #1
 800158a:	b2da      	uxtb	r2, r3
 800158c:	4b04      	ldr	r3, [pc, #16]	; (80015a0 <insertLast+0x44>)
 800158e:	701a      	strb	r2, [r3, #0]
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000190 	.word	0x20000190
 800159c:	20000194 	.word	0x20000194
 80015a0:	2000018c 	.word	0x2000018c

080015a4 <sizeList>:

uint8_t sizeList(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
    return listLength;
 80015a8:	4b03      	ldr	r3, [pc, #12]	; (80015b8 <sizeList+0x14>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	2000018c 	.word	0x2000018c

080015bc <SPSGRF_Init>:


void SPSGRF_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b090      	sub	sp, #64	; 0x40
 80015c0:	af00      	add	r7, sp, #0
  SRadioInit xRadioInit;
  PktStackInit xStackInit;
  PktStackAddressesInit xStackAddress;
  SGpioInit xGpioInit;

  SpiritSpiInit();
 80015c2:	f002 fe13 	bl	80041ec <RadioSpiInit>

  // restart the radio
  SpiritEnterShutdown();
 80015c6:	f002 ff89 	bl	80044dc <RadioEnterShutdown>
  SpiritExitShutdown();
 80015ca:	f002 ff92 	bl	80044f2 <RadioExitShutdown>
  SpiritManagementWaExtraCurrent(); // To be called at the SHUTDOWN exit. It avoids extra current consumption at SLEEP and STANDBY.
 80015ce:	f000 ffe7 	bl	80025a0 <SpiritManagementWaExtraCurrent>

  // wait for the radio to enter the ready state
  do
  {
    for (volatile uint8_t i = 0; i != 0xFF; i++); // delay for state transition
 80015d2:	2300      	movs	r3, #0
 80015d4:	71fb      	strb	r3, [r7, #7]
 80015d6:	e004      	b.n	80015e2 <SPSGRF_Init+0x26>
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	3301      	adds	r3, #1
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2bff      	cmp	r3, #255	; 0xff
 80015e8:	d1f6      	bne.n	80015d8 <SPSGRF_Init+0x1c>
    SpiritRefreshStatus(); // reads the MC_STATUS register
 80015ea:	f002 fddd 	bl	80041a8 <SpiritRefreshStatus>
  } while (g_xStatus.MC_STATE != MC_STATE_READY);
 80015ee:	4b46      	ldr	r3, [pc, #280]	; (8001708 <SPSGRF_Init+0x14c>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b03      	cmp	r3, #3
 80015fa:	d1ea      	bne.n	80015d2 <SPSGRF_Init+0x16>

  // Initialize radio RF parameters
  xRadioInit.nXtalOffsetPpm = XTAL_OFFSET_PPM;
 80015fc:	2300      	movs	r3, #0
 80015fe:	84bb      	strh	r3, [r7, #36]	; 0x24
  xRadioInit.lFrequencyBase = BASE_FREQUENCY;
 8001600:	4b42      	ldr	r3, [pc, #264]	; (800170c <SPSGRF_Init+0x150>)
 8001602:	62bb      	str	r3, [r7, #40]	; 0x28
  xRadioInit.nChannelSpace = CHANNEL_SPACE;
 8001604:	4b42      	ldr	r3, [pc, #264]	; (8001710 <SPSGRF_Init+0x154>)
 8001606:	62fb      	str	r3, [r7, #44]	; 0x2c
  xRadioInit.cChannelNumber = CHANNEL_NUMBER;
 8001608:	2300      	movs	r3, #0
 800160a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  xRadioInit.xModulationSelect = MODULATION_SELECT;
 800160e:	2300      	movs	r3, #0
 8001610:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  xRadioInit.lDatarate = DATARATE;
 8001614:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8001618:	637b      	str	r3, [r7, #52]	; 0x34
  xRadioInit.lFreqDev = FREQ_DEVIATION;
 800161a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800161e:	63bb      	str	r3, [r7, #56]	; 0x38
  xRadioInit.lBandwidth = BANDWIDTH;
 8001620:	4b3b      	ldr	r3, [pc, #236]	; (8001710 <SPSGRF_Init+0x154>)
 8001622:	63fb      	str	r3, [r7, #60]	; 0x3c
  SpiritRadioSetXtalFrequency(XTAL_FREQUENCY); // Must be called before SpiritRadioInit()
 8001624:	483b      	ldr	r0, [pc, #236]	; (8001714 <SPSGRF_Init+0x158>)
 8001626:	f002 fc0d 	bl	8003e44 <SpiritRadioSetXtalFrequency>
  SpiritRadioInit(&xRadioInit);
 800162a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162e:	4618      	mov	r0, r3
 8001630:	f001 fa5a 	bl	8002ae8 <SpiritRadioInit>

  // Set the transmitter power level
  SpiritRadioSetPALeveldBm(POWER_INDEX, POWER_DBM);
 8001634:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8001718 <SPSGRF_Init+0x15c>
 8001638:	2007      	movs	r0, #7
 800163a:	f002 fa9f 	bl	8003b7c <SpiritRadioSetPALeveldBm>
  SpiritRadioSetPALevelMaxIndex(POWER_INDEX);
 800163e:	2007      	movs	r0, #7
 8001640:	f002 faf2 	bl	8003c28 <SpiritRadioSetPALevelMaxIndex>

  // Configure packet handler to use the Basic packet format
  xStackInit.xPreambleLength = PREAMBLE_LENGTH;
 8001644:	2318      	movs	r3, #24
 8001646:	753b      	strb	r3, [r7, #20]
  xStackInit.xSyncLength = SYNC_LENGTH;
 8001648:	2306      	movs	r3, #6
 800164a:	757b      	strb	r3, [r7, #21]
  xStackInit.lSyncWords = SYNC_WORD;
 800164c:	f04f 3388 	mov.w	r3, #2290649224	; 0x88888888
 8001650:	61bb      	str	r3, [r7, #24]
  xStackInit.xFixVarLength = LENGTH_TYPE;
 8001652:	2301      	movs	r3, #1
 8001654:	773b      	strb	r3, [r7, #28]
  xStackInit.cPktLengthWidth = LENGTH_WIDTH;
 8001656:	2307      	movs	r3, #7
 8001658:	777b      	strb	r3, [r7, #29]
  xStackInit.xCrcMode = CRC_MODE;
 800165a:	2320      	movs	r3, #32
 800165c:	77bb      	strb	r3, [r7, #30]
  xStackInit.xControlLength = CONTROL_LENGTH;
 800165e:	2300      	movs	r3, #0
 8001660:	77fb      	strb	r3, [r7, #31]
  xStackInit.xFec = EN_FEC;
 8001662:	2300      	movs	r3, #0
 8001664:	f887 3020 	strb.w	r3, [r7, #32]
  xStackInit.xDataWhitening = EN_WHITENING;
 8001668:	2301      	movs	r3, #1
 800166a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  SpiritPktStackInit(&xStackInit);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4618      	mov	r0, r3
 8001674:	f001 f840 	bl	80026f8 <SpiritPktStackInit>

  // Configure destination address criteria for automatic packet filtering
  xStackAddress.xFilterOnMyAddress = EN_FILT_MY_ADDRESS;
 8001678:	2301      	movs	r3, #1
 800167a:	733b      	strb	r3, [r7, #12]
  xStackAddress.cMyAddress = MY_ADDRESS;
 800167c:	23de      	movs	r3, #222	; 0xde
 800167e:	737b      	strb	r3, [r7, #13]
  xStackAddress.xFilterOnMulticastAddress = EN_FILT_MULTICAST_ADDRESS;
 8001680:	2301      	movs	r3, #1
 8001682:	73bb      	strb	r3, [r7, #14]
  xStackAddress.cMulticastAddress = MULTICAST_ADDRESS;
 8001684:	23ed      	movs	r3, #237	; 0xed
 8001686:	73fb      	strb	r3, [r7, #15]
  xStackAddress.xFilterOnBroadcastAddress = EN_FILT_BROADCAST_ADDRESS;
 8001688:	2301      	movs	r3, #1
 800168a:	743b      	strb	r3, [r7, #16]
  xStackAddress.cBroadcastAddress = BROADCAST_ADDRESS;
 800168c:	23ff      	movs	r3, #255	; 0xff
 800168e:	747b      	strb	r3, [r7, #17]
  SpiritPktStackAddressesInit(&xStackAddress);
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	4618      	mov	r0, r3
 8001696:	f001 f8ff 	bl	8002898 <SpiritPktStackAddressesInit>

  // Configure GPIO3 as interrupt request pin (active low)
  xGpioInit.xSpiritGpioPin = SPIRIT_GPIO_3;
 800169a:	2302      	movs	r3, #2
 800169c:	723b      	strb	r3, [r7, #8]
  xGpioInit.xSpiritGpioMode = SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_LP;
 800169e:	2302      	movs	r3, #2
 80016a0:	727b      	strb	r3, [r7, #9]
  xGpioInit.xSpiritGpioIO = SPIRIT_GPIO_DIG_OUT_IRQ;
 80016a2:	2300      	movs	r3, #0
 80016a4:	72bb      	strb	r3, [r7, #10]
  SpiritGpioInit(&xGpioInit);
 80016a6:	f107 0308 	add.w	r3, r7, #8
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 fc32 	bl	8001f14 <SpiritGpioInit>

  // Generate an interrupt request for the following IRQs
  SpiritIrqDeInit(NULL);
 80016b0:	2000      	movs	r0, #0
 80016b2:	f000 fc53 	bl	8001f5c <SpiritIrqDeInit>
  SpiritIrq(TX_DATA_SENT, S_ENABLE);
 80016b6:	2101      	movs	r1, #1
 80016b8:	2004      	movs	r0, #4
 80016ba:	f000 fc7b 	bl	8001fb4 <SpiritIrq>
  SpiritIrq(RX_DATA_READY, S_ENABLE);
 80016be:	2101      	movs	r1, #1
 80016c0:	2001      	movs	r0, #1
 80016c2:	f000 fc77 	bl	8001fb4 <SpiritIrq>
  SpiritIrq(RX_DATA_DISC, S_ENABLE);
 80016c6:	2101      	movs	r1, #1
 80016c8:	2002      	movs	r0, #2
 80016ca:	f000 fc73 	bl	8001fb4 <SpiritIrq>
  SpiritIrq(RX_TIMEOUT, S_ENABLE);
 80016ce:	2101      	movs	r1, #1
 80016d0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80016d4:	f000 fc6e 	bl	8001fb4 <SpiritIrq>
  SpiritIrqClearStatus();
 80016d8:	f000 fd04 	bl	80020e4 <SpiritIrqClearStatus>

  // Enable the synchronization quality indicator check (perfect match required)
  // NOTE: 9.10.4: "It is recommended to always enable the SQI check."
  SpiritQiSetSqiThreshold(SQI_TH_0);
 80016dc:	2000      	movs	r0, #0
 80016de:	f001 f9af 	bl	8002a40 <SpiritQiSetSqiThreshold>
  SpiritQiSqiCheck(S_ENABLE);
 80016e2:	2001      	movs	r0, #1
 80016e4:	f001 f974 	bl	80029d0 <SpiritQiSqiCheck>

  // Set the RSSI Threshold for Carrier Sense (9.10.2)
  // NOTE: CS_MODE = 0 at reset
  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 80016e8:	f06f 0077 	mvn.w	r0, #119	; 0x77
 80016ec:	f001 f9dc 	bl	8002aa8 <SpiritQiSetRssiThresholddBm>

  // Configure the RX timeout
#ifdef RECEIVE_TIMEOUT
  SpiritTimerSetRxTimeoutMs(RECEIVE_TIMEOUT);
 80016f0:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800171c <SPSGRF_Init+0x160>
 80016f4:	f002 fbb6 	bl	8003e64 <SpiritTimerSetRxTimeoutMs>
#else
  SET_INFINITE_RX_TIMEOUT();
#endif /* RECIEVE_TIMEOUT */
  SpiritTimerSetRxTimeoutStopCondition(SQI_ABOVE_THRESHOLD);
 80016f8:	2002      	movs	r0, #2
 80016fa:	f002 fd0d 	bl	8004118 <SpiritTimerSetRxTimeoutStopCondition>
}
 80016fe:	bf00      	nop
 8001700:	3740      	adds	r7, #64	; 0x40
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000278 	.word	0x20000278
 800170c:	3689cac0 	.word	0x3689cac0
 8001710:	000186a0 	.word	0x000186a0
 8001714:	02faf080 	.word	0x02faf080
 8001718:	4139999a 	.word	0x4139999a
 800171c:	44fa0000 	.word	0x44fa0000

08001720 <SPSGRF_StartTx>:
* @param  txBuff: pointer to the data to transmit
* @param  txLen: number of bytes to transmit
* @retval None
*/
void SPSGRF_StartTx(uint8_t *txBuff, uint8_t txLen)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	70fb      	strb	r3, [r7, #3]
  // flush the TX FIFO
  SpiritCmdStrobeFlushTxFifo();
 800172c:	2072      	movs	r0, #114	; 0x72
 800172e:	f000 fbd9 	bl	8001ee4 <SpiritCmdStrobeCommand>

  // Avoid TX FIFO overflow
  txLen = (txLen > MAX_BUFFER_LEN ? MAX_BUFFER_LEN : txLen);
 8001732:	78fb      	ldrb	r3, [r7, #3]
 8001734:	2b60      	cmp	r3, #96	; 0x60
 8001736:	bf28      	it	cs
 8001738:	2360      	movcs	r3, #96	; 0x60
 800173a:	70fb      	strb	r3, [r7, #3]

  // start TX operation
  SpiritSpiWriteLinearFifo(txLen, txBuff);
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	4618      	mov	r0, r3
 8001742:	f002 fe3b 	bl	80043bc <RadioSpiWriteFifo>
  SpiritPktStackSetPayloadLength(txLen);
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	b29b      	uxth	r3, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f001 f912 	bl	8002974 <SpiritPktStackSetPayloadLength>
  SpiritCmdStrobeTx();
 8001750:	f000 febe 	bl	80024d0 <SpiritManagementWaCmdStrobeTx>
 8001754:	2060      	movs	r0, #96	; 0x60
 8001756:	f000 fbc5 	bl	8001ee4 <SpiritCmdStrobeCommand>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <SPSGRF_StartRx>:
* @brief  Enter the receive state.
* @param  None
* @retval None
*/
void SPSGRF_StartRx(void)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	af00      	add	r7, sp, #0
  SpiritCmdStrobeRx();
 8001766:	f000 feeb 	bl	8002540 <SpiritManagementWaCmdStrobeRx>
 800176a:	2061      	movs	r0, #97	; 0x61
 800176c:	f000 fbba 	bl	8001ee4 <SpiritCmdStrobeCommand>
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}

08001774 <SPSGRF_GetRxData>:
* @brief  To be called after a reception is complete
* @param  rxBuff: pointer to a buffer to hold the received data
* @retval Number of bytes received
*/
uint8_t SPSGRF_GetRxData(uint8_t *rxBuff)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint8_t len;

  len = SpiritLinearFifoReadNumElementsRxFifo();
 800177c:	f000 fcca 	bl	8002114 <SpiritLinearFifoReadNumElementsRxFifo>
 8001780:	4603      	mov	r3, r0
 8001782:	73fb      	strb	r3, [r7, #15]
  SpiritSpiReadLinearFifo(len, rxBuff);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	4618      	mov	r0, r3
 800178a:	f002 fe5f 	bl	800444c <RadioSpiReadFifo>

  return len;
 800178e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <HAL_MspInit+0x4c>)
 80017a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a2:	4a10      	ldr	r2, [pc, #64]	; (80017e4 <HAL_MspInit+0x4c>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6613      	str	r3, [r2, #96]	; 0x60
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <HAL_MspInit+0x4c>)
 80017ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b6:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <HAL_MspInit+0x4c>)
 80017b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ba:	4a0a      	ldr	r2, [pc, #40]	; (80017e4 <HAL_MspInit+0x4c>)
 80017bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c0:	6593      	str	r3, [r2, #88]	; 0x58
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <HAL_MspInit+0x4c>)
 80017c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ca:	603b      	str	r3, [r7, #0]
 80017cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017ce:	2200      	movs	r2, #0
 80017d0:	210f      	movs	r1, #15
 80017d2:	f06f 0001 	mvn.w	r0, #1
 80017d6:	f002 ffdb 	bl	8004790 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40021000 	.word	0x40021000

080017e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08e      	sub	sp, #56	; 0x38
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017f6:	4b34      	ldr	r3, [pc, #208]	; (80018c8 <HAL_InitTick+0xe0>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fa:	4a33      	ldr	r2, [pc, #204]	; (80018c8 <HAL_InitTick+0xe0>)
 80017fc:	f043 0310 	orr.w	r3, r3, #16
 8001800:	6593      	str	r3, [r2, #88]	; 0x58
 8001802:	4b31      	ldr	r3, [pc, #196]	; (80018c8 <HAL_InitTick+0xe0>)
 8001804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001806:	f003 0310 	and.w	r3, r3, #16
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800180e:	f107 0210 	add.w	r2, r7, #16
 8001812:	f107 0314 	add.w	r3, r7, #20
 8001816:	4611      	mov	r1, r2
 8001818:	4618      	mov	r0, r3
 800181a:	f003 ffcf 	bl	80057bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800181e:	6a3b      	ldr	r3, [r7, #32]
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001824:	2b00      	cmp	r3, #0
 8001826:	d103      	bne.n	8001830 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001828:	f003 ff9c 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 800182c:	6378      	str	r0, [r7, #52]	; 0x34
 800182e:	e004      	b.n	800183a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001830:	f003 ff98 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 8001834:	4603      	mov	r3, r0
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800183a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800183c:	4a23      	ldr	r2, [pc, #140]	; (80018cc <HAL_InitTick+0xe4>)
 800183e:	fba2 2303 	umull	r2, r3, r2, r3
 8001842:	0c9b      	lsrs	r3, r3, #18
 8001844:	3b01      	subs	r3, #1
 8001846:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001848:	4b21      	ldr	r3, [pc, #132]	; (80018d0 <HAL_InitTick+0xe8>)
 800184a:	4a22      	ldr	r2, [pc, #136]	; (80018d4 <HAL_InitTick+0xec>)
 800184c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <HAL_InitTick+0xe8>)
 8001850:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001854:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001856:	4a1e      	ldr	r2, [pc, #120]	; (80018d0 <HAL_InitTick+0xe8>)
 8001858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800185a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800185c:	4b1c      	ldr	r3, [pc, #112]	; (80018d0 <HAL_InitTick+0xe8>)
 800185e:	2200      	movs	r2, #0
 8001860:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001862:	4b1b      	ldr	r3, [pc, #108]	; (80018d0 <HAL_InitTick+0xe8>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <HAL_InitTick+0xe8>)
 800186a:	2200      	movs	r2, #0
 800186c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800186e:	4818      	ldr	r0, [pc, #96]	; (80018d0 <HAL_InitTick+0xe8>)
 8001870:	f005 fc02 	bl	8007078 <HAL_TIM_Base_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800187a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800187e:	2b00      	cmp	r3, #0
 8001880:	d11b      	bne.n	80018ba <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001882:	4813      	ldr	r0, [pc, #76]	; (80018d0 <HAL_InitTick+0xe8>)
 8001884:	f005 fc5a 	bl	800713c <HAL_TIM_Base_Start_IT>
 8001888:	4603      	mov	r3, r0
 800188a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800188e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001892:	2b00      	cmp	r3, #0
 8001894:	d111      	bne.n	80018ba <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001896:	2036      	movs	r0, #54	; 0x36
 8001898:	f002 ff96 	bl	80047c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b0f      	cmp	r3, #15
 80018a0:	d808      	bhi.n	80018b4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80018a2:	2200      	movs	r2, #0
 80018a4:	6879      	ldr	r1, [r7, #4]
 80018a6:	2036      	movs	r0, #54	; 0x36
 80018a8:	f002 ff72 	bl	8004790 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018ac:	4a0a      	ldr	r2, [pc, #40]	; (80018d8 <HAL_InitTick+0xf0>)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e002      	b.n	80018ba <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3738      	adds	r7, #56	; 0x38
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000
 80018cc:	431bde83 	.word	0x431bde83
 80018d0:	20000198 	.word	0x20000198
 80018d4:	40001000 	.word	0x40001000
 80018d8:	2000000c 	.word	0x2000000c

080018dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <NMI_Handler+0x4>

080018e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e6:	e7fe      	b.n	80018e6 <HardFault_Handler+0x4>

080018e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018ec:	e7fe      	b.n	80018ec <MemManage_Handler+0x4>

080018ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <BusFault_Handler+0x4>

080018f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <UsageFault_Handler+0x4>

080018fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPIRIT1_GPIO3_Pin);
 800190c:	2080      	movs	r0, #128	; 0x80
 800190e:	f003 f939 	bl	8004b84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}

08001916 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800191a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800191e:	f003 f931 	bl	8004b84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800192c:	4802      	ldr	r0, [pc, #8]	; (8001938 <TIM6_DAC_IRQHandler+0x10>)
 800192e:	f005 fc75 	bl	800721c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000198 	.word	0x20000198

0800193c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001944:	4a14      	ldr	r2, [pc, #80]	; (8001998 <_sbrk+0x5c>)
 8001946:	4b15      	ldr	r3, [pc, #84]	; (800199c <_sbrk+0x60>)
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001950:	4b13      	ldr	r3, [pc, #76]	; (80019a0 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <_sbrk+0x64>)
 800195a:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <_sbrk+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	429a      	cmp	r2, r3
 800196a:	d207      	bcs.n	800197c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800196c:	f00a f8e6 	bl	800bb3c <__errno>
 8001970:	4603      	mov	r3, r0
 8001972:	220c      	movs	r2, #12
 8001974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001976:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800197a:	e009      	b.n	8001990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800197c:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <_sbrk+0x64>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	4a05      	ldr	r2, [pc, #20]	; (80019a0 <_sbrk+0x64>)
 800198c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800198e:	68fb      	ldr	r3, [r7, #12]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20018000 	.word	0x20018000
 800199c:	00000400 	.word	0x00000400
 80019a0:	200001e4 	.word	0x200001e4
 80019a4:	20006e60 	.word	0x20006e60

080019a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019ac:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <SystemInit+0x20>)
 80019ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019b2:	4a05      	ldr	r2, [pc, #20]	; (80019c8 <SystemInit+0x20>)
 80019b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <MX_USART2_UART_Init>:
uint8_t newaddresscount;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019d2:	4a16      	ldr	r2, [pc, #88]	; (8001a2c <MX_USART2_UART_Init+0x60>)
 80019d4:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 80019d6:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019dc:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019de:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 80019e4:	4b10      	ldr	r3, [pc, #64]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 80019ea:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 80019f0:	4b0d      	ldr	r3, [pc, #52]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019f2:	220c      	movs	r2, #12
 80019f4:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a02:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("cpsie i" : : : "memory");
 8001a0e:	b662      	cpsie	i
}
 8001a10:	bf00      	nop
	  __enable_irq();

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a12:	4805      	ldr	r0, [pc, #20]	; (8001a28 <MX_USART2_UART_Init+0x5c>)
 8001a14:	f005 fe02 	bl	800761c <HAL_UART_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8001a1e:	f7ff fcdb 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200001e8 	.word	0x200001e8
 8001a2c:	40004400 	.word	0x40004400

08001a30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b0ac      	sub	sp, #176	; 0xb0
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2288      	movs	r2, #136	; 0x88
 8001a4e:	2100      	movs	r1, #0
 8001a50:	4618      	mov	r0, r3
 8001a52:	f00a f8cf 	bl	800bbf4 <memset>
  if(uartHandle->Instance==USART2)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a29      	ldr	r2, [pc, #164]	; (8001b00 <HAL_UART_MspInit+0xd0>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d14b      	bne.n	8001af8 <HAL_UART_MspInit+0xc8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a60:	2302      	movs	r3, #2
 8001a62:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a64:	2300      	movs	r3, #0
 8001a66:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f003 ff37 	bl	80058e0 <HAL_RCCEx_PeriphCLKConfig>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a78:	f7ff fcae 	bl	80013d8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a7c:	4b21      	ldr	r3, [pc, #132]	; (8001b04 <HAL_UART_MspInit+0xd4>)
 8001a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a80:	4a20      	ldr	r2, [pc, #128]	; (8001b04 <HAL_UART_MspInit+0xd4>)
 8001a82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a86:	6593      	str	r3, [r2, #88]	; 0x58
 8001a88:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <HAL_UART_MspInit+0xd4>)
 8001a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a94:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <HAL_UART_MspInit+0xd4>)
 8001a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a98:	4a1a      	ldr	r2, [pc, #104]	; (8001b04 <HAL_UART_MspInit+0xd4>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aa0:	4b18      	ldr	r3, [pc, #96]	; (8001b04 <HAL_UART_MspInit+0xd4>)
 8001aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001aac:	230c      	movs	r3, #12
 8001aae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad4:	f002 fe94 	bl	8004800 <HAL_GPIO_Init>
    __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <HAL_UART_MspInit+0xd8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <HAL_UART_MspInit+0xd8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0220 	orr.w	r2, r2, #32
 8001ae6:	601a      	str	r2, [r3, #0]
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2105      	movs	r1, #5
 8001aec:	2026      	movs	r0, #38	; 0x26
 8001aee:	f002 fe4f 	bl	8004790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001af2:	2026      	movs	r0, #38	; 0x26
 8001af4:	f002 fe68 	bl	80047c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001af8:	bf00      	nop
 8001afa:	37b0      	adds	r7, #176	; 0xb0
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40004400 	.word	0x40004400
 8001b04:	40021000 	.word	0x40021000
 8001b08:	200001e8 	.word	0x200001e8

08001b0c <UART_print>:
}

/* USER CODE BEGIN 1 */

void UART_print(char *outputstring)
{
 8001b0c:	b590      	push	{r4, r7, lr}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	for(uint16_t currchar = 0; currchar<strlen(outputstring);currchar++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	81fb      	strh	r3, [r7, #14]
 8001b18:	e010      	b.n	8001b3c <UART_print+0x30>
	{
		while(!(USART2->ISR & USART_ISR_TXE)); //Transmit data register empty, using negation since value of 0 means data has not been transferred
 8001b1a:	bf00      	nop
 8001b1c:	4b0d      	ldr	r3, [pc, #52]	; (8001b54 <UART_print+0x48>)
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d0f9      	beq.n	8001b1c <UART_print+0x10>

		USART2->TDR = outputstring[currchar];
 8001b28:	89fb      	ldrh	r3, [r7, #14]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	781a      	ldrb	r2, [r3, #0]
 8001b30:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <UART_print+0x48>)
 8001b32:	b292      	uxth	r2, r2
 8001b34:	851a      	strh	r2, [r3, #40]	; 0x28
	for(uint16_t currchar = 0; currchar<strlen(outputstring);currchar++)
 8001b36:	89fb      	ldrh	r3, [r7, #14]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	81fb      	strh	r3, [r7, #14]
 8001b3c:	89fc      	ldrh	r4, [r7, #14]
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7fe fb46 	bl	80001d0 <strlen>
 8001b44:	4603      	mov	r3, r0
 8001b46:	429c      	cmp	r4, r3
 8001b48:	d3e7      	bcc.n	8001b1a <UART_print+0xe>
	}

}
 8001b4a:	bf00      	nop
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd90      	pop	{r4, r7, pc}
 8001b54:	40004400 	.word	0x40004400

08001b58 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]


	uint8_t RX = USART2->RDR;
 8001b62:	4b42      	ldr	r3, [pc, #264]	; (8001c6c <USART2_IRQHandler+0x114>)
 8001b64:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	73fb      	strb	r3, [r7, #15]
	char tempstr[6]={'\0'};
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	603b      	str	r3, [r7, #0]
 8001b6e:	2300      	movs	r3, #0
 8001b70:	80bb      	strh	r3, [r7, #4]
	switch(RX)
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b4a      	cmp	r3, #74	; 0x4a
 8001b76:	d00a      	beq.n	8001b8e <USART2_IRQHandler+0x36>
 8001b78:	2b4a      	cmp	r3, #74	; 0x4a
 8001b7a:	dc28      	bgt.n	8001bce <USART2_IRQHandler+0x76>
 8001b7c:	2b47      	cmp	r3, #71	; 0x47
 8001b7e:	d01a      	beq.n	8001bb6 <USART2_IRQHandler+0x5e>
 8001b80:	2b47      	cmp	r3, #71	; 0x47
 8001b82:	dc24      	bgt.n	8001bce <USART2_IRQHandler+0x76>
 8001b84:	2b24      	cmp	r3, #36	; 0x24
 8001b86:	d00f      	beq.n	8001ba8 <USART2_IRQHandler+0x50>
 8001b88:	2b44      	cmp	r3, #68	; 0x44
 8001b8a:	d004      	beq.n	8001b96 <USART2_IRQHandler+0x3e>
 8001b8c:	e01f      	b.n	8001bce <USART2_IRQHandler+0x76>
	{

			break;
		case 'J':
			UART_escapes("[2J"); //clear everything
 8001b8e:	4838      	ldr	r0, [pc, #224]	; (8001c70 <USART2_IRQHandler+0x118>)
 8001b90:	f000 f880 	bl	8001c94 <UART_escapes>
			break;
 8001b94:	e066      	b.n	8001c64 <USART2_IRQHandler+0x10c>


		case 'D':
			packetdata.message[0] = 2;
 8001b96:	4b37      	ldr	r3, [pc, #220]	; (8001c74 <USART2_IRQHandler+0x11c>)
 8001b98:	2202      	movs	r2, #2
 8001b9a:	701a      	strb	r2, [r3, #0]
			DMorGM =1;
 8001b9c:	4b36      	ldr	r3, [pc, #216]	; (8001c78 <USART2_IRQHandler+0x120>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	701a      	strb	r2, [r3, #0]
			UART_escapes("[s");
 8001ba2:	4836      	ldr	r0, [pc, #216]	; (8001c7c <USART2_IRQHandler+0x124>)
 8001ba4:	f000 f876 	bl	8001c94 <UART_escapes>
		case '$':
			newaddressflag = 1;
 8001ba8:	4b35      	ldr	r3, [pc, #212]	; (8001c80 <USART2_IRQHandler+0x128>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
			UART_print("Enter Address");
 8001bae:	4835      	ldr	r0, [pc, #212]	; (8001c84 <USART2_IRQHandler+0x12c>)
 8001bb0:	f7ff ffac 	bl	8001b0c <UART_print>
			break;
 8001bb4:	e056      	b.n	8001c64 <USART2_IRQHandler+0x10c>
		case 'G':
				packetdata.message[0] = 6;
 8001bb6:	4b2f      	ldr	r3, [pc, #188]	; (8001c74 <USART2_IRQHandler+0x11c>)
 8001bb8:	2206      	movs	r2, #6
 8001bba:	701a      	strb	r2, [r3, #0]
				packetdata.address[0] = 'F';//hardcoding broadcast address
 8001bbc:	4b2d      	ldr	r3, [pc, #180]	; (8001c74 <USART2_IRQHandler+0x11c>)
 8001bbe:	2246      	movs	r2, #70	; 0x46
 8001bc0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				packetdata.address[1] = 'F';
 8001bc4:	4b2b      	ldr	r3, [pc, #172]	; (8001c74 <USART2_IRQHandler+0x11c>)
 8001bc6:	2246      	movs	r2, #70	; 0x46
 8001bc8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
			break;
 8001bcc:	e04a      	b.n	8001c64 <USART2_IRQHandler+0x10c>
		default:


			if(newaddressflag)
 8001bce:	4b2c      	ldr	r3, [pc, #176]	; (8001c80 <USART2_IRQHandler+0x128>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d01f      	beq.n	8001c16 <USART2_IRQHandler+0xbe>
			{

				packetdata.address[newaddresscount] = RX;
 8001bd6:	4b2c      	ldr	r3, [pc, #176]	; (8001c88 <USART2_IRQHandler+0x130>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4b25      	ldr	r3, [pc, #148]	; (8001c74 <USART2_IRQHandler+0x11c>)
 8001bde:	4413      	add	r3, r2
 8001be0:	7bfa      	ldrb	r2, [r7, #15]
 8001be2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				++newaddresscount;
 8001be6:	4b28      	ldr	r3, [pc, #160]	; (8001c88 <USART2_IRQHandler+0x130>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	3301      	adds	r3, #1
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4b26      	ldr	r3, [pc, #152]	; (8001c88 <USART2_IRQHandler+0x130>)
 8001bf0:	701a      	strb	r2, [r3, #0]
				USART2->TDR=RX;
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <USART2_IRQHandler+0x114>)
 8001bf4:	7bfa      	ldrb	r2, [r7, #15]
 8001bf6:	b292      	uxth	r2, r2
 8001bf8:	851a      	strh	r2, [r3, #40]	; 0x28
				if(newaddresscount == 2)
 8001bfa:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <USART2_IRQHandler+0x130>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d12f      	bne.n	8001c62 <USART2_IRQHandler+0x10a>
				{

					DMorGM=2;
 8001c02:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <USART2_IRQHandler+0x120>)
 8001c04:	2202      	movs	r2, #2
 8001c06:	701a      	strb	r2, [r3, #0]
					newaddressflag = 0;
 8001c08:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <USART2_IRQHandler+0x128>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]
					newaddresscount = 0;
 8001c0e:	4b1e      	ldr	r3, [pc, #120]	; (8001c88 <USART2_IRQHandler+0x130>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]



				}
			}
				break;
 8001c14:	e025      	b.n	8001c62 <USART2_IRQHandler+0x10a>
				packetdata.message[count] = RX;
 8001c16:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <USART2_IRQHandler+0x134>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4a15      	ldr	r2, [pc, #84]	; (8001c74 <USART2_IRQHandler+0x11c>)
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	5453      	strb	r3, [r2, r1]
				++count;
 8001c22:	4b1a      	ldr	r3, [pc, #104]	; (8001c8c <USART2_IRQHandler+0x134>)
 8001c24:	881b      	ldrh	r3, [r3, #0]
 8001c26:	3301      	adds	r3, #1
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	4b18      	ldr	r3, [pc, #96]	; (8001c8c <USART2_IRQHandler+0x134>)
 8001c2c:	801a      	strh	r2, [r3, #0]
				while(!(USART2->ISR & USART_ISR_TXE));
 8001c2e:	bf00      	nop
 8001c30:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <USART2_IRQHandler+0x114>)
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f9      	beq.n	8001c30 <USART2_IRQHandler+0xd8>
				USART2->TDR=RX;
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <USART2_IRQHandler+0x114>)
 8001c3e:	7bfa      	ldrb	r2, [r7, #15]
 8001c40:	b292      	uxth	r2, r2
 8001c42:	851a      	strh	r2, [r3, #40]	; 0x28
				if(RX == '\r') {
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	2b0d      	cmp	r3, #13
 8001c48:	d10b      	bne.n	8001c62 <USART2_IRQHandler+0x10a>
					count = 1;
 8001c4a:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <USART2_IRQHandler+0x134>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	801a      	strh	r2, [r3, #0]
					xSemaphoreGiveFromISR( xTXsem, &xHigherPriorityTaskWoken );
 8001c50:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <USART2_IRQHandler+0x138>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	f107 0308 	add.w	r3, r7, #8
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4610      	mov	r0, r2
 8001c5e:	f006 fec0 	bl	80089e2 <xQueueGiveFromISR>
				break;
 8001c62:	bf00      	nop
	}
}
 8001c64:	bf00      	nop
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40004400 	.word	0x40004400
 8001c70:	0800ca58 	.word	0x0800ca58
 8001c74:	200000a8 	.word	0x200000a8
 8001c78:	20000120 	.word	0x20000120
 8001c7c:	0800ca5c 	.word	0x0800ca5c
 8001c80:	2000026c 	.word	0x2000026c
 8001c84:	0800ca60 	.word	0x0800ca60
 8001c88:	2000026d 	.word	0x2000026d
 8001c8c:	20000004 	.word	0x20000004
 8001c90:	2000009c 	.word	0x2000009c

08001c94 <UART_escapes>:

void UART_escapes(char *escstring)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	while(!(USART2->ISR & USART_ISR_TXE));//do not advance until receiving transmit flag
 8001c9c:	bf00      	nop
 8001c9e:	4b08      	ldr	r3, [pc, #32]	; (8001cc0 <UART_escapes+0x2c>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f9      	beq.n	8001c9e <UART_escapes+0xa>
	USART2->TDR = (0x1B);  // ESC
 8001caa:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <UART_escapes+0x2c>)
 8001cac:	221b      	movs	r2, #27
 8001cae:	851a      	strh	r2, [r3, #40]	; 0x28
	UART_print(escstring);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ff2b 	bl	8001b0c <UART_print>

}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40004400 	.word	0x40004400

08001cc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cfc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cc8:	f7ff fe6e 	bl	80019a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ccc:	480c      	ldr	r0, [pc, #48]	; (8001d00 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cce:	490d      	ldr	r1, [pc, #52]	; (8001d04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	; (8001d08 <LoopForever+0xe>)
  movs r3, #0
 8001cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cd4:	e002      	b.n	8001cdc <LoopCopyDataInit>

08001cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cda:	3304      	adds	r3, #4

08001cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce0:	d3f9      	bcc.n	8001cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ce2:	4a0a      	ldr	r2, [pc, #40]	; (8001d0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ce4:	4c0a      	ldr	r4, [pc, #40]	; (8001d10 <LoopForever+0x16>)
  movs r3, #0
 8001ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce8:	e001      	b.n	8001cee <LoopFillZerobss>

08001cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cec:	3204      	adds	r2, #4

08001cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf0:	d3fb      	bcc.n	8001cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cf2:	f009 ff29 	bl	800bb48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cf6:	f7ff fa63 	bl	80011c0 <main>

08001cfa <LoopForever>:

LoopForever:
    b LoopForever
 8001cfa:	e7fe      	b.n	8001cfa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cfc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d04:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001d08:	0800ce24 	.word	0x0800ce24
  ldr r2, =_sbss
 8001d0c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001d10:	20006e60 	.word	0x20006e60

08001d14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d14:	e7fe      	b.n	8001d14 <ADC1_2_IRQHandler>
	...

08001d18 <SpiritCalibrationVco>:
 * @param  xNewState new state for VCO calibration.
           This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCalibrationVco(SpiritFunctionalState xNewState)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001d22:	f107 030f 	add.w	r3, r7, #15
 8001d26:	461a      	mov	r2, r3
 8001d28:	2101      	movs	r1, #1
 8001d2a:	2050      	movs	r0, #80	; 0x50
 8001d2c:	f002 faba 	bl	80042a4 <RadioSpiReadRegisters>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <SpiritCalibrationVco+0x6c>)
 8001d34:	b212      	sxth	r2, r2
 8001d36:	4611      	mov	r1, r2
 8001d38:	7019      	strb	r1, [r3, #0]
 8001d3a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d3e:	705a      	strb	r2, [r3, #1]

   /* Build new value for the register */
  if(xNewState==S_ENABLE)
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d105      	bne.n	8001d52 <SpiritCalibrationVco+0x3a>
    tempRegValue |= PROTOCOL2_VCO_CALIBRATION_MASK;
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	f043 0302 	orr.w	r3, r3, #2
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	73fb      	strb	r3, [r7, #15]
 8001d50:	e004      	b.n	8001d5c <SpiritCalibrationVco+0x44>
  else
    tempRegValue &= ~PROTOCOL2_VCO_CALIBRATION_MASK;
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
 8001d54:	f023 0302 	bic.w	r3, r3, #2
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	73fb      	strb	r3, [r7, #15]

  /* Writes register to enable or disable the VCO calibration */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8001d5c:	f107 030f 	add.w	r3, r7, #15
 8001d60:	461a      	mov	r2, r3
 8001d62:	2101      	movs	r1, #1
 8001d64:	2050      	movs	r0, #80	; 0x50
 8001d66:	f002 fa51 	bl	800420c <RadioSpiWriteRegisters>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <SpiritCalibrationVco+0x6c>)
 8001d6e:	b212      	sxth	r2, r2
 8001d70:	4611      	mov	r1, r2
 8001d72:	7019      	strb	r1, [r3, #0]
 8001d74:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001d78:	705a      	strb	r2, [r3, #1]

}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000278 	.word	0x20000278

08001d88 <SpiritCalibrationGetVcoCalData>:
 * @brief  Returns the VCO calibration data from internal VCO calibrator.
 * @param  None.
 * @retval uint8_t VCO calibration data word.
 */
uint8_t SpiritCalibrationGetVcoCalData(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_OUT0_BASE, 1, &tempRegValue);
 8001d8e:	1dfb      	adds	r3, r7, #7
 8001d90:	461a      	mov	r2, r3
 8001d92:	2101      	movs	r1, #1
 8001d94:	20e5      	movs	r0, #229	; 0xe5
 8001d96:	f002 fa85 	bl	80042a4 <RadioSpiReadRegisters>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <SpiritCalibrationGetVcoCalData+0x34>)
 8001d9e:	b212      	sxth	r2, r2
 8001da0:	4611      	mov	r1, r2
 8001da2:	7019      	strb	r1, [r3, #0]
 8001da4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001da8:	705a      	strb	r2, [r3, #1]

  /* Build and returns the VCO calibration data value */
  return (tempRegValue & 0x7F);
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001db0:	b2db      	uxtb	r3, r3

}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000278 	.word	0x20000278

08001dc0 <SpiritCalibrationSetVcoCalDataTx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataTx(uint8_t cVcoCalData)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001dca:	f107 030f 	add.w	r3, r7, #15
 8001dce:	461a      	mov	r2, r3
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	206e      	movs	r0, #110	; 0x6e
 8001dd4:	f002 fa66 	bl	80042a4 <RadioSpiReadRegisters>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001ddc:	b212      	sxth	r2, r2
 8001dde:	4611      	mov	r1, r2
 8001de0:	7019      	strb	r1, [r3, #0]
 8001de2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001de6:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001df2:	7bfa      	ldrb	r2, [r7, #15]
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in TX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8001dfc:	f107 030f 	add.w	r3, r7, #15
 8001e00:	461a      	mov	r2, r3
 8001e02:	2101      	movs	r1, #1
 8001e04:	206e      	movs	r0, #110	; 0x6e
 8001e06:	f002 fa01 	bl	800420c <RadioSpiWriteRegisters>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <SpiritCalibrationSetVcoCalDataTx+0x64>)
 8001e0e:	b212      	sxth	r2, r2
 8001e10:	4611      	mov	r1, r2
 8001e12:	7019      	strb	r1, [r3, #0]
 8001e14:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e18:	705a      	strb	r2, [r3, #1]

}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000278 	.word	0x20000278

08001e28 <SpiritCalibrationSetVcoCalDataRx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataRx(uint8_t cVcoCalData)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001e32:	f107 030f 	add.w	r3, r7, #15
 8001e36:	461a      	mov	r2, r3
 8001e38:	2101      	movs	r1, #1
 8001e3a:	206f      	movs	r0, #111	; 0x6f
 8001e3c:	f002 fa32 	bl	80042a4 <RadioSpiReadRegisters>
 8001e40:	4602      	mov	r2, r0
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001e44:	b212      	sxth	r2, r2
 8001e46:	4611      	mov	r1, r2
 8001e48:	7019      	strb	r1, [r3, #0]
 8001e4a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e4e:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8001e5a:	7bfa      	ldrb	r2, [r7, #15]
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in RX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8001e64:	f107 030f 	add.w	r3, r7, #15
 8001e68:	461a      	mov	r2, r3
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	206f      	movs	r0, #111	; 0x6f
 8001e6e:	f002 f9cd 	bl	800420c <RadioSpiWriteRegisters>
 8001e72:	4602      	mov	r2, r0
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <SpiritCalibrationSetVcoCalDataRx+0x64>)
 8001e76:	b212      	sxth	r2, r2
 8001e78:	4611      	mov	r1, r2
 8001e7a:	7019      	strb	r1, [r3, #0]
 8001e7c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001e80:	705a      	strb	r2, [r3, #1]

}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000278 	.word	0x20000278

08001e90 <SpiritCalibrationSelectVco>:
 * @param  xVco can be VCO_H or VCO_L according to which VCO select.
 *         This parameter can be a value of @ref VcoSel.
 * @retval None.
 */
void SpiritCalibrationSelectVco(VcoSel xVco)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4603      	mov	r3, r0
 8001e98:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;
  
  /* Check the parameter */
  s_assert_param(IS_VCO_SEL(xVco));
  
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8001e9a:	f107 030f 	add.w	r3, r7, #15
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	209e      	movs	r0, #158	; 0x9e
 8001ea4:	f002 f9fe 	bl	80042a4 <RadioSpiReadRegisters>
  
  tempRegValue &= 0xF9;
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	f023 0306 	bic.w	r3, r3, #6
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	73fb      	strb	r3, [r7, #15]
  
  if(xVco == VCO_H)
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d105      	bne.n	8001ec4 <SpiritCalibrationSelectVco+0x34>
  {
    tempRegValue |= 0x02;
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	f043 0302 	orr.w	r3, r3, #2
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	73fb      	strb	r3, [r7, #15]
 8001ec2:	e004      	b.n	8001ece <SpiritCalibrationSelectVco+0x3e>
    
  }
  else
  {
    tempRegValue |= 0x04;
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f043 0304 	orr.w	r3, r3, #4
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	73fb      	strb	r3, [r7, #15]
  }
  SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);  
 8001ece:	f107 030f 	add.w	r3, r7, #15
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	209e      	movs	r0, #158	; 0x9e
 8001ed8:	f002 f998 	bl	800420c <RadioSpiWriteRegisters>
  
}
 8001edc:	bf00      	nop
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <SpiritCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref SpiritCmd.
 * @retval None.
 */
void SpiritCmdStrobeCommand(SpiritCmd xCommandCode)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_CMD(xCommandCode));

  g_xStatus = SpiritSpiCommandStrobes((uint8_t) xCommandCode);
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f002 fa23 	bl	800433c <RadioSpiCommandStrobes>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <SpiritCmdStrobeCommand+0x2c>)
 8001efa:	b212      	sxth	r2, r2
 8001efc:	4611      	mov	r1, r2
 8001efe:	7019      	strb	r1, [r3, #0]
 8001f00:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f04:	705a      	strb	r2, [r3, #1]
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000278 	.word	0x20000278

08001f14 <SpiritGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified SPIRIT GPIO.
 * @retval None.
 */
void SpiritGpioInit(SGpioInit* pxGpioInitStruct)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue = 0x00;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_GPIO(pxGpioInitStruct->xSpiritGpioPin));
  s_assert_param(IS_SPIRIT_GPIO_MODE(pxGpioInitStruct->xSpiritGpioMode));
  s_assert_param(IS_SPIRIT_GPIO_IO(pxGpioInitStruct->xSpiritGpioIO));

  tempRegValue = ((uint8_t)(pxGpioInitStruct->xSpiritGpioMode) | (uint8_t)(pxGpioInitStruct->xSpiritGpioIO));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	785a      	ldrb	r2, [r3, #1]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	789b      	ldrb	r3, [r3, #2]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	73fb      	strb	r3, [r7, #15]

  g_xStatus = SpiritSpiWriteRegisters(pxGpioInitStruct->xSpiritGpioPin, 1, &tempRegValue);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	f107 020f 	add.w	r2, r7, #15
 8001f36:	2101      	movs	r1, #1
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f002 f967 	bl	800420c <RadioSpiWriteRegisters>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <SpiritGpioInit+0x44>)
 8001f42:	b212      	sxth	r2, r2
 8001f44:	4611      	mov	r1, r2
 8001f46:	7019      	strb	r1, [r3, #0]
 8001f48:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001f4c:	705a      	strb	r2, [r3, #1]

}
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000278 	.word	0x20000278

08001f5c <SpiritIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref SpiritIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void SpiritIrqDeInit(SpiritIrqs* pxIrqInit)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4]={0x00,0x00,0x00,0x00};
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]

  if(pxIrqInit!=NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00c      	beq.n	8001f88 <SpiritIrqDeInit+0x2c>
  {
	  //SRA: fix for "dereferencing type-punned pointer will break strict-aliasing rules" warning
    //uint32_t tempValue = 0x00000000;
	SpiritIrqs tempValue;
	memset(&tempValue, 0x00, sizeof(SpiritIrqs));
 8001f6e:	f107 0308 	add.w	r3, r7, #8
 8001f72:	2204      	movs	r2, #4
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f009 fe3c 	bl	800bbf4 <memset>

    /* Sets the bitfields of passed structure to one */
    *pxIrqInit = (*(SpiritIrqs*)(&tempValue));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	f107 0308 	add.w	r3, r7, #8
 8001f84:	6818      	ldr	r0, [r3, #0]
 8001f86:	6010      	str	r0, [r2, #0]
  }

  /* Writes the IRQ_MASK registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001f88:	f107 030c 	add.w	r3, r7, #12
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	2104      	movs	r1, #4
 8001f90:	2090      	movs	r0, #144	; 0x90
 8001f92:	f002 f93b 	bl	800420c <RadioSpiWriteRegisters>
 8001f96:	4602      	mov	r2, r0
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <SpiritIrqDeInit+0x54>)
 8001f9a:	b212      	sxth	r2, r2
 8001f9c:	4611      	mov	r1, r2
 8001f9e:	7019      	strb	r1, [r3, #0]
 8001fa0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001fa4:	705a      	strb	r2, [r3, #1]
}
 8001fa6:	bf00      	nop
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000278 	.word	0x20000278

08001fb4 <SpiritIrq>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritIrq(IrqList xIrq, SpiritFunctionalState xNewState)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	70fb      	strb	r3, [r7, #3]
  uint8_t tempRegValue[4];
  uint32_t tempValue = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_IRQ_LIST(xIrq));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the IRQ_MASK registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8001fc4:	f107 030c 	add.w	r3, r7, #12
 8001fc8:	461a      	mov	r2, r3
 8001fca:	2104      	movs	r1, #4
 8001fcc:	2090      	movs	r0, #144	; 0x90
 8001fce:	f002 f969 	bl	80042a4 <RadioSpiReadRegisters>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	4b29      	ldr	r3, [pc, #164]	; (800207c <SpiritIrq+0xc8>)
 8001fd6:	b212      	sxth	r2, r2
 8001fd8:	4611      	mov	r1, r2
 8001fda:	7019      	strb	r1, [r3, #0]
 8001fdc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001fe0:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	74fb      	strb	r3, [r7, #19]
 8001fe6:	e011      	b.n	800200c <SpiritIrq+0x58>
  {
    tempValue += ((uint32_t)tempRegValue[i])<<(8*(3-i));
 8001fe8:	7cfb      	ldrb	r3, [r7, #19]
 8001fea:	3318      	adds	r3, #24
 8001fec:	443b      	add	r3, r7
 8001fee:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	7cfb      	ldrb	r3, [r7, #19]
 8001ff6:	f1c3 0303 	rsb	r3, r3, #3
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	4413      	add	r3, r2
 8002004:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 8002006:	7cfb      	ldrb	r3, [r7, #19]
 8002008:	3301      	adds	r3, #1
 800200a:	74fb      	strb	r3, [r7, #19]
 800200c:	7cfb      	ldrb	r3, [r7, #19]
 800200e:	2b03      	cmp	r3, #3
 8002010:	d9ea      	bls.n	8001fe8 <SpiritIrq+0x34>
  }
  
  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE)
 8002012:	78fb      	ldrb	r3, [r7, #3]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d105      	bne.n	8002024 <SpiritIrq+0x70>
  {
    tempValue &= (~xIrq);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	43db      	mvns	r3, r3
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	4013      	ands	r3, r2
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	e003      	b.n	800202c <SpiritIrq+0x78>
  }
  else
  {
    tempValue |= (xIrq);
 8002024:	697a      	ldr	r2, [r7, #20]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4313      	orrs	r3, r2
 800202a:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++)
 800202c:	2300      	movs	r3, #0
 800202e:	74bb      	strb	r3, [r7, #18]
 8002030:	e00e      	b.n	8002050 <SpiritIrq+0x9c>
  {
    tempRegValue[j] = (uint8_t)(tempValue>>(8*(3-j)));
 8002032:	7cbb      	ldrb	r3, [r7, #18]
 8002034:	f1c3 0303 	rsb	r3, r3, #3
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	40da      	lsrs	r2, r3
 800203e:	7cbb      	ldrb	r3, [r7, #18]
 8002040:	b2d2      	uxtb	r2, r2
 8002042:	3318      	adds	r3, #24
 8002044:	443b      	add	r3, r7
 8002046:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t j=0; j<4; j++)
 800204a:	7cbb      	ldrb	r3, [r7, #18]
 800204c:	3301      	adds	r3, #1
 800204e:	74bb      	strb	r3, [r7, #18]
 8002050:	7cbb      	ldrb	r3, [r7, #18]
 8002052:	2b03      	cmp	r3, #3
 8002054:	d9ed      	bls.n	8002032 <SpiritIrq+0x7e>
  }
  
  /* Writes the new IRQ mask in the corresponding registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8002056:	f107 030c 	add.w	r3, r7, #12
 800205a:	461a      	mov	r2, r3
 800205c:	2104      	movs	r1, #4
 800205e:	2090      	movs	r0, #144	; 0x90
 8002060:	f002 f8d4 	bl	800420c <RadioSpiWriteRegisters>
 8002064:	4602      	mov	r2, r0
 8002066:	4b05      	ldr	r3, [pc, #20]	; (800207c <SpiritIrq+0xc8>)
 8002068:	b212      	sxth	r2, r2
 800206a:	4611      	mov	r1, r2
 800206c:	7019      	strb	r1, [r3, #0]
 800206e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002072:	705a      	strb	r2, [r3, #1]

}
 8002074:	bf00      	nop
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20000278 	.word	0x20000278

08002080 <SpiritIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void SpiritIrqGetStatus(SpiritIrqs* pxIrqStatus)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	617b      	str	r3, [r7, #20]
  
  /* Reads IRQ_STATUS registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	461a      	mov	r2, r3
 8002092:	2104      	movs	r1, #4
 8002094:	20fa      	movs	r0, #250	; 0xfa
 8002096:	f002 f905 	bl	80042a4 <RadioSpiReadRegisters>
 800209a:	4602      	mov	r2, r0
 800209c:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <SpiritIrqGetStatus+0x60>)
 800209e:	b212      	sxth	r2, r2
 80020a0:	4611      	mov	r1, r2
 80020a2:	7019      	strb	r1, [r3, #0]
 80020a4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80020a8:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++)
 80020aa:	2300      	movs	r3, #0
 80020ac:	74fb      	strb	r3, [r7, #19]
 80020ae:	e00e      	b.n	80020ce <SpiritIrqGetStatus+0x4e>
  {
    *pIrqPointer = tempRegValue[3-i];
 80020b0:	7cfb      	ldrb	r3, [r7, #19]
 80020b2:	f1c3 0303 	rsb	r3, r3, #3
 80020b6:	3318      	adds	r3, #24
 80020b8:	443b      	add	r3, r7
 80020ba:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	3301      	adds	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 80020c8:	7cfb      	ldrb	r3, [r7, #19]
 80020ca:	3301      	adds	r3, #1
 80020cc:	74fb      	strb	r3, [r7, #19]
 80020ce:	7cfb      	ldrb	r3, [r7, #19]
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d9ed      	bls.n	80020b0 <SpiritIrqGetStatus+0x30>
  }
}
 80020d4:	bf00      	nop
 80020d6:	bf00      	nop
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000278 	.word	0x20000278

080020e4 <SpiritIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void SpiritIrqClearStatus(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
  uint8_t tempRegValue[4];

  /* Reads the IRQ_STATUS registers clearing all the flags */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 80020ea:	1d3b      	adds	r3, r7, #4
 80020ec:	461a      	mov	r2, r3
 80020ee:	2104      	movs	r1, #4
 80020f0:	20fa      	movs	r0, #250	; 0xfa
 80020f2:	f002 f8d7 	bl	80042a4 <RadioSpiReadRegisters>
 80020f6:	4602      	mov	r2, r0
 80020f8:	4b05      	ldr	r3, [pc, #20]	; (8002110 <SpiritIrqClearStatus+0x2c>)
 80020fa:	b212      	sxth	r2, r2
 80020fc:	4611      	mov	r1, r2
 80020fe:	7019      	strb	r1, [r3, #0]
 8002100:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002104:	705a      	strb	r2, [r3, #1]

}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000278 	.word	0x20000278

08002114 <SpiritLinearFifoReadNumElementsRxFifo>:
 * @brief  Returns the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t SpiritLinearFifoReadNumElementsRxFifo(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(LINEAR_FIFO_STATUS0_BASE, 1, &tempRegValue);
 800211a:	1dfb      	adds	r3, r7, #7
 800211c:	461a      	mov	r2, r3
 800211e:	2101      	movs	r1, #1
 8002120:	20e7      	movs	r0, #231	; 0xe7
 8002122:	f002 f8bf 	bl	80042a4 <RadioSpiReadRegisters>
 8002126:	4602      	mov	r2, r0
 8002128:	4b07      	ldr	r3, [pc, #28]	; (8002148 <SpiritLinearFifoReadNumElementsRxFifo+0x34>)
 800212a:	b212      	sxth	r2, r2
 800212c:	4611      	mov	r1, r2
 800212e:	7019      	strb	r1, [r3, #0]
 8002130:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002134:	705a      	strb	r2, [r3, #1]

  /* Build and return value */
  return (tempRegValue & 0x7F);
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800213c:	b2db      	uxtb	r3, r3

}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000278 	.word	0x20000278

0800214c <SpiritManagementSetFrequencyBase>:
* @brief  Private SpiritRadioSetFrequencyBase function only used in SpiritManagementWaVcoCalibration.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval None.
*/
void SpiritManagementSetFrequencyBase(uint32_t lFBase)
{
 800214c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002150:	b08a      	sub	sp, #40	; 0x28
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a70      	ldr	r2, [pc, #448]	; (800231c <SpiritManagementSetFrequencyBase+0x1d0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d307      	bcc.n	800216e <SpiritManagementSetFrequencyBase+0x22>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a6f      	ldr	r2, [pc, #444]	; (8002320 <SpiritManagementSetFrequencyBase+0x1d4>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d803      	bhi.n	800216e <SpiritManagementSetFrequencyBase+0x22>
  {
    band = HIGH_BAND;
 8002166:	2300      	movs	r3, #0
 8002168:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800216c:	e01a      	b.n	80021a4 <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a6c      	ldr	r2, [pc, #432]	; (8002324 <SpiritManagementSetFrequencyBase+0x1d8>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d907      	bls.n	8002186 <SpiritManagementSetFrequencyBase+0x3a>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a6b      	ldr	r2, [pc, #428]	; (8002328 <SpiritManagementSetFrequencyBase+0x1dc>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d803      	bhi.n	8002186 <SpiritManagementSetFrequencyBase+0x3a>
  {
    band = MIDDLE_BAND;
 800217e:	2301      	movs	r3, #1
 8002180:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002184:	e00e      	b.n	80021a4 <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a68      	ldr	r2, [pc, #416]	; (800232c <SpiritManagementSetFrequencyBase+0x1e0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d907      	bls.n	800219e <SpiritManagementSetFrequencyBase+0x52>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a67      	ldr	r2, [pc, #412]	; (8002330 <SpiritManagementSetFrequencyBase+0x1e4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d803      	bhi.n	800219e <SpiritManagementSetFrequencyBase+0x52>
  {
    band = LOW_BAND;
 8002196:	2302      	movs	r3, #2
 8002198:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800219c:	e002      	b.n	80021a4 <SpiritManagementSetFrequencyBase+0x58>
  }
  else //if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
  {
    band = VERY_LOW_BAND;
 800219e:	2303      	movs	r3, #3
 80021a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 80021a4:	f000 ffde 	bl	8003164 <SpiritRadioGetFrequencyOffset>
 80021a8:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 80021aa:	f000 ffbb 	bl	8003124 <SpiritRadioGetChannelSpace>
 80021ae:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 80021b0:	f000 ffa0 	bl	80030f4 <SpiritRadioGetChannel>
 80021b4:	4603      	mov	r3, r0
 80021b6:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 80021b8:	6a3a      	ldr	r2, [r7, #32]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	441a      	add	r2, r3
 80021be:	7efb      	ldrb	r3, [r7, #27]
 80021c0:	69f9      	ldr	r1, [r7, #28]
 80021c2:	fb01 f303 	mul.w	r3, r1, r3
 80021c6:	4413      	add	r3, r2
 80021c8:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 80021ca:	f001 fdbb 	bl	8003d44 <SpiritRadioGetRefDiv>
 80021ce:	4603      	mov	r3, r0
 80021d0:	3301      	adds	r3, #1
 80021d2:	74fb      	strb	r3, [r7, #19]
  
  switch(band)
 80021d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d83a      	bhi.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
 80021dc:	a201      	add	r2, pc, #4	; (adr r2, 80021e4 <SpiritManagementSetFrequencyBase+0x98>)
 80021de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e2:	bf00      	nop
 80021e4:	0800223d 	.word	0x0800223d
 80021e8:	08002225 	.word	0x08002225
 80021ec:	0800220d 	.word	0x0800220d
 80021f0:	080021f5 	.word	0x080021f5
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	4a4f      	ldr	r2, [pc, #316]	; (8002334 <SpiritManagementSetFrequencyBase+0x1e8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d803      	bhi.n	8002204 <SpiritManagementSetFrequencyBase+0xb8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f7ff fe47 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8002202:	e026      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 8002204:	2001      	movs	r0, #1
 8002206:	f7ff fe43 	bl	8001e90 <SpiritCalibrationSelectVco>
    break;
 800220a:	e022      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
    
  case LOW_BAND:
    if(Fc<322562500)
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	4a4a      	ldr	r2, [pc, #296]	; (8002338 <SpiritManagementSetFrequencyBase+0x1ec>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d803      	bhi.n	800221c <SpiritManagementSetFrequencyBase+0xd0>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002214:	2000      	movs	r0, #0
 8002216:	f7ff fe3b 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800221a:	e01a      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 800221c:	2001      	movs	r0, #1
 800221e:	f7ff fe37 	bl	8001e90 <SpiritCalibrationSelectVco>
    break;
 8002222:	e016      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	4a45      	ldr	r2, [pc, #276]	; (800233c <SpiritManagementSetFrequencyBase+0x1f0>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d803      	bhi.n	8002234 <SpiritManagementSetFrequencyBase+0xe8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800222c:	2000      	movs	r0, #0
 800222e:	f7ff fe2f 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8002232:	e00e      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 8002234:	2001      	movs	r0, #1
 8002236:	f7ff fe2b 	bl	8001e90 <SpiritCalibrationSelectVco>
    break;
 800223a:	e00a      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
    
  case HIGH_BAND:
    if(Fc<860166667)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	4a40      	ldr	r2, [pc, #256]	; (8002340 <SpiritManagementSetFrequencyBase+0x1f4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d803      	bhi.n	800224c <SpiritManagementSetFrequencyBase+0x100>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002244:	2000      	movs	r0, #0
 8002246:	f7ff fe23 	bl	8001e90 <SpiritCalibrationSelectVco>
 800224a:	e002      	b.n	8002252 <SpiritManagementSetFrequencyBase+0x106>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 800224c:	2001      	movs	r0, #1
 800224e:	f7ff fe1f 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8002252:	6978      	ldr	r0, [r7, #20]
 8002254:	f000 fe66 	bl	8002f24 <SpiritRadioSearchWCP>
 8002258:	4603      	mov	r3, r0
 800225a:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*(((double)(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band]))/SpiritRadioGetXtalFrequency()));
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7fe f951 	bl	8000504 <__aeabi_ui2d>
 8002262:	4604      	mov	r4, r0
 8002264:	460d      	mov	r5, r1
 8002266:	7cfb      	ldrb	r3, [r7, #19]
 8002268:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800226c:	4935      	ldr	r1, [pc, #212]	; (8002344 <SpiritManagementSetFrequencyBase+0x1f8>)
 800226e:	5c8a      	ldrb	r2, [r1, r2]
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	049b      	lsls	r3, r3, #18
 8002276:	4618      	mov	r0, r3
 8002278:	f7fe f954 	bl	8000524 <__aeabi_i2d>
 800227c:	4680      	mov	r8, r0
 800227e:	4689      	mov	r9, r1
 8002280:	f001 fdd4 	bl	8003e2c <SpiritRadioGetXtalFrequency>
 8002284:	4603      	mov	r3, r0
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe f93c 	bl	8000504 <__aeabi_ui2d>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4640      	mov	r0, r8
 8002292:	4649      	mov	r1, r9
 8002294:	f7fe fada 	bl	800084c <__aeabi_ddiv>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4620      	mov	r0, r4
 800229e:	4629      	mov	r1, r5
 80022a0:	f7fe f9aa 	bl	80005f8 <__aeabi_dmul>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	4610      	mov	r0, r2
 80022aa:	4619      	mov	r1, r3
 80022ac:	f7fe fbb6 	bl	8000a1c <__aeabi_d2uiz>
 80022b0:	4603      	mov	r3, r0
 80022b2:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	0d5b      	lsrs	r3, r3, #21
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	f003 031f 	and.w	r3, r3, #31
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	7cbb      	ldrb	r3, [r7, #18]
 80022c2:	015b      	lsls	r3, r3, #5
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	4313      	orrs	r3, r2
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	0b5b      	lsrs	r3, r3, #13
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022e8:	4917      	ldr	r1, [pc, #92]	; (8002348 <SpiritManagementSetFrequencyBase+0x1fc>)
 80022ea:	5ccb      	ldrb	r3, [r1, r3]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 80022f2:	f107 0308 	add.w	r3, r7, #8
 80022f6:	461a      	mov	r2, r3
 80022f8:	2104      	movs	r1, #4
 80022fa:	2008      	movs	r0, #8
 80022fc:	f001 ff86 	bl	800420c <RadioSpiWriteRegisters>
 8002300:	4602      	mov	r2, r0
 8002302:	4b12      	ldr	r3, [pc, #72]	; (800234c <SpiritManagementSetFrequencyBase+0x200>)
 8002304:	b212      	sxth	r2, r2
 8002306:	4611      	mov	r1, r2
 8002308:	7019      	strb	r1, [r3, #0]
 800230a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800230e:	705a      	strb	r2, [r3, #1]
}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	; 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800231a:	bf00      	nop
 800231c:	2e5f5680 	.word	0x2e5f5680
 8002320:	390c2fe0 	.word	0x390c2fe0
 8002324:	1701e47f 	.word	0x1701e47f
 8002328:	1c146a60 	.word	0x1c146a60
 800232c:	11d260bf 	.word	0x11d260bf
 8002330:	14ced7e0 	.word	0x14ced7e0
 8002334:	099cf4e1 	.word	0x099cf4e1
 8002338:	1339e9c3 	.word	0x1339e9c3
 800233c:	19a28d05 	.word	0x19a28d05
 8002340:	33451a0a 	.word	0x33451a0a
 8002344:	0800cb14 	.word	0x0800cb14
 8002348:	0800cb10 	.word	0x0800cb10
 800234c:	20000278 	.word	0x20000278

08002350 <SpiritManagementWaVcoCalibration>:

uint8_t SpiritManagementWaVcoCalibration(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
  uint8_t s_cVcoWordRx;
  uint8_t s_cVcoWordTx;
  uint32_t nFreq;
  uint8_t cRestore = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	73fb      	strb	r3, [r7, #15]
  uint8_t cStandby = 0;
 800235a:	2300      	movs	r3, #0
 800235c:	73bb      	strb	r3, [r7, #14]
  uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
 800235e:	f001 fd65 	bl	8003e2c <SpiritRadioGetXtalFrequency>
 8002362:	60b8      	str	r0, [r7, #8]
  uint8_t nLockwon=0;
 8002364:	2300      	movs	r3, #0
 8002366:	737b      	strb	r3, [r7, #13]
  
  /* Enable the reference divider if the XTAL is between 48 and 52 MHz */
  if(xtal_frequency>DOUBLE_XTAL_THR)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4a57      	ldr	r2, [pc, #348]	; (80024c8 <SpiritManagementWaVcoCalibration+0x178>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d90f      	bls.n	8002390 <SpiritManagementWaVcoCalibration+0x40>
  {
    if(!SpiritRadioGetRefDiv())
 8002370:	f001 fce8 	bl	8003d44 <SpiritRadioGetRefDiv>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10a      	bne.n	8002390 <SpiritManagementWaVcoCalibration+0x40>
    {
      cRestore = 1;
 800237a:	2301      	movs	r3, #1
 800237c:	73fb      	strb	r3, [r7, #15]
      nFreq = SpiritRadioGetFrequencyBase();
 800237e:	f001 f853 	bl	8003428 <SpiritRadioGetFrequencyBase>
 8002382:	6078      	str	r0, [r7, #4]
      SpiritRadioSetRefDiv(S_ENABLE);
 8002384:	2001      	movs	r0, #1
 8002386:	f001 fcad 	bl	8003ce4 <SpiritRadioSetRefDiv>
      SpiritManagementSetFrequencyBase(nFreq);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff fede 	bl	800214c <SpiritManagementSetFrequencyBase>
    }
  }
  nFreq = SpiritRadioGetFrequencyBase();
 8002390:	f001 f84a 	bl	8003428 <SpiritRadioGetFrequencyBase>
 8002394:	6078      	str	r0, [r7, #4]
  
  /* Increase the VCO current */
  uint8_t tmp = 0x25; SpiritSpiWriteRegisters(0xA1,1,&tmp);
 8002396:	2325      	movs	r3, #37	; 0x25
 8002398:	707b      	strb	r3, [r7, #1]
 800239a:	1c7b      	adds	r3, r7, #1
 800239c:	461a      	mov	r2, r3
 800239e:	2101      	movs	r1, #1
 80023a0:	20a1      	movs	r0, #161	; 0xa1
 80023a2:	f001 ff33 	bl	800420c <RadioSpiWriteRegisters>
  
  SpiritCalibrationVco(S_ENABLE);
 80023a6:	2001      	movs	r0, #1
 80023a8:	f7ff fcb6 	bl	8001d18 <SpiritCalibrationVco>
  
  SpiritRefreshStatus();
 80023ac:	f001 fefc 	bl	80041a8 <SpiritRefreshStatus>
  if(g_xStatus.MC_STATE == MC_STATE_STANDBY)
 80023b0:	4b46      	ldr	r3, [pc, #280]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b40      	cmp	r3, #64	; 0x40
 80023bc:	d10d      	bne.n	80023da <SpiritManagementWaVcoCalibration+0x8a>
  {
    cStandby = 1;
 80023be:	2301      	movs	r3, #1
 80023c0:	73bb      	strb	r3, [r7, #14]
    SpiritCmdStrobeReady();
 80023c2:	2062      	movs	r0, #98	; 0x62
 80023c4:	f7ff fd8e 	bl	8001ee4 <SpiritCmdStrobeCommand>
    do{
      SpiritRefreshStatus();
 80023c8:	f001 feee 	bl	80041a8 <SpiritRefreshStatus>
      
    }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 80023cc:	4b3f      	ldr	r3, [pc, #252]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d1f6      	bne.n	80023c8 <SpiritManagementWaVcoCalibration+0x78>
  }
  
  SpiritCmdStrobeLockTx();
 80023da:	2066      	movs	r0, #102	; 0x66
 80023dc:	f7ff fd82 	bl	8001ee4 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 80023e4:	f001 fee0 	bl	80041a8 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 80023e8:	4b38      	ldr	r3, [pc, #224]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b13      	cmp	r3, #19
 80023f4:	d106      	bne.n	8002404 <SpiritManagementWaVcoCalibration+0xb4>
    {
      if(nLockwon++==5) return 1;
 80023f6:	7b7b      	ldrb	r3, [r7, #13]
 80023f8:	1c5a      	adds	r2, r3, #1
 80023fa:	737a      	strb	r2, [r7, #13]
 80023fc:	2b05      	cmp	r3, #5
 80023fe:	d101      	bne.n	8002404 <SpiritManagementWaVcoCalibration+0xb4>
 8002400:	2301      	movs	r3, #1
 8002402:	e05d      	b.n	80024c0 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 8002404:	4b31      	ldr	r3, [pc, #196]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b0f      	cmp	r3, #15
 8002410:	d1e8      	bne.n	80023e4 <SpiritManagementWaVcoCalibration+0x94>
    
  s_cVcoWordTx = SpiritCalibrationGetVcoCalData();
 8002412:	f7ff fcb9 	bl	8001d88 <SpiritCalibrationGetVcoCalData>
 8002416:	4603      	mov	r3, r0
 8002418:	70fb      	strb	r3, [r7, #3]
  
  SpiritCmdStrobeReady();
 800241a:	2062      	movs	r0, #98	; 0x62
 800241c:	f7ff fd62 	bl	8001ee4 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002420:	f001 fec2 	bl	80041a8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8002424:	4b29      	ldr	r3, [pc, #164]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	f3c3 0346 	ubfx	r3, r3, #1, #7
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b03      	cmp	r3, #3
 8002430:	d1f6      	bne.n	8002420 <SpiritManagementWaVcoCalibration+0xd0>
  
    
  SpiritCmdStrobeLockRx();
 8002432:	2065      	movs	r0, #101	; 0x65
 8002434:	f7ff fd56 	bl	8001ee4 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 8002438:	2300      	movs	r3, #0
 800243a:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 800243c:	f001 feb4 	bl	80041a8 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002440:	4b22      	ldr	r3, [pc, #136]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b13      	cmp	r3, #19
 800244c:	d106      	bne.n	800245c <SpiritManagementWaVcoCalibration+0x10c>
    {
      if(nLockwon++==5) return 1;
 800244e:	7b7b      	ldrb	r3, [r7, #13]
 8002450:	1c5a      	adds	r2, r3, #1
 8002452:	737a      	strb	r2, [r7, #13]
 8002454:	2b05      	cmp	r3, #5
 8002456:	d101      	bne.n	800245c <SpiritManagementWaVcoCalibration+0x10c>
 8002458:	2301      	movs	r3, #1
 800245a:	e031      	b.n	80024c0 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 800245c:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b0f      	cmp	r3, #15
 8002468:	d1e8      	bne.n	800243c <SpiritManagementWaVcoCalibration+0xec>
  
  s_cVcoWordRx = SpiritCalibrationGetVcoCalData();
 800246a:	f7ff fc8d 	bl	8001d88 <SpiritCalibrationGetVcoCalData>
 800246e:	4603      	mov	r3, r0
 8002470:	70bb      	strb	r3, [r7, #2]
  
  SpiritCmdStrobeReady();
 8002472:	2062      	movs	r0, #98	; 0x62
 8002474:	f7ff fd36 	bl	8001ee4 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002478:	f001 fe96 	bl	80041a8 <SpiritRefreshStatus>
   
  }while(g_xStatus.MC_STATE != MC_STATE_READY);
 800247c:	4b13      	ldr	r3, [pc, #76]	; (80024cc <SpiritManagementWaVcoCalibration+0x17c>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b03      	cmp	r3, #3
 8002488:	d1f6      	bne.n	8002478 <SpiritManagementWaVcoCalibration+0x128>
  
  if(cStandby == 1)
 800248a:	7bbb      	ldrb	r3, [r7, #14]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d102      	bne.n	8002496 <SpiritManagementWaVcoCalibration+0x146>
  {
    SpiritCmdStrobeStandby();    
 8002490:	2063      	movs	r0, #99	; 0x63
 8002492:	f7ff fd27 	bl	8001ee4 <SpiritCmdStrobeCommand>
  }
  SpiritCalibrationVco(S_DISABLE);
 8002496:	2000      	movs	r0, #0
 8002498:	f7ff fc3e 	bl	8001d18 <SpiritCalibrationVco>
  
  /* Disable the reference divider if the XTAL is between 48 and 52 MHz */
  if(cRestore)
 800249c:	7bfb      	ldrb	r3, [r7, #15]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d005      	beq.n	80024ae <SpiritManagementWaVcoCalibration+0x15e>
  {
    SpiritRadioSetRefDiv(S_DISABLE);    
 80024a2:	2000      	movs	r0, #0
 80024a4:	f001 fc1e 	bl	8003ce4 <SpiritRadioSetRefDiv>
    SpiritManagementSetFrequencyBase(nFreq);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff fe4f 	bl	800214c <SpiritManagementSetFrequencyBase>
  }
  
  
  SpiritCalibrationSetVcoCalDataTx(s_cVcoWordTx);
 80024ae:	78fb      	ldrb	r3, [r7, #3]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fc85 	bl	8001dc0 <SpiritCalibrationSetVcoCalDataTx>
  SpiritCalibrationSetVcoCalDataRx(s_cVcoWordRx);
 80024b6:	78bb      	ldrb	r3, [r7, #2]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fcb5 	bl	8001e28 <SpiritCalibrationSetVcoCalDataRx>
  
  return 0;
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3710      	adds	r7, #16
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	01c9c380 	.word	0x01c9c380
 80024cc:	20000278 	.word	0x20000278

080024d0 <SpiritManagementWaCmdStrobeTx>:


void SpiritManagementWaCmdStrobeTx(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_TX)
 80024d6:	4b16      	ldr	r3, [pc, #88]	; (8002530 <SpiritManagementWaCmdStrobeTx+0x60>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d023      	beq.n	8002528 <SpiritManagementWaCmdStrobeTx+0x58>
  {
    //uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
    
    /* To achive the max output power */
    if(s_nDesiredFrequency>=150000000 && s_nDesiredFrequency<=470000000)
 80024e0:	4b14      	ldr	r3, [pc, #80]	; (8002534 <SpiritManagementWaCmdStrobeTx+0x64>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a14      	ldr	r2, [pc, #80]	; (8002538 <SpiritManagementWaCmdStrobeTx+0x68>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d908      	bls.n	80024fc <SpiritManagementWaCmdStrobeTx+0x2c>
 80024ea:	4b12      	ldr	r3, [pc, #72]	; (8002534 <SpiritManagementWaCmdStrobeTx+0x64>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a13      	ldr	r2, [pc, #76]	; (800253c <SpiritManagementWaCmdStrobeTx+0x6c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d803      	bhi.n	80024fc <SpiritManagementWaCmdStrobeTx+0x2c>
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_3_6_PF);
 80024f4:	20c0      	movs	r0, #192	; 0xc0
 80024f6:	f001 fb6b 	bl	8003bd0 <SpiritRadioSetPACwc>
 80024fa:	e002      	b.n	8002502 <SpiritManagementWaCmdStrobeTx+0x32>
    }
    else
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_0_PF);
 80024fc:	2000      	movs	r0, #0
 80024fe:	f001 fb67 	bl	8003bd0 <SpiritRadioSetPACwc>
    }
    
    uint8_t tmp = 0x11; SpiritSpiWriteRegisters(0xa9, 1, &tmp); /* Enable VCO_L buffer */
 8002502:	2311      	movs	r3, #17
 8002504:	71fb      	strb	r3, [r7, #7]
 8002506:	1dfb      	adds	r3, r7, #7
 8002508:	461a      	mov	r2, r3
 800250a:	2101      	movs	r1, #1
 800250c:	20a9      	movs	r0, #169	; 0xa9
 800250e:	f001 fe7d 	bl	800420c <RadioSpiWriteRegisters>
    tmp = 0x20; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */
 8002512:	2320      	movs	r3, #32
 8002514:	71fb      	strb	r3, [r7, #7]
 8002516:	1dfb      	adds	r3, r7, #7
 8002518:	461a      	mov	r2, r3
 800251a:	2101      	movs	r1, #1
 800251c:	20a5      	movs	r0, #165	; 0xa5
 800251e:	f001 fe75 	bl	800420c <RadioSpiWriteRegisters>
    
    s_cCommunicationState = COMMUNICATION_STATE_TX;
 8002522:	4b03      	ldr	r3, [pc, #12]	; (8002530 <SpiritManagementWaCmdStrobeTx+0x60>)
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
  }
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000006 	.word	0x20000006
 8002534:	20000270 	.word	0x20000270
 8002538:	08f0d17f 	.word	0x08f0d17f
 800253c:	1c03a180 	.word	0x1c03a180

08002540 <SpiritManagementWaCmdStrobeRx>:


void SpiritManagementWaCmdStrobeRx(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_RX)
 8002546:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <SpiritManagementWaCmdStrobeRx+0x34>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	d00d      	beq.n	800256c <SpiritManagementWaCmdStrobeRx+0x2c>
  {    
    uint8_t tmp = 0x98; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */    
 8002550:	2398      	movs	r3, #152	; 0x98
 8002552:	71fb      	strb	r3, [r7, #7]
 8002554:	1dfb      	adds	r3, r7, #7
 8002556:	461a      	mov	r2, r3
 8002558:	2101      	movs	r1, #1
 800255a:	20a5      	movs	r0, #165	; 0xa5
 800255c:	f001 fe56 	bl	800420c <RadioSpiWriteRegisters>
    SpiritRadioSetPACwc(LOAD_0_PF); /* Set the correct CWC parameter */
 8002560:	2000      	movs	r0, #0
 8002562:	f001 fb35 	bl	8003bd0 <SpiritRadioSetPACwc>
    
    s_cCommunicationState = COMMUNICATION_STATE_RX;
 8002566:	4b03      	ldr	r3, [pc, #12]	; (8002574 <SpiritManagementWaCmdStrobeRx+0x34>)
 8002568:	2201      	movs	r2, #1
 800256a:	701a      	strb	r2, [r3, #0]
  }
}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000006 	.word	0x20000006

08002578 <SpiritManagementWaTRxFcMem>:

void SpiritManagementWaTRxFcMem(uint32_t nDesiredFreq)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  s_cCommunicationState = COMMUNICATION_STATE_NONE;
 8002580:	4b05      	ldr	r3, [pc, #20]	; (8002598 <SpiritManagementWaTRxFcMem+0x20>)
 8002582:	2202      	movs	r2, #2
 8002584:	701a      	strb	r2, [r3, #0]
  s_nDesiredFrequency = nDesiredFreq;
 8002586:	4a05      	ldr	r2, [pc, #20]	; (800259c <SpiritManagementWaTRxFcMem+0x24>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	20000006 	.word	0x20000006
 800259c:	20000270 	.word	0x20000270

080025a0 <SpiritManagementWaExtraCurrent>:


void SpiritManagementWaExtraCurrent(void)
{          
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
  uint8_t tmp= 0xCA;SpiritSpiWriteRegisters(0xB2, 1, &tmp); 
 80025a6:	23ca      	movs	r3, #202	; 0xca
 80025a8:	71fb      	strb	r3, [r7, #7]
 80025aa:	1dfb      	adds	r3, r7, #7
 80025ac:	461a      	mov	r2, r3
 80025ae:	2101      	movs	r1, #1
 80025b0:	20b2      	movs	r0, #178	; 0xb2
 80025b2:	f001 fe2b 	bl	800420c <RadioSpiWriteRegisters>
  tmp= 0x04;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 80025b6:	2304      	movs	r3, #4
 80025b8:	71fb      	strb	r3, [r7, #7]
 80025ba:	1dfb      	adds	r3, r7, #7
 80025bc:	461a      	mov	r2, r3
 80025be:	2101      	movs	r1, #1
 80025c0:	20a8      	movs	r0, #168	; 0xa8
 80025c2:	f001 fe23 	bl	800420c <RadioSpiWriteRegisters>
  /* just a read to loose some microsecs more */
  SpiritSpiReadRegisters(0xA8, 1, &tmp);
 80025c6:	1dfb      	adds	r3, r7, #7
 80025c8:	461a      	mov	r2, r3
 80025ca:	2101      	movs	r1, #1
 80025cc:	20a8      	movs	r0, #168	; 0xa8
 80025ce:	f001 fe69 	bl	80042a4 <RadioSpiReadRegisters>
  tmp= 0x00;SpiritSpiWriteRegisters(0xA8, 1, &tmp); 
 80025d2:	2300      	movs	r3, #0
 80025d4:	71fb      	strb	r3, [r7, #7]
 80025d6:	1dfb      	adds	r3, r7, #7
 80025d8:	461a      	mov	r2, r3
 80025da:	2101      	movs	r1, #1
 80025dc:	20a8      	movs	r0, #168	; 0xa8
 80025de:	f001 fe15 	bl	800420c <RadioSpiWriteRegisters>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <SpiritPktCommonGetControlLength>:
 * @brief  Returns the CONTROL field length for SPIRIT packets.
 * @param  None.
 * @retval uint8_t Control field length.
 */
uint8_t SpiritPktCommonGetControlLength(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 80025f2:	1dfb      	adds	r3, r7, #7
 80025f4:	461a      	mov	r2, r3
 80025f6:	2101      	movs	r1, #1
 80025f8:	2030      	movs	r0, #48	; 0x30
 80025fa:	f001 fe53 	bl	80042a4 <RadioSpiReadRegisters>
 80025fe:	4602      	mov	r2, r0
 8002600:	4b07      	ldr	r3, [pc, #28]	; (8002620 <SpiritPktCommonGetControlLength+0x34>)
 8002602:	b212      	sxth	r2, r2
 8002604:	4611      	mov	r1, r2
 8002606:	7019      	strb	r1, [r3, #0]
 8002608:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800260c:	705a      	strb	r2, [r3, #1]

  /* Rebuild and return value */
  return (tempRegValue & PCKTCTRL4_CONTROL_LEN_MASK);
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	b2db      	uxtb	r3, r3

}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20000278 	.word	0x20000278

08002624 <SpiritPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritPktCommonFilterOnCrc(SpiritFunctionalState xNewState)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 800262e:	f107 030f 	add.w	r3, r7, #15
 8002632:	461a      	mov	r2, r3
 8002634:	2101      	movs	r1, #1
 8002636:	204f      	movs	r0, #79	; 0x4f
 8002638:	f001 fe34 	bl	80042a4 <RadioSpiReadRegisters>
 800263c:	4602      	mov	r2, r0
 800263e:	4b14      	ldr	r3, [pc, #80]	; (8002690 <SpiritPktCommonFilterOnCrc+0x6c>)
 8002640:	b212      	sxth	r2, r2
 8002642:	4611      	mov	r1, r2
 8002644:	7019      	strb	r1, [r3, #0]
 8002646:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800264a:	705a      	strb	r2, [r3, #1]

  /* Modify the register value: enable or disable the CRC filtering */
  if(xNewState == S_ENABLE)
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d105      	bne.n	800265e <SpiritPktCommonFilterOnCrc+0x3a>
  {
    tempRegValue |= PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
 8002654:	f043 0301 	orr.w	r3, r3, #1
 8002658:	b2db      	uxtb	r3, r3
 800265a:	73fb      	strb	r3, [r7, #15]
 800265c:	e004      	b.n	8002668 <SpiritPktCommonFilterOnCrc+0x44>
  }
  else
  {
    tempRegValue &= ~PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 800265e:	7bfb      	ldrb	r3, [r7, #15]
 8002660:	f023 0301 	bic.w	r3, r3, #1
 8002664:	b2db      	uxtb	r3, r3
 8002666:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 8002668:	f107 030f 	add.w	r3, r7, #15
 800266c:	461a      	mov	r2, r3
 800266e:	2101      	movs	r1, #1
 8002670:	204f      	movs	r0, #79	; 0x4f
 8002672:	f001 fdcb 	bl	800420c <RadioSpiWriteRegisters>
 8002676:	4602      	mov	r2, r0
 8002678:	4b05      	ldr	r3, [pc, #20]	; (8002690 <SpiritPktCommonFilterOnCrc+0x6c>)
 800267a:	b212      	sxth	r2, r2
 800267c:	4611      	mov	r1, r2
 800267e:	7019      	strb	r1, [r3, #0]
 8002680:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002684:	705a      	strb	r2, [r3, #1]

}
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000278 	.word	0x20000278

08002694 <SpiritPktCommonSetDestinationAddress>:
 * @param  cAddress Destination address.
 *         This parameter is an uint8_t.
 * @retval None.
 */
void SpiritPktCommonSetDestinationAddress(uint8_t cAddress)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	71fb      	strb	r3, [r7, #7]
  /* Writes value on PCKT_FLT_GOALS_SOURCE_ADDR register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_SOURCE_ADDR_BASE, 1, &cAddress);
 800269e:	1dfb      	adds	r3, r7, #7
 80026a0:	461a      	mov	r2, r3
 80026a2:	2101      	movs	r1, #1
 80026a4:	204b      	movs	r0, #75	; 0x4b
 80026a6:	f001 fdb1 	bl	800420c <RadioSpiWriteRegisters>
 80026aa:	4602      	mov	r2, r0
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <SpiritPktCommonSetDestinationAddress+0x30>)
 80026ae:	b212      	sxth	r2, r2
 80026b0:	4611      	mov	r1, r2
 80026b2:	7019      	strb	r1, [r3, #0]
 80026b4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026b8:	705a      	strb	r2, [r3, #1]

}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20000278 	.word	0x20000278

080026c8 <SpiritPktCommonGetReceivedSourceAddress>:
 * @brief  Returns the source address of the received packet.
 * @param  None.
 * @retval uint8_t Source address of the received packet.
 */
uint8_t SpiritPktCommonGetReceivedSourceAddress(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the RX_ADDR_FIELD1 register value */
  g_xStatus = SpiritSpiReadRegisters(RX_ADDR_FIELD1_BASE, 1, &tempRegValue);
 80026ce:	1dfb      	adds	r3, r7, #7
 80026d0:	461a      	mov	r2, r3
 80026d2:	2101      	movs	r1, #1
 80026d4:	20d2      	movs	r0, #210	; 0xd2
 80026d6:	f001 fde5 	bl	80042a4 <RadioSpiReadRegisters>
 80026da:	4602      	mov	r2, r0
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <SpiritPktCommonGetReceivedSourceAddress+0x2c>)
 80026de:	b212      	sxth	r2, r2
 80026e0:	4611      	mov	r1, r2
 80026e2:	7019      	strb	r1, [r3, #0]
 80026e4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026e8:	705a      	strb	r2, [r3, #1]

  /* Returns value */
  return tempRegValue;
 80026ea:	79fb      	ldrb	r3, [r7, #7]

}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	20000278 	.word	0x20000278

080026f8 <SpiritPktStackInit>:
 * @param  pxPktStackInit STack packet init structure.
 *         This parameter is a pointer to @ref PktStackInit.
 * @retval None.
 */
void SpiritPktStackInit(PktStackInit* pxPktStackInit)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackInit->xDataWhitening));
  s_assert_param(IS_STACK_CONTROL_LENGTH(pxPktStackInit->xControlLength));


  /* Reads the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	461a      	mov	r2, r3
 8002706:	2101      	movs	r1, #1
 8002708:	2051      	movs	r0, #81	; 0x51
 800270a:	f001 fdcb 	bl	80042a4 <RadioSpiReadRegisters>
 800270e:	4602      	mov	r2, r0
 8002710:	4b60      	ldr	r3, [pc, #384]	; (8002894 <SpiritPktStackInit+0x19c>)
 8002712:	b212      	sxth	r2, r2
 8002714:	4611      	mov	r1, r2
 8002716:	7019      	strb	r1, [r3, #0]
 8002718:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800271c:	705a      	strb	r2, [r3, #1]

  /* Mask a reserved bit */
  tempRegValue[0] &= ~0x20;
 800271e:	7a3b      	ldrb	r3, [r7, #8]
 8002720:	f023 0320 	bic.w	r3, r3, #32
 8002724:	b2db      	uxtb	r3, r3
 8002726:	723b      	strb	r3, [r7, #8]

  /* Always (!) set the automatic packet filtering */
  tempRegValue[0] |= PROTOCOL1_AUTO_PCKT_FLT_MASK;
 8002728:	7a3b      	ldrb	r3, [r7, #8]
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	b2db      	uxtb	r3, r3
 8002730:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8002732:	f107 0308 	add.w	r3, r7, #8
 8002736:	461a      	mov	r2, r3
 8002738:	2101      	movs	r1, #1
 800273a:	2051      	movs	r0, #81	; 0x51
 800273c:	f001 fd66 	bl	800420c <RadioSpiWriteRegisters>
 8002740:	4602      	mov	r2, r0
 8002742:	4b54      	ldr	r3, [pc, #336]	; (8002894 <SpiritPktStackInit+0x19c>)
 8002744:	b212      	sxth	r2, r2
 8002746:	4611      	mov	r1, r2
 8002748:	7019      	strb	r1, [r3, #0]
 800274a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800274e:	705a      	strb	r2, [r3, #1]

  /* Reads the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002750:	f107 0308 	add.w	r3, r7, #8
 8002754:	461a      	mov	r2, r3
 8002756:	2101      	movs	r1, #1
 8002758:	204f      	movs	r0, #79	; 0x4f
 800275a:	f001 fda3 	bl	80042a4 <RadioSpiReadRegisters>
 800275e:	4602      	mov	r2, r0
 8002760:	4b4c      	ldr	r3, [pc, #304]	; (8002894 <SpiritPktStackInit+0x19c>)
 8002762:	b212      	sxth	r2, r2
 8002764:	4611      	mov	r1, r2
 8002766:	7019      	strb	r1, [r3, #0]
 8002768:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800276c:	705a      	strb	r2, [r3, #1]

  /* Always reset the control and source filtering */
  tempRegValue[0] &= ~(PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK | PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK);
 800276e:	7a3b      	ldrb	r3, [r7, #8]
 8002770:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002774:	b2db      	uxtb	r3, r3
 8002776:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002778:	f107 0308 	add.w	r3, r7, #8
 800277c:	461a      	mov	r2, r3
 800277e:	2101      	movs	r1, #1
 8002780:	204f      	movs	r0, #79	; 0x4f
 8002782:	f001 fd43 	bl	800420c <RadioSpiWriteRegisters>
 8002786:	4602      	mov	r2, r0
 8002788:	4b42      	ldr	r3, [pc, #264]	; (8002894 <SpiritPktStackInit+0x19c>)
 800278a:	b212      	sxth	r2, r2
 800278c:	4611      	mov	r1, r2
 800278e:	7019      	strb	r1, [r3, #0]
 8002790:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002794:	705a      	strb	r2, [r3, #1]


  /* Address and control length setting: source and destination address are always present so ADDRESS_LENGTH=2 */
  tempRegValue[0] = 0x10 | ((uint8_t) pxPktStackInit->xControlLength);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	7adb      	ldrb	r3, [r3, #11]
 800279a:	f043 0310 	orr.w	r3, r3, #16
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	723b      	strb	r3, [r7, #8]


  /* Packet format and width length setting */
  pxPktStackInit->cPktLengthWidth == 0 ? pxPktStackInit->cPktLengthWidth=1 : pxPktStackInit->cPktLengthWidth;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	7a5b      	ldrb	r3, [r3, #9]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d102      	bne.n	80027b0 <SpiritPktStackInit+0xb8>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	725a      	strb	r2, [r3, #9]
  tempRegValue[1] = ((uint8_t) PCKTCTRL3_PCKT_FRMT_STACK) | ((uint8_t)(pxPktStackInit->cPktLengthWidth-1));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	7a5b      	ldrb	r3, [r3, #9]
 80027b4:	3b01      	subs	r3, #1
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	727b      	strb	r3, [r7, #9]

  /* Preamble, sync and fixed or variable length setting */
  tempRegValue[2] = ((uint8_t) pxPktStackInit->xPreambleLength) | ((uint8_t) pxPktStackInit->xSyncLength) |
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	781a      	ldrb	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	785b      	ldrb	r3, [r3, #1]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	b2da      	uxtb	r2, r3
                    ((uint8_t) pxPktStackInit->xFixVarLength);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	7a1b      	ldrb	r3, [r3, #8]
  tempRegValue[2] = ((uint8_t) pxPktStackInit->xPreambleLength) | ((uint8_t) pxPktStackInit->xSyncLength) |
 80027d0:	4313      	orrs	r3, r2
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	72bb      	strb	r3, [r7, #10]

  /* CRC length, whitening and FEC setting */
  tempRegValue[3] = (uint8_t) pxPktStackInit->xCrcMode;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	7a9b      	ldrb	r3, [r3, #10]
 80027da:	72fb      	strb	r3, [r7, #11]

  if(pxPktStackInit->xDataWhitening == S_ENABLE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	7b5b      	ldrb	r3, [r3, #13]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d104      	bne.n	80027ee <SpiritPktStackInit+0xf6>
  {
     tempRegValue[3] |= PCKTCTRL1_WHIT_MASK;
 80027e4:	7afb      	ldrb	r3, [r7, #11]
 80027e6:	f043 0310 	orr.w	r3, r3, #16
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	72fb      	strb	r3, [r7, #11]
  }

  if(pxPktStackInit->xFec == S_ENABLE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7b1b      	ldrb	r3, [r3, #12]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d104      	bne.n	8002800 <SpiritPktStackInit+0x108>
  {
     tempRegValue[3] |= PCKTCTRL1_FEC_MASK;
 80027f6:	7afb      	ldrb	r3, [r7, #11]
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	72fb      	strb	r3, [r7, #11]
  }
  
  /* Writes registers */
  SpiritSpiWriteRegisters(PCKTCTRL4_BASE, 4, tempRegValue);
 8002800:	f107 0308 	add.w	r3, r7, #8
 8002804:	461a      	mov	r2, r3
 8002806:	2104      	movs	r1, #4
 8002808:	2030      	movs	r0, #48	; 0x30
 800280a:	f001 fcff 	bl	800420c <RadioSpiWriteRegisters>

  /* Sync words setting */
  for(i=0;i<4;i++)
 800280e:	2300      	movs	r3, #0
 8002810:	73fb      	strb	r3, [r7, #15]
 8002812:	e01d      	b.n	8002850 <SpiritPktStackInit+0x158>
  {
    if(i<3-(pxPktStackInit->xSyncLength >>1))
 8002814:	7bfa      	ldrb	r2, [r7, #15]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	785b      	ldrb	r3, [r3, #1]
 800281a:	085b      	lsrs	r3, r3, #1
 800281c:	b2db      	uxtb	r3, r3
 800281e:	f1c3 0303 	rsb	r3, r3, #3
 8002822:	429a      	cmp	r2, r3
 8002824:	da06      	bge.n	8002834 <SpiritPktStackInit+0x13c>
    {
      tempRegValue[i]=0;
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	3310      	adds	r3, #16
 800282a:	443b      	add	r3, r7
 800282c:	2200      	movs	r2, #0
 800282e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002832:	e00a      	b.n	800284a <SpiritPktStackInit+0x152>
    }
    else
    {
      tempRegValue[i] = (uint8_t)(pxPktStackInit->lSyncWords>>(8*i));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	40da      	lsrs	r2, r3
 800283e:	7bfb      	ldrb	r3, [r7, #15]
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	3310      	adds	r3, #16
 8002844:	443b      	add	r3, r7
 8002846:	f803 2c08 	strb.w	r2, [r3, #-8]
  for(i=0;i<4;i++)
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	3301      	adds	r3, #1
 800284e:	73fb      	strb	r3, [r7, #15]
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	2b03      	cmp	r3, #3
 8002854:	d9de      	bls.n	8002814 <SpiritPktStackInit+0x11c>
    }
  }

  /* Enables or disables the CRC check */
  if(pxPktStackInit->xCrcMode == PKT_NO_CRC)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	7a9b      	ldrb	r3, [r3, #10]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d103      	bne.n	8002866 <SpiritPktStackInit+0x16e>
  {
    SpiritPktStackFilterOnCrc(S_DISABLE);
 800285e:	2000      	movs	r0, #0
 8002860:	f7ff fee0 	bl	8002624 <SpiritPktCommonFilterOnCrc>
 8002864:	e002      	b.n	800286c <SpiritPktStackInit+0x174>
  }
  else
  {
    SpiritPktStackFilterOnCrc(S_ENABLE);
 8002866:	2001      	movs	r0, #1
 8002868:	f7ff fedc 	bl	8002624 <SpiritPktCommonFilterOnCrc>
  }

  /* Writes registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNC4_BASE, 4, tempRegValue);
 800286c:	f107 0308 	add.w	r3, r7, #8
 8002870:	461a      	mov	r2, r3
 8002872:	2104      	movs	r1, #4
 8002874:	2036      	movs	r0, #54	; 0x36
 8002876:	f001 fcc9 	bl	800420c <RadioSpiWriteRegisters>
 800287a:	4602      	mov	r2, r0
 800287c:	4b05      	ldr	r3, [pc, #20]	; (8002894 <SpiritPktStackInit+0x19c>)
 800287e:	b212      	sxth	r2, r2
 8002880:	4611      	mov	r1, r2
 8002882:	7019      	strb	r1, [r3, #0]
 8002884:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002888:	705a      	strb	r2, [r3, #1]

}
 800288a:	bf00      	nop
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000278 	.word	0x20000278

08002898 <SpiritPktStackAddressesInit>:
 * @param  pxPktStackAddresses STack packet addresses init structure.
 *         This parameter is a pointer to @ref PktStackAddressesInit .
 * @retval None.
 */
void SpiritPktStackAddressesInit(PktStackAddressesInit* pxPktStackAddresses)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnMyAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktStackAddresses->xFilterOnBroadcastAddress));
  
  /* Reads the filtering options ragister */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 80028a0:	f107 030c 	add.w	r3, r7, #12
 80028a4:	461a      	mov	r2, r3
 80028a6:	2101      	movs	r1, #1
 80028a8:	204f      	movs	r0, #79	; 0x4f
 80028aa:	f001 fcfb 	bl	80042a4 <RadioSpiReadRegisters>
 80028ae:	4602      	mov	r2, r0
 80028b0:	4b2f      	ldr	r3, [pc, #188]	; (8002970 <SpiritPktStackAddressesInit+0xd8>)
 80028b2:	b212      	sxth	r2, r2
 80028b4:	4611      	mov	r1, r2
 80028b6:	7019      	strb	r1, [r3, #0]
 80028b8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80028bc:	705a      	strb	r2, [r3, #1]
  
  /* Enables or disables filtering on my address */
  if(pxPktStackAddresses->xFilterOnMyAddress == S_ENABLE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d105      	bne.n	80028d2 <SpiritPktStackAddressesInit+0x3a>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 80028c6:	7b3b      	ldrb	r3, [r7, #12]
 80028c8:	f043 0308 	orr.w	r3, r3, #8
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	733b      	strb	r3, [r7, #12]
 80028d0:	e004      	b.n	80028dc <SpiritPktStackAddressesInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 80028d2:	7b3b      	ldrb	r3, [r7, #12]
 80028d4:	f023 0308 	bic.w	r3, r3, #8
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on multicast address */
  if(pxPktStackAddresses->xFilterOnMulticastAddress == S_ENABLE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	789b      	ldrb	r3, [r3, #2]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d105      	bne.n	80028f0 <SpiritPktStackAddressesInit+0x58>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 80028e4:	7b3b      	ldrb	r3, [r7, #12]
 80028e6:	f043 0304 	orr.w	r3, r3, #4
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	733b      	strb	r3, [r7, #12]
 80028ee:	e004      	b.n	80028fa <SpiritPktStackAddressesInit+0x62>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 80028f0:	7b3b      	ldrb	r3, [r7, #12]
 80028f2:	f023 0304 	bic.w	r3, r3, #4
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on broadcast address */
  if(pxPktStackAddresses->xFilterOnBroadcastAddress == S_ENABLE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	791b      	ldrb	r3, [r3, #4]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d105      	bne.n	800290e <SpiritPktStackAddressesInit+0x76>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8002902:	7b3b      	ldrb	r3, [r7, #12]
 8002904:	f043 0302 	orr.w	r3, r3, #2
 8002908:	b2db      	uxtb	r3, r3
 800290a:	733b      	strb	r3, [r7, #12]
 800290c:	e004      	b.n	8002918 <SpiritPktStackAddressesInit+0x80>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 800290e:	7b3b      	ldrb	r3, [r7, #12]
 8002910:	f023 0302 	bic.w	r3, r3, #2
 8002914:	b2db      	uxtb	r3, r3
 8002916:	733b      	strb	r3, [r7, #12]
  }
  
  /* Writes value on the register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002918:	f107 030c 	add.w	r3, r7, #12
 800291c:	461a      	mov	r2, r3
 800291e:	2101      	movs	r1, #1
 8002920:	204f      	movs	r0, #79	; 0x4f
 8002922:	f001 fc73 	bl	800420c <RadioSpiWriteRegisters>
 8002926:	4602      	mov	r2, r0
 8002928:	4b11      	ldr	r3, [pc, #68]	; (8002970 <SpiritPktStackAddressesInit+0xd8>)
 800292a:	b212      	sxth	r2, r2
 800292c:	4611      	mov	r1, r2
 800292e:	7019      	strb	r1, [r3, #0]
 8002930:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002934:	705a      	strb	r2, [r3, #1]
  
  /* Fills array with the addresses passed in the structure */
  tempRegValue[0] = pxPktStackAddresses->cBroadcastAddress;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	795b      	ldrb	r3, [r3, #5]
 800293a:	733b      	strb	r3, [r7, #12]
  tempRegValue[1] = pxPktStackAddresses->cMulticastAddress;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	78db      	ldrb	r3, [r3, #3]
 8002940:	737b      	strb	r3, [r7, #13]
  tempRegValue[2] = pxPktStackAddresses->cMyAddress;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	785b      	ldrb	r3, [r3, #1]
 8002946:	73bb      	strb	r3, [r7, #14]
  
  /* Writes them on the addresses registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_BROADCAST_BASE, 3, tempRegValue);
 8002948:	f107 030c 	add.w	r3, r7, #12
 800294c:	461a      	mov	r2, r3
 800294e:	2103      	movs	r1, #3
 8002950:	204c      	movs	r0, #76	; 0x4c
 8002952:	f001 fc5b 	bl	800420c <RadioSpiWriteRegisters>
 8002956:	4602      	mov	r2, r0
 8002958:	4b05      	ldr	r3, [pc, #20]	; (8002970 <SpiritPktStackAddressesInit+0xd8>)
 800295a:	b212      	sxth	r2, r2
 800295c:	4611      	mov	r1, r2
 800295e:	7019      	strb	r1, [r3, #0]
 8002960:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002964:	705a      	strb	r2, [r3, #1]
  
}
 8002966:	bf00      	nop
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000278 	.word	0x20000278

08002974 <SpiritPktStackSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter can be any value of uint16_t.
 * @retval None.
 */
void SpiritPktStackSetPayloadLength(uint16_t nPayloadLength)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	80fb      	strh	r3, [r7, #6]
  uint8_t tempRegValue[2];

  /* Computes the oversize (address + control) size */
  uint16_t overSize = 2 + (uint16_t) SpiritPktStackGetControlLength();
 800297e:	f7ff fe35 	bl	80025ec <SpiritPktCommonGetControlLength>
 8002982:	4603      	mov	r3, r0
 8002984:	b29b      	uxth	r3, r3
 8002986:	3302      	adds	r3, #2
 8002988:	81fb      	strh	r3, [r7, #14]

  /* Computes PCKTLEN0 value from lPayloadLength */
  tempRegValue[1]=STACK_BUILD_PCKTLEN0(nPayloadLength+overSize);
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	b2da      	uxtb	r2, r3
 800298e:	89fb      	ldrh	r3, [r7, #14]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4413      	add	r3, r2
 8002994:	b2db      	uxtb	r3, r3
 8002996:	737b      	strb	r3, [r7, #13]
  /* Computes PCKTLEN1 value from lPayloadLength */
  tempRegValue[0]=STACK_BUILD_PCKTLEN1(nPayloadLength+overSize);
 8002998:	88fa      	ldrh	r2, [r7, #6]
 800299a:	89fb      	ldrh	r3, [r7, #14]
 800299c:	4413      	add	r3, r2
 800299e:	121b      	asrs	r3, r3, #8
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	733b      	strb	r3, [r7, #12]

  /* Writes the value on the PCKTLENx registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKTLEN1_BASE, 2, tempRegValue);
 80029a4:	f107 030c 	add.w	r3, r7, #12
 80029a8:	461a      	mov	r2, r3
 80029aa:	2102      	movs	r1, #2
 80029ac:	2034      	movs	r0, #52	; 0x34
 80029ae:	f001 fc2d 	bl	800420c <RadioSpiWriteRegisters>
 80029b2:	4602      	mov	r2, r0
 80029b4:	4b05      	ldr	r3, [pc, #20]	; (80029cc <SpiritPktStackSetPayloadLength+0x58>)
 80029b6:	b212      	sxth	r2, r2
 80029b8:	4611      	mov	r1, r2
 80029ba:	7019      	strb	r1, [r3, #0]
 80029bc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80029c0:	705a      	strb	r2, [r3, #1]

}
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000278 	.word	0x20000278

080029d0 <SpiritQiSqiCheck>:
 * @param  xNewState new state for SQI check.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritQiSqiCheck(SpiritFunctionalState xNewState)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 80029da:	f107 030f 	add.w	r3, r7, #15
 80029de:	461a      	mov	r2, r3
 80029e0:	2101      	movs	r1, #1
 80029e2:	203a      	movs	r0, #58	; 0x3a
 80029e4:	f001 fc5e 	bl	80042a4 <RadioSpiReadRegisters>
 80029e8:	4602      	mov	r2, r0
 80029ea:	4b14      	ldr	r3, [pc, #80]	; (8002a3c <SpiritQiSqiCheck+0x6c>)
 80029ec:	b212      	sxth	r2, r2
 80029ee:	4611      	mov	r1, r2
 80029f0:	7019      	strb	r1, [r3, #0]
 80029f2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80029f6:	705a      	strb	r2, [r3, #1]

  /* Enables or disables the SQI Check bit on the QI_BASE register */
  if(xNewState == S_ENABLE)
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d105      	bne.n	8002a0a <SpiritQiSqiCheck+0x3a>
  {
    tempRegValue |= QI_SQI_MASK;
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
 8002a00:	f043 0302 	orr.w	r3, r3, #2
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	73fb      	strb	r3, [r7, #15]
 8002a08:	e004      	b.n	8002a14 <SpiritQiSqiCheck+0x44>
  }
  else
  {
    tempRegValue &= ~QI_SQI_MASK;
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	f023 0302 	bic.w	r3, r3, #2
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002a14:	f107 030f 	add.w	r3, r7, #15
 8002a18:	461a      	mov	r2, r3
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	203a      	movs	r0, #58	; 0x3a
 8002a1e:	f001 fbf5 	bl	800420c <RadioSpiWriteRegisters>
 8002a22:	4602      	mov	r2, r0
 8002a24:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <SpiritQiSqiCheck+0x6c>)
 8002a26:	b212      	sxth	r2, r2
 8002a28:	4611      	mov	r1, r2
 8002a2a:	7019      	strb	r1, [r3, #0]
 8002a2c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a30:	705a      	strb	r2, [r3, #1]

}
 8002a32:	bf00      	nop
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000278 	.word	0x20000278

08002a40 <SpiritQiSetSqiThreshold>:
 * @param  xSqiThr parameter of the formula above.
 * 	   This parameter is a @ref SqiThreshold.
 * @retval None.
 */
void SpiritQiSetSqiThreshold(SqiThreshold xSqiThr)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SQI_THR(xSqiThr));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8002a4a:	f107 030f 	add.w	r3, r7, #15
 8002a4e:	461a      	mov	r2, r3
 8002a50:	2101      	movs	r1, #1
 8002a52:	203a      	movs	r0, #58	; 0x3a
 8002a54:	f001 fc26 	bl	80042a4 <RadioSpiReadRegisters>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <SpiritQiSetSqiThreshold+0x64>)
 8002a5c:	b212      	sxth	r2, r2
 8002a5e:	4611      	mov	r1, r2
 8002a60:	7019      	strb	r1, [r3, #0]
 8002a62:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a66:	705a      	strb	r2, [r3, #1]

  /* Build the SQI threshold value to be written */
  tempRegValue &= 0x3F;
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= ((uint8_t)xSqiThr);
 8002a72:	7bfa      	ldrb	r2, [r7, #15]
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8002a7c:	f107 030f 	add.w	r3, r7, #15
 8002a80:	461a      	mov	r2, r3
 8002a82:	2101      	movs	r1, #1
 8002a84:	203a      	movs	r0, #58	; 0x3a
 8002a86:	f001 fbc1 	bl	800420c <RadioSpiWriteRegisters>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <SpiritQiSetSqiThreshold+0x64>)
 8002a8e:	b212      	sxth	r2, r2
 8002a90:	4611      	mov	r1, r2
 8002a92:	7019      	strb	r1, [r3, #0]
 8002a94:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002a98:	705a      	strb	r2, [r3, #1]

}
 8002a9a:	bf00      	nop
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000278 	.word	0x20000278

08002aa8 <SpiritQiSetRssiThresholddBm>:
 * @param  nDbmValue RSSI threshold reported in dBm.
 *         This parameter must be a sint32_t.
 * @retval None.
 */
void SpiritQiSetRssiThresholddBm(int32_t nDbmValue)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue=2*(nDbmValue+130);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3382      	adds	r3, #130	; 0x82
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  s_assert_param(IS_RSSI_THR_DBM(nDbmValue));

  /* Writes the new value on the RSSI_TH register */
  g_xStatus = SpiritSpiWriteRegisters(RSSI_TH_BASE, 1, &tempRegValue);
 8002abc:	f107 030f 	add.w	r3, r7, #15
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	2022      	movs	r0, #34	; 0x22
 8002ac6:	f001 fba1 	bl	800420c <RadioSpiWriteRegisters>
 8002aca:	4602      	mov	r2, r0
 8002acc:	4b05      	ldr	r3, [pc, #20]	; (8002ae4 <SpiritQiSetRssiThresholddBm+0x3c>)
 8002ace:	b212      	sxth	r2, r2
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	7019      	strb	r1, [r3, #0]
 8002ad4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ad8:	705a      	strb	r2, [r3, #1]

}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000278 	.word	0x20000278

08002ae8 <SpiritRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of SPIRIT.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioInit(SRadioInit* pxSRadioInitStruct)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08c      	sub	sp, #48	; 0x30
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint8_t anaRadioRegArray[8], digRadioRegArray[4];
  int16_t xtalOffsetFactor;
  uint8_t drM, drE, FdevM, FdevE, bwM, bwE;
    
  /* Workaround for Vtune */
  uint8_t value = 0xA0; SpiritSpiWriteRegisters(0x9F, 1, &value);
 8002af0:	23a0      	movs	r3, #160	; 0xa0
 8002af2:	747b      	strb	r3, [r7, #17]
 8002af4:	f107 0311 	add.w	r3, r7, #17
 8002af8:	461a      	mov	r2, r3
 8002afa:	2101      	movs	r1, #1
 8002afc:	209f      	movs	r0, #159	; 0x9f
 8002afe:	f001 fb85 	bl	800420c <RadioSpiWriteRegisters>
  
  /* Calculates the offset respect to RF frequency and according to xtal_ppm parameter: (xtal_ppm*FBase)/10^6 */
  FOffsetTmp = (int32_t)(((float)pxSRadioInitStruct->nXtalOffsetPpm*pxSRadioInitStruct->lFrequencyBase)/PPM_FACTOR);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b08:	ee07 3a90 	vmov	s15, r3
 8002b0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	ee07 3a90 	vmov	s15, r3
 8002b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b20:	eddf 6aae 	vldr	s13, [pc, #696]	; 8002ddc <SpiritRadioInit+0x2f4>
 8002b24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b2c:	ee17 3a90 	vmov	r3, s15
 8002b30:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_assert_param(IS_FREQUENCY_OFFSET(FOffsetTmp,s_lXtalFrequency));
  s_assert_param(IS_CHANNEL_SPACE(pxSRadioInitStruct->nChannelSpace,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));
  
  /* Disable the digital, ADC, SMPS reference clock divider if fXO>24MHz or fXO<26MHz */
  SpiritSpiCommandStrobes(COMMAND_STANDBY);    
 8002b32:	2063      	movs	r0, #99	; 0x63
 8002b34:	f001 fc02 	bl	800433c <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002b38:	2300      	movs	r3, #0
 8002b3a:	73bb      	strb	r3, [r7, #14]
 8002b3c:	e004      	b.n	8002b48 <SpiritRadioInit+0x60>
 8002b3e:	7bbb      	ldrb	r3, [r7, #14]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	3301      	adds	r3, #1
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	73bb      	strb	r3, [r7, #14]
 8002b48:	7bbb      	ldrb	r3, [r7, #14]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2bff      	cmp	r3, #255	; 0xff
 8002b4e:	d1f6      	bne.n	8002b3e <SpiritRadioInit+0x56>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002b50:	f001 fb2a 	bl	80041a8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 8002b54:	4ba2      	ldr	r3, [pc, #648]	; (8002de0 <SpiritRadioInit+0x2f8>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b40      	cmp	r3, #64	; 0x40
 8002b60:	d1ea      	bne.n	8002b38 <SpiritRadioInit+0x50>
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002b62:	4ba0      	ldr	r3, [pc, #640]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4aa0      	ldr	r2, [pc, #640]	; (8002de8 <SpiritRadioInit+0x300>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d803      	bhi.n	8002b74 <SpiritRadioInit+0x8c>
  {
    SpiritRadioSetDigDiv(S_DISABLE);
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	f001 f90b 	bl	8003d88 <SpiritRadioSetDigDiv>
 8002b72:	e002      	b.n	8002b7a <SpiritRadioInit+0x92>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }
  else
  {      
    SpiritRadioSetDigDiv(S_ENABLE);
 8002b74:	2001      	movs	r0, #1
 8002b76:	f001 f907 	bl	8003d88 <SpiritRadioSetDigDiv>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,(s_lXtalFrequency>>1)));
  }
  
  /* Goes in READY state */
  SpiritSpiCommandStrobes(COMMAND_READY);
 8002b7a:	2062      	movs	r0, #98	; 0x62
 8002b7c:	f001 fbde 	bl	800433c <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8002b80:	2300      	movs	r3, #0
 8002b82:	737b      	strb	r3, [r7, #13]
 8002b84:	e004      	b.n	8002b90 <SpiritRadioInit+0xa8>
 8002b86:	7b7b      	ldrb	r3, [r7, #13]
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	737b      	strb	r3, [r7, #13]
 8002b90:	7b7b      	ldrb	r3, [r7, #13]
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2bff      	cmp	r3, #255	; 0xff
 8002b96:	d1f6      	bne.n	8002b86 <SpiritRadioInit+0x9e>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8002b98:	f001 fb06 	bl	80041a8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8002b9c:	4b90      	ldr	r3, [pc, #576]	; (8002de0 <SpiritRadioInit+0x2f8>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d1ea      	bne.n	8002b80 <SpiritRadioInit+0x98>
  
  /* Calculates the FC_OFFSET parameter and cast as signed int: FOffsetTmp = (Fxtal/2^18)*FC_OFFSET */
  xtalOffsetFactor = (int16_t)(((float)FOffsetTmp*FBASE_DIVIDER)/s_lXtalFrequency);
 8002baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bac:	ee07 3a90 	vmov	s15, r3
 8002bb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bb4:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8002dec <SpiritRadioInit+0x304>
 8002bb8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002bbc:	4b89      	ldr	r3, [pc, #548]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	ee07 3a90 	vmov	s15, r3
 8002bc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd0:	ee17 3a90 	vmov	r3, s15
 8002bd4:	857b      	strh	r3, [r7, #42]	; 0x2a
  anaRadioRegArray[2] = (uint8_t)((((uint16_t)xtalOffsetFactor)>>8)&0x0F);
 8002bd6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002bd8:	0a1b      	lsrs	r3, r3, #8
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	77bb      	strb	r3, [r7, #30]
  anaRadioRegArray[3] = (uint8_t)(xtalOffsetFactor);
 8002be6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	77fb      	strb	r3, [r7, #31]
  
  /* Calculates the channel space factor */
  anaRadioRegArray[0] =((uint32_t)pxSRadioInitStruct->nChannelSpace<<9)/(s_lXtalFrequency>>6)+1;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	025a      	lsls	r2, r3, #9
 8002bf2:	4b7c      	ldr	r3, [pc, #496]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	099b      	lsrs	r3, r3, #6
 8002bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	773b      	strb	r3, [r7, #28]
  
  SpiritManagementWaTRxFcMem(pxSRadioInitStruct->lFrequencyBase);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff fcb5 	bl	8002578 <SpiritManagementWaTRxFcMem>
  
  /* 2nd order DEM algorithm enabling */
  uint8_t tmpreg; SpiritSpiReadRegisters(0xA3, 1, &tmpreg);
 8002c0e:	f107 0310 	add.w	r3, r7, #16
 8002c12:	461a      	mov	r2, r3
 8002c14:	2101      	movs	r1, #1
 8002c16:	20a3      	movs	r0, #163	; 0xa3
 8002c18:	f001 fb44 	bl	80042a4 <RadioSpiReadRegisters>
  tmpreg &= ~0x02; SpiritSpiWriteRegisters(0xA3, 1, &tmpreg);
 8002c1c:	7c3b      	ldrb	r3, [r7, #16]
 8002c1e:	f023 0302 	bic.w	r3, r3, #2
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	743b      	strb	r3, [r7, #16]
 8002c26:	f107 0310 	add.w	r3, r7, #16
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	20a3      	movs	r0, #163	; 0xa3
 8002c30:	f001 faec 	bl	800420c <RadioSpiWriteRegisters>
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND((pxSRadioInitStruct->lFrequencyBase + ((xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER) + pxSRadioInitStruct->nChannelSpace * pxSRadioInitStruct->cChannelNumber)));  
  
  /* Calculates the datarate mantissa and exponent */
  SpiritRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &drM, &drE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	f107 0216 	add.w	r2, r7, #22
 8002c3c:	f107 0117 	add.w	r1, r7, #23
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fc3d 	bl	80034c0 <SpiritRadioSearchDatarateME>
  digRadioRegArray[0] = (uint8_t)(drM);
 8002c46:	7dfb      	ldrb	r3, [r7, #23]
 8002c48:	763b      	strb	r3, [r7, #24]
  digRadioRegArray[1] = (uint8_t)(0x00 | pxSRadioInitStruct->xModulationSelect |drE);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	7b5a      	ldrb	r2, [r3, #13]
 8002c4e:	7dbb      	ldrb	r3, [r7, #22]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	767b      	strb	r3, [r7, #25]
  
  /* Read the fdev register to preserve the clock recovery algo bit */
  SpiritSpiReadRegisters(0x1C, 1, &tmpreg);
 8002c56:	f107 0310 	add.w	r3, r7, #16
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	201c      	movs	r0, #28
 8002c60:	f001 fb20 	bl	80042a4 <RadioSpiReadRegisters>
  
  /* Calculates the frequency deviation mantissa and exponent */
  SpiritRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &FdevM, &FdevE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	f107 0214 	add.w	r2, r7, #20
 8002c6c:	f107 0115 	add.w	r1, r7, #21
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fdbd 	bl	80037f0 <SpiritRadioSearchFreqDevME>
  digRadioRegArray[2] = (uint8_t)((FdevE<<4) | (tmpreg&0x08) | FdevM);
 8002c76:	7d3b      	ldrb	r3, [r7, #20]
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	b25a      	sxtb	r2, r3
 8002c7c:	7c3b      	ldrb	r3, [r7, #16]
 8002c7e:	b25b      	sxtb	r3, r3
 8002c80:	f003 0308 	and.w	r3, r3, #8
 8002c84:	b25b      	sxtb	r3, r3
 8002c86:	4313      	orrs	r3, r2
 8002c88:	b25a      	sxtb	r2, r3
 8002c8a:	7d7b      	ldrb	r3, [r7, #21]
 8002c8c:	b25b      	sxtb	r3, r3
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	b25b      	sxtb	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	76bb      	strb	r3, [r7, #26]
  
  /* Calculates the channel filter mantissa and exponent */
  SpiritRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bwM, &bwE);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	f107 0212 	add.w	r2, r7, #18
 8002c9e:	f107 0113 	add.w	r1, r7, #19
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 fcbe 	bl	8003624 <SpiritRadioSearchChannelBwME>
  
  digRadioRegArray[3] = (uint8_t)((bwM<<4) | bwE);
 8002ca8:	7cfb      	ldrb	r3, [r7, #19]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	b25a      	sxtb	r2, r3
 8002cae:	7cbb      	ldrb	r3, [r7, #18]
 8002cb0:	b25b      	sxtb	r3, r3
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	b25b      	sxtb	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	76fb      	strb	r3, [r7, #27]
 
  float if_off=(3.0f*480140)/(s_lXtalFrequency>>12)-64;  /* #1035-D */
 8002cba:	4b4a      	ldr	r3, [pc, #296]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0b1b      	lsrs	r3, r3, #12
 8002cc0:	ee07 3a90 	vmov	s15, r3
 8002cc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002cc8:	eddf 6a49 	vldr	s13, [pc, #292]	; 8002df0 <SpiritRadioInit+0x308>
 8002ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cd0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002df4 <SpiritRadioInit+0x30c>
 8002cd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cd8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  
  uint8_t ifOffsetAna = ROUND(if_off);
 8002cdc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ce8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfc:	dd09      	ble.n	8002d12 <SpiritRadioInit+0x22a>
 8002cfe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d06:	edc7 7a00 	vstr	s15, [r7]
 8002d0a:	783b      	ldrb	r3, [r7, #0]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	e006      	b.n	8002d20 <SpiritRadioInit+0x238>
 8002d12:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d1a:	edc7 7a00 	vstr	s15, [r7]
 8002d1e:	783b      	ldrb	r3, [r7, #0]
 8002d20:	73fb      	strb	r3, [r7, #15]
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8002d22:	4b30      	ldr	r3, [pc, #192]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a30      	ldr	r2, [pc, #192]	; (8002de8 <SpiritRadioInit+0x300>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d802      	bhi.n	8002d32 <SpiritRadioInit+0x24a>
  {
    /* if offset digital is the same in case of single xtal */
    anaRadioRegArray[1] = ifOffsetAna;
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	777b      	strb	r3, [r7, #29]
 8002d30:	e033      	b.n	8002d9a <SpiritRadioInit+0x2b2>
  }
  else
  {
    if_off=(3.0f*480140)/(s_lXtalFrequency>>13)-64;      /* #1035-D */
 8002d32:	4b2c      	ldr	r3, [pc, #176]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	0b5b      	lsrs	r3, r3, #13
 8002d38:	ee07 3a90 	vmov	s15, r3
 8002d3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d40:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002df0 <SpiritRadioInit+0x308>
 8002d44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d48:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002df4 <SpiritRadioInit+0x30c>
 8002d4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d50:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
    /* ... otherwise recompute it */
    anaRadioRegArray[1] = ROUND(if_off);
 8002d54:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d60:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d68:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d74:	dd09      	ble.n	8002d8a <SpiritRadioInit+0x2a2>
 8002d76:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d7e:	edc7 7a00 	vstr	s15, [r7]
 8002d82:	783b      	ldrb	r3, [r7, #0]
 8002d84:	3301      	adds	r3, #1
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	e006      	b.n	8002d98 <SpiritRadioInit+0x2b0>
 8002d8a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d92:	edc7 7a00 	vstr	s15, [r7]
 8002d96:	783b      	ldrb	r3, [r7, #0]
 8002d98:	777b      	strb	r3, [r7, #29]
  }
  
  g_xStatus = SpiritSpiWriteRegisters(IF_OFFSET_ANA_BASE, 1, &ifOffsetAna);
 8002d9a:	f107 030f 	add.w	r3, r7, #15
 8002d9e:	461a      	mov	r2, r3
 8002da0:	2101      	movs	r1, #1
 8002da2:	2007      	movs	r0, #7
 8002da4:	f001 fa32 	bl	800420c <RadioSpiWriteRegisters>
 8002da8:	4602      	mov	r2, r0
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <SpiritRadioInit+0x2f8>)
 8002dac:	b212      	sxth	r2, r2
 8002dae:	4611      	mov	r1, r2
 8002db0:	7019      	strb	r1, [r3, #0]
 8002db2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002db6:	705a      	strb	r2, [r3, #1]

  
  /* Sets Xtal configuration */
  if(s_lXtalFrequency>DOUBLE_XTAL_THR)
 8002db8:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a0e      	ldr	r2, [pc, #56]	; (8002df8 <SpiritRadioInit+0x310>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d91e      	bls.n	8002e00 <SpiritRadioInit+0x318>
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG((s_lXtalFrequency/2)));
 8002dc2:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <SpiritRadioInit+0x2fc>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a0d      	ldr	r2, [pc, #52]	; (8002dfc <SpiritRadioInit+0x314>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	bf8c      	ite	hi
 8002dcc:	2301      	movhi	r3, #1
 8002dce:	2300      	movls	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f86c 	bl	8002eb0 <SpiritRadioSetXtalFlag>
 8002dd8:	e01d      	b.n	8002e16 <SpiritRadioInit+0x32e>
 8002dda:	bf00      	nop
 8002ddc:	49742400 	.word	0x49742400
 8002de0:	20000278 	.word	0x20000278
 8002de4:	20000274 	.word	0x20000274
 8002de8:	01c9c37f 	.word	0x01c9c37f
 8002dec:	48800000 	.word	0x48800000
 8002df0:	49afd520 	.word	0x49afd520
 8002df4:	42800000 	.word	0x42800000
 8002df8:	01c9c380 	.word	0x01c9c380
 8002dfc:	02faf07f 	.word	0x02faf07f
  }
  else
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG(s_lXtalFrequency));
 8002e00:	4b28      	ldr	r3, [pc, #160]	; (8002ea4 <SpiritRadioInit+0x3bc>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a28      	ldr	r2, [pc, #160]	; (8002ea8 <SpiritRadioInit+0x3c0>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	bf8c      	ite	hi
 8002e0a:	2301      	movhi	r3, #1
 8002e0c:	2300      	movls	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 f84d 	bl	8002eb0 <SpiritRadioSetXtalFlag>
  }
  
  /* Sets the channel number in the corresponding register */
  SpiritSpiWriteRegisters(CHNUM_BASE, 1, &pxSRadioInitStruct->cChannelNumber);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	330c      	adds	r3, #12
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	206c      	movs	r0, #108	; 0x6c
 8002e20:	f001 f9f4 	bl	800420c <RadioSpiWriteRegisters>
  
  /* Configures the Analog Radio registers */
  SpiritSpiWriteRegisters(CHSPACE_BASE, 4, anaRadioRegArray);
 8002e24:	f107 031c 	add.w	r3, r7, #28
 8002e28:	461a      	mov	r2, r3
 8002e2a:	2104      	movs	r1, #4
 8002e2c:	200c      	movs	r0, #12
 8002e2e:	f001 f9ed 	bl	800420c <RadioSpiWriteRegisters>
  
  /* Configures the Digital Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(MOD1_BASE, 4, digRadioRegArray);
 8002e32:	f107 0318 	add.w	r3, r7, #24
 8002e36:	461a      	mov	r2, r3
 8002e38:	2104      	movs	r1, #4
 8002e3a:	201a      	movs	r0, #26
 8002e3c:	f001 f9e6 	bl	800420c <RadioSpiWriteRegisters>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b1a      	ldr	r3, [pc, #104]	; (8002eac <SpiritRadioInit+0x3c4>)
 8002e44:	b212      	sxth	r2, r2
 8002e46:	4611      	mov	r1, r2
 8002e48:	7019      	strb	r1, [r3, #0]
 8002e4a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e4e:	705a      	strb	r2, [r3, #1]
  
  /* Enable the freeze option of the AFC on the SYNC word */
  SpiritRadioAFCFreezeOnSync(S_ENABLE);
 8002e50:	2001      	movs	r0, #1
 8002e52:	f000 ff15 	bl	8003c80 <SpiritRadioAFCFreezeOnSync>
  
  /* Set the IQC correction optimal value */
  anaRadioRegArray[0]=0x80;
 8002e56:	2380      	movs	r3, #128	; 0x80
 8002e58:	773b      	strb	r3, [r7, #28]
  anaRadioRegArray[1]=0xE3;
 8002e5a:	23e3      	movs	r3, #227	; 0xe3
 8002e5c:	777b      	strb	r3, [r7, #29]
  g_xStatus = SpiritSpiWriteRegisters(0x99, 2, anaRadioRegArray);
 8002e5e:	f107 031c 	add.w	r3, r7, #28
 8002e62:	461a      	mov	r2, r3
 8002e64:	2102      	movs	r1, #2
 8002e66:	2099      	movs	r0, #153	; 0x99
 8002e68:	f001 f9d0 	bl	800420c <RadioSpiWriteRegisters>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <SpiritRadioInit+0x3c4>)
 8002e70:	b212      	sxth	r2, r2
 8002e72:	4611      	mov	r1, r2
 8002e74:	7019      	strb	r1, [r3, #0]
 8002e76:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e7a:	705a      	strb	r2, [r3, #1]
  
  anaRadioRegArray[0]=0x22;
 8002e7c:	2322      	movs	r3, #34	; 0x22
 8002e7e:	773b      	strb	r3, [r7, #28]
  SpiritSpiWriteRegisters(0xBC, 1, anaRadioRegArray);
 8002e80:	f107 031c 	add.w	r3, r7, #28
 8002e84:	461a      	mov	r2, r3
 8002e86:	2101      	movs	r1, #1
 8002e88:	20bc      	movs	r0, #188	; 0xbc
 8002e8a:	f001 f9bf 	bl	800420c <RadioSpiWriteRegisters>
  
  return SpiritRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 f9aa 	bl	80031ec <SpiritRadioSetFrequencyBase>
 8002e98:	4603      	mov	r3, r0
  
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3730      	adds	r7, #48	; 0x30
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000274 	.word	0x20000274
 8002ea8:	017d783f 	.word	0x017d783f
 8002eac:	20000278 	.word	0x20000278

08002eb0 <SpiritRadioSetXtalFlag>:
*         @arg XTAL_FLAG_24_MHz:  in case of 24 MHz crystal
*         @arg XTAL_FLAG_26_MHz:  in case of 26 MHz crystal
* @retval None.
*/
void SpiritRadioSetXtalFlag(XtalFlag xXtal)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_XTAL_FLAG(xXtal));
  
  /* Reads the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002ebe:	f107 030f 	add.w	r3, r7, #15
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	2001      	movs	r0, #1
 8002ec8:	f001 f9ec 	bl	80042a4 <RadioSpiReadRegisters>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <SpiritRadioSetXtalFlag+0x70>)
 8002ed0:	b212      	sxth	r2, r2
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	7019      	strb	r1, [r3, #0]
 8002ed6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002eda:	705a      	strb	r2, [r3, #1]
  if(xXtal == XTAL_FLAG_26_MHz)
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d105      	bne.n	8002eee <SpiritRadioSetXtalFlag+0x3e>
  {
    tempRegValue|=SELECT_24_26_MHZ_MASK;
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
 8002ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	73fb      	strb	r3, [r7, #15]
 8002eec:	e004      	b.n	8002ef8 <SpiritRadioSetXtalFlag+0x48>
  }
  else
  {
    tempRegValue &= (~SELECT_24_26_MHZ_MASK);
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the 24_26MHz_SELECT field in the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8002ef8:	f107 030f 	add.w	r3, r7, #15
 8002efc:	461a      	mov	r2, r3
 8002efe:	2101      	movs	r1, #1
 8002f00:	2001      	movs	r0, #1
 8002f02:	f001 f983 	bl	800420c <RadioSpiWriteRegisters>
 8002f06:	4602      	mov	r2, r0
 8002f08:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <SpiritRadioSetXtalFlag+0x70>)
 8002f0a:	b212      	sxth	r2, r2
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	7019      	strb	r1, [r3, #0]
 8002f10:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f14:	705a      	strb	r2, [r3, #1]
  
}
 8002f16:	bf00      	nop
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000278 	.word	0x20000278

08002f24 <SpiritRadioSearchWCP>:
*         <li> Low Band: from 300 MHz to 348 MHz </li>
*         <li> Very low Band: from 150 MHz to 174 MHz </li> </ul>
* @retval uint8_t Charge pump word.
*/
uint8_t SpiritRadioSearchWCP(uint32_t lFc)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  int8_t i=0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t vcofreq=0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60bb      	str	r3, [r7, #8]
  uint8_t BFactor=0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	73bb      	strb	r3, [r7, #14]
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND(lFc));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a3a      	ldr	r2, [pc, #232]	; (8003024 <SpiritRadioSearchWCP+0x100>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d306      	bcc.n	8002f4e <SpiritRadioSearchWCP+0x2a>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a39      	ldr	r2, [pc, #228]	; (8003028 <SpiritRadioSearchWCP+0x104>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d802      	bhi.n	8002f4e <SpiritRadioSearchWCP+0x2a>
  {
    BFactor = HIGH_BAND_FACTOR;
 8002f48:	2306      	movs	r3, #6
 8002f4a:	73bb      	strb	r3, [r7, #14]
 8002f4c:	e01f      	b.n	8002f8e <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFc))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a36      	ldr	r2, [pc, #216]	; (800302c <SpiritRadioSearchWCP+0x108>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d906      	bls.n	8002f64 <SpiritRadioSearchWCP+0x40>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a35      	ldr	r2, [pc, #212]	; (8003030 <SpiritRadioSearchWCP+0x10c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d802      	bhi.n	8002f64 <SpiritRadioSearchWCP+0x40>
  {
    BFactor = MIDDLE_BAND_FACTOR;
 8002f5e:	230c      	movs	r3, #12
 8002f60:	73bb      	strb	r3, [r7, #14]
 8002f62:	e014      	b.n	8002f8e <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFc))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a33      	ldr	r2, [pc, #204]	; (8003034 <SpiritRadioSearchWCP+0x110>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d906      	bls.n	8002f7a <SpiritRadioSearchWCP+0x56>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a32      	ldr	r2, [pc, #200]	; (8003038 <SpiritRadioSearchWCP+0x114>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d802      	bhi.n	8002f7a <SpiritRadioSearchWCP+0x56>
  {
    BFactor = LOW_BAND_FACTOR;
 8002f74:	2310      	movs	r3, #16
 8002f76:	73bb      	strb	r3, [r7, #14]
 8002f78:	e009      	b.n	8002f8e <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFc))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a2f      	ldr	r2, [pc, #188]	; (800303c <SpiritRadioSearchWCP+0x118>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d905      	bls.n	8002f8e <SpiritRadioSearchWCP+0x6a>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a2e      	ldr	r2, [pc, #184]	; (8003040 <SpiritRadioSearchWCP+0x11c>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d801      	bhi.n	8002f8e <SpiritRadioSearchWCP+0x6a>
  {
    BFactor = VERY_LOW_BAND_FACTOR;
 8002f8a:	2320      	movs	r3, #32
 8002f8c:	73bb      	strb	r3, [r7, #14]
  }
  
  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc/1000*BFactor;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a2c      	ldr	r2, [pc, #176]	; (8003044 <SpiritRadioSearchWCP+0x120>)
 8002f92:	fba2 2303 	umull	r2, r3, r2, r3
 8002f96:	099b      	lsrs	r3, r3, #6
 8002f98:	7bba      	ldrb	r2, [r7, #14]
 8002f9a:	fb02 f303 	mul.w	r3, r2, r3
 8002f9e:	60bb      	str	r3, [r7, #8]
  
  /* Search in the vco frequency array the charge pump word */
  if(vcofreq>=((uint32_t)s_vectnVCOFreq[15])*1000)
 8002fa0:	f241 631f 	movw	r3, #5663	; 0x161f
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d302      	bcc.n	8002fba <SpiritRadioSearchWCP+0x96>
  {
    i=15;
 8002fb4:	230f      	movs	r3, #15
 8002fb6:	73fb      	strb	r3, [r7, #15]
 8002fb8:	e023      	b.n	8003002 <SpiritRadioSearchWCP+0xde>
  }
  else
  {
    /* Search the value */
    for(i=0 ; i<15 && vcofreq>((uint32_t)s_vectnVCOFreq[i])*1000 ; i++);
 8002fba:	2300      	movs	r3, #0
 8002fbc:	73fb      	strb	r3, [r7, #15]
 8002fbe:	e005      	b.n	8002fcc <SpiritRadioSearchWCP+0xa8>
 8002fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd0:	2b0e      	cmp	r3, #14
 8002fd2:	dc0c      	bgt.n	8002fee <SpiritRadioSearchWCP+0xca>
 8002fd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd8:	4a1b      	ldr	r2, [pc, #108]	; (8003048 <SpiritRadioSearchWCP+0x124>)
 8002fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fe4:	fb02 f303 	mul.w	r3, r2, r3
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d8e8      	bhi.n	8002fc0 <SpiritRadioSearchWCP+0x9c>
    
    /* Be sure that it is the best approssimation */
    if (i!=0)
 8002fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <SpiritRadioSearchWCP+0xde>
      i--;
 8002ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return index */
  return (i%8);
 8003002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003006:	425a      	negs	r2, r3
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	f002 0207 	and.w	r2, r2, #7
 8003010:	bf58      	it	pl
 8003012:	4253      	negpl	r3, r2
 8003014:	b25b      	sxtb	r3, r3
 8003016:	b2db      	uxtb	r3, r3
  
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	2e5f5680 	.word	0x2e5f5680
 8003028:	390c2fe0 	.word	0x390c2fe0
 800302c:	1701e47f 	.word	0x1701e47f
 8003030:	1c146a60 	.word	0x1c146a60
 8003034:	11d260bf 	.word	0x11d260bf
 8003038:	14ced7e0 	.word	0x14ced7e0
 800303c:	08e18f3f 	.word	0x08e18f3f
 8003040:	0a6fd060 	.word	0x0a6fd060
 8003044:	10624dd3 	.word	0x10624dd3
 8003048:	0800cbd4 	.word	0x0800cbd4

0800304c <SpiritRadioGetSynthWord>:
* @brief  Returns the synth word.
* @param  None.
* @retval uint32_t Synth word.
*/
uint32_t SpiritRadioGetSynthWord(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
  uint8_t regArray[4];
  
  /* Reads the SYNTH registers, build the synth word and return it */
  g_xStatus = SpiritSpiReadRegisters(SYNT3_BASE, 4, regArray);
 8003052:	1d3b      	adds	r3, r7, #4
 8003054:	461a      	mov	r2, r3
 8003056:	2104      	movs	r1, #4
 8003058:	2008      	movs	r0, #8
 800305a:	f001 f923 	bl	80042a4 <RadioSpiReadRegisters>
 800305e:	4602      	mov	r2, r0
 8003060:	4b0c      	ldr	r3, [pc, #48]	; (8003094 <SpiritRadioGetSynthWord+0x48>)
 8003062:	b212      	sxth	r2, r2
 8003064:	4611      	mov	r1, r2
 8003066:	7019      	strb	r1, [r3, #0]
 8003068:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800306c:	705a      	strb	r2, [r3, #1]
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 800306e:	793b      	ldrb	r3, [r7, #4]
 8003070:	055b      	lsls	r3, r3, #21
 8003072:	f003 7278 	and.w	r2, r3, #65011712	; 0x3e00000
 8003076:	797b      	ldrb	r3, [r7, #5]
 8003078:	035b      	lsls	r3, r3, #13
 800307a:	441a      	add	r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 800307c:	79bb      	ldrb	r3, [r7, #6]
 800307e:	015b      	lsls	r3, r3, #5
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 8003080:	4413      	add	r3, r2
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 8003082:	79fa      	ldrb	r2, [r7, #7]
 8003084:	08d2      	lsrs	r2, r2, #3
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	4413      	add	r3, r2
  
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20000278 	.word	0x20000278

08003098 <SpiritRadioGetBand>:
*         @arg  MIDDLE_BAND: Middle Band selected: from 387 MHz to 470 MHz
*         @arg  LOW_BAND:  Low Band selected: from 300 MHz to 348 MHz
*         @arg  VERY_LOW_BAND:  Very low Band selected: from 150 MHz to 174 MHz
*/
BandSelect SpiritRadioGetBand(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the SYNT0 register */
  g_xStatus = SpiritSpiReadRegisters(SYNT0_BASE, 1, &tempRegValue);
 800309e:	1dfb      	adds	r3, r7, #7
 80030a0:	461a      	mov	r2, r3
 80030a2:	2101      	movs	r1, #1
 80030a4:	200b      	movs	r0, #11
 80030a6:	f001 f8fd 	bl	80042a4 <RadioSpiReadRegisters>
 80030aa:	4602      	mov	r2, r0
 80030ac:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <SpiritRadioGetBand+0x58>)
 80030ae:	b212      	sxth	r2, r2
 80030b0:	4611      	mov	r1, r2
 80030b2:	7019      	strb	r1, [r3, #0]
 80030b4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80030b8:	705a      	strb	r2, [r3, #1]
  
  /* Mask the Band selected field */
  if((tempRegValue & 0x07) == SYNT0_BS_6)
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d101      	bne.n	80030c8 <SpiritRadioGetBand+0x30>
  {
    return HIGH_BAND;
 80030c4:	2300      	movs	r3, #0
 80030c6:	e00e      	b.n	80030e6 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_12)
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d101      	bne.n	80030d6 <SpiritRadioGetBand+0x3e>
  {
    return MIDDLE_BAND;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e007      	b.n	80030e6 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_16)
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	2b04      	cmp	r3, #4
 80030de:	d101      	bne.n	80030e4 <SpiritRadioGetBand+0x4c>
  {
    return LOW_BAND;
 80030e0:	2302      	movs	r3, #2
 80030e2:	e000      	b.n	80030e6 <SpiritRadioGetBand+0x4e>
  }
  else
  {
    return VERY_LOW_BAND;
 80030e4:	2303      	movs	r3, #3
  }
  
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000278 	.word	0x20000278

080030f4 <SpiritRadioGetChannel>:
* @brief  Returns the actual channel number.
* @param  None.
* @retval uint8_t Actual channel number.
*/
uint8_t SpiritRadioGetChannel(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the CHNUM register and return the value */
  g_xStatus = SpiritSpiReadRegisters(CHNUM_BASE, 1, &tempRegValue);
 80030fa:	1dfb      	adds	r3, r7, #7
 80030fc:	461a      	mov	r2, r3
 80030fe:	2101      	movs	r1, #1
 8003100:	206c      	movs	r0, #108	; 0x6c
 8003102:	f001 f8cf 	bl	80042a4 <RadioSpiReadRegisters>
 8003106:	4602      	mov	r2, r0
 8003108:	4b05      	ldr	r3, [pc, #20]	; (8003120 <SpiritRadioGetChannel+0x2c>)
 800310a:	b212      	sxth	r2, r2
 800310c:	4611      	mov	r1, r2
 800310e:	7019      	strb	r1, [r3, #0]
 8003110:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003114:	705a      	strb	r2, [r3, #1]
  
  return tempRegValue;
 8003116:	79fb      	ldrb	r3, [r7, #7]
  
}
 8003118:	4618      	mov	r0, r3
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20000278 	.word	0x20000278

08003124 <SpiritRadioGetChannelSpace>:
* @param  None.
* @retval uint32_t Channel space. The channel space is: CS = channel_space_factor x XtalFrequency/2^15
*         where channel_space_factor is the CHSPACE register value.
*/
uint32_t SpiritRadioGetChannelSpace(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
  uint8_t channelSpaceFactor;
  
  /* Reads the CHSPACE register, calculate the channel space and return it */
  g_xStatus = SpiritSpiReadRegisters(CHSPACE_BASE, 1, &channelSpaceFactor);
 800312a:	1dfb      	adds	r3, r7, #7
 800312c:	461a      	mov	r2, r3
 800312e:	2101      	movs	r1, #1
 8003130:	200c      	movs	r0, #12
 8003132:	f001 f8b7 	bl	80042a4 <RadioSpiReadRegisters>
 8003136:	4602      	mov	r2, r0
 8003138:	4b08      	ldr	r3, [pc, #32]	; (800315c <SpiritRadioGetChannelSpace+0x38>)
 800313a:	b212      	sxth	r2, r2
 800313c:	4611      	mov	r1, r2
 800313e:	7019      	strb	r1, [r3, #0]
 8003140:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003144:	705a      	strb	r2, [r3, #1]
  
  /* Compute the Hertz value and return it */
  return ((channelSpaceFactor*s_lXtalFrequency)/CHSPACE_DIVIDER);
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	461a      	mov	r2, r3
 800314a:	4b05      	ldr	r3, [pc, #20]	; (8003160 <SpiritRadioGetChannelSpace+0x3c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	fb02 f303 	mul.w	r3, r2, r3
 8003152:	0bdb      	lsrs	r3, r3, #15
  
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20000278 	.word	0x20000278
 8003160:	20000274 	.word	0x20000274

08003164 <SpiritRadioGetFrequencyOffset>:
* @brief  Returns the actual frequency offset.
* @param  None.
* @retval int32_t Frequency offset expressed in Hz as signed word.
*/
int32_t SpiritRadioGetFrequencyOffset(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
  uint8_t tempArray[2];
  int16_t xtalOffsetFactor;
  
  /* Reads the FC_OFFSET registers */
  g_xStatus = SpiritSpiReadRegisters(FC_OFFSET1_BASE, 2, tempArray);
 800316a:	1d3b      	adds	r3, r7, #4
 800316c:	461a      	mov	r2, r3
 800316e:	2102      	movs	r1, #2
 8003170:	200e      	movs	r0, #14
 8003172:	f001 f897 	bl	80042a4 <RadioSpiReadRegisters>
 8003176:	4602      	mov	r2, r0
 8003178:	4b1a      	ldr	r3, [pc, #104]	; (80031e4 <SpiritRadioGetFrequencyOffset+0x80>)
 800317a:	b212      	sxth	r2, r2
 800317c:	4611      	mov	r1, r2
 800317e:	7019      	strb	r1, [r3, #0]
 8003180:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003184:	705a      	strb	r2, [r3, #1]
  
  /* Calculates the Offset Factor */
  uint16_t xtalOffTemp = ((((uint16_t)tempArray[0])<<8)+((uint16_t)tempArray[1]));
 8003186:	793b      	ldrb	r3, [r7, #4]
 8003188:	b29b      	uxth	r3, r3
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	b29a      	uxth	r2, r3
 800318e:	797b      	ldrb	r3, [r7, #5]
 8003190:	b29b      	uxth	r3, r3
 8003192:	4413      	add	r3, r2
 8003194:	b29b      	uxth	r3, r3
 8003196:	807b      	strh	r3, [r7, #2]
  
  if(xtalOffTemp & 0x0800)
 8003198:	887b      	ldrh	r3, [r7, #2]
 800319a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <SpiritRadioGetFrequencyOffset+0x4e>
  {
    xtalOffTemp = xtalOffTemp | 0xF000;
 80031a2:	887b      	ldrh	r3, [r7, #2]
 80031a4:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80031a8:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	807b      	strh	r3, [r7, #2]
 80031b0:	e004      	b.n	80031bc <SpiritRadioGetFrequencyOffset+0x58>
  }
  else
  {
    xtalOffTemp = xtalOffTemp & 0x0FFF;
 80031b2:	887b      	ldrh	r3, [r7, #2]
 80031b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	807b      	strh	r3, [r7, #2]
  }
  
  xtalOffsetFactor = *((int16_t*)(&xtalOffTemp));
 80031bc:	1cbb      	adds	r3, r7, #2
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	80fb      	strh	r3, [r7, #6]
  
  /* Calculates the frequency offset and return it */
  return ((int32_t)(xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER);
 80031c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031c6:	4a08      	ldr	r2, [pc, #32]	; (80031e8 <SpiritRadioGetFrequencyOffset+0x84>)
 80031c8:	6812      	ldr	r2, [r2, #0]
 80031ca:	fb02 f303 	mul.w	r3, r2, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	da03      	bge.n	80031da <SpiritRadioGetFrequencyOffset+0x76>
 80031d2:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 80031d6:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80031da:	149b      	asrs	r3, r3, #18
  
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	20000278 	.word	0x20000278
 80031e8:	20000274 	.word	0x20000274

080031ec <SpiritRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioSetFrequencyBase(uint32_t lFBase)
{
 80031ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031f0:	b08a      	sub	sp, #40	; 0x28
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  uint32_t synthWord, Fc;
  uint8_t band=0, anaRadioRegArray[4], wcp;
 80031f6:	2300      	movs	r3, #0
 80031f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a79      	ldr	r2, [pc, #484]	; (80033e4 <SpiritRadioSetFrequencyBase+0x1f8>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d307      	bcc.n	8003214 <SpiritRadioSetFrequencyBase+0x28>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a78      	ldr	r2, [pc, #480]	; (80033e8 <SpiritRadioSetFrequencyBase+0x1fc>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d803      	bhi.n	8003214 <SpiritRadioSetFrequencyBase+0x28>
  {
    band = HIGH_BAND;
 800320c:	2300      	movs	r3, #0
 800320e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003212:	e022      	b.n	800325a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a75      	ldr	r2, [pc, #468]	; (80033ec <SpiritRadioSetFrequencyBase+0x200>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d907      	bls.n	800322c <SpiritRadioSetFrequencyBase+0x40>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a74      	ldr	r2, [pc, #464]	; (80033f0 <SpiritRadioSetFrequencyBase+0x204>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d803      	bhi.n	800322c <SpiritRadioSetFrequencyBase+0x40>
  {
    band = MIDDLE_BAND;
 8003224:	2301      	movs	r3, #1
 8003226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800322a:	e016      	b.n	800325a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a71      	ldr	r2, [pc, #452]	; (80033f4 <SpiritRadioSetFrequencyBase+0x208>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d907      	bls.n	8003244 <SpiritRadioSetFrequencyBase+0x58>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a70      	ldr	r2, [pc, #448]	; (80033f8 <SpiritRadioSetFrequencyBase+0x20c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d803      	bhi.n	8003244 <SpiritRadioSetFrequencyBase+0x58>
  {
    band = LOW_BAND;
 800323c:	2302      	movs	r3, #2
 800323e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003242:	e00a      	b.n	800325a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a6d      	ldr	r2, [pc, #436]	; (80033fc <SpiritRadioSetFrequencyBase+0x210>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d906      	bls.n	800325a <SpiritRadioSetFrequencyBase+0x6e>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a6c      	ldr	r2, [pc, #432]	; (8003400 <SpiritRadioSetFrequencyBase+0x214>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d802      	bhi.n	800325a <SpiritRadioSetFrequencyBase+0x6e>
  {
    band = VERY_LOW_BAND;
 8003254:	2303      	movs	r3, #3
 8003256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 800325a:	f7ff ff83 	bl	8003164 <SpiritRadioGetFrequencyOffset>
 800325e:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 8003260:	f7ff ff60 	bl	8003124 <SpiritRadioGetChannelSpace>
 8003264:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 8003266:	f7ff ff45 	bl	80030f4 <SpiritRadioGetChannel>
 800326a:	4603      	mov	r3, r0
 800326c:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 800326e:	6a3a      	ldr	r2, [r7, #32]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	441a      	add	r2, r3
 8003274:	7efb      	ldrb	r3, [r7, #27]
 8003276:	69f9      	ldr	r1, [r7, #28]
 8003278:	fb01 f303 	mul.w	r3, r1, r3
 800327c:	4413      	add	r3, r2
 800327e:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 8003280:	f000 fd60 	bl	8003d44 <SpiritRadioGetRefDiv>
 8003284:	4603      	mov	r3, r0
 8003286:	3301      	adds	r3, #1
 8003288:	74fb      	strb	r3, [r7, #19]
  
  /* Selects the VCO */
  switch(band)
 800328a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800328e:	2b03      	cmp	r3, #3
 8003290:	d839      	bhi.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
 8003292:	a201      	add	r2, pc, #4	; (adr r2, 8003298 <SpiritRadioSetFrequencyBase+0xac>)
 8003294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003298:	080032f1 	.word	0x080032f1
 800329c:	080032d9 	.word	0x080032d9
 80032a0:	080032c1 	.word	0x080032c1
 80032a4:	080032a9 	.word	0x080032a9
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	4a56      	ldr	r2, [pc, #344]	; (8003404 <SpiritRadioSetFrequencyBase+0x218>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d803      	bhi.n	80032b8 <SpiritRadioSetFrequencyBase+0xcc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f7fe fded 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032b6:	e026      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032b8:	2001      	movs	r0, #1
 80032ba:	f7fe fde9 	bl	8001e90 <SpiritCalibrationSelectVco>
    break;
 80032be:	e022      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
    
  case LOW_BAND:
    if(Fc<322562500)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	4a51      	ldr	r2, [pc, #324]	; (8003408 <SpiritRadioSetFrequencyBase+0x21c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d803      	bhi.n	80032d0 <SpiritRadioSetFrequencyBase+0xe4>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032c8:	2000      	movs	r0, #0
 80032ca:	f7fe fde1 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032ce:	e01a      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032d0:	2001      	movs	r0, #1
 80032d2:	f7fe fddd 	bl	8001e90 <SpiritCalibrationSelectVco>
    break;
 80032d6:	e016      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	4a4c      	ldr	r2, [pc, #304]	; (800340c <SpiritRadioSetFrequencyBase+0x220>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d803      	bhi.n	80032e8 <SpiritRadioSetFrequencyBase+0xfc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032e0:	2000      	movs	r0, #0
 80032e2:	f7fe fdd5 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80032e6:	e00e      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80032e8:	2001      	movs	r0, #1
 80032ea:	f7fe fdd1 	bl	8001e90 <SpiritCalibrationSelectVco>
    break;
 80032ee:	e00a      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
    
  case HIGH_BAND:
    if(Fc<860166667)
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	4a47      	ldr	r2, [pc, #284]	; (8003410 <SpiritRadioSetFrequencyBase+0x224>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d803      	bhi.n	8003300 <SpiritRadioSetFrequencyBase+0x114>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80032f8:	2000      	movs	r0, #0
 80032fa:	f7fe fdc9 	bl	8001e90 <SpiritCalibrationSelectVco>
 80032fe:	e002      	b.n	8003306 <SpiritRadioSetFrequencyBase+0x11a>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8003300:	2001      	movs	r0, #1
 8003302:	f7fe fdc5 	bl	8001e90 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8003306:	6978      	ldr	r0, [r7, #20]
 8003308:	f7ff fe0c 	bl	8002f24 <SpiritRadioSearchWCP>
 800330c:	4603      	mov	r3, r0
 800330e:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*s_vectcBHalfFactor[band]*(((double)(FBASE_DIVIDER*cRefDiv))/s_lXtalFrequency));
 8003310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003314:	4a3f      	ldr	r2, [pc, #252]	; (8003414 <SpiritRadioSetFrequencyBase+0x228>)
 8003316:	5cd3      	ldrb	r3, [r2, r3]
 8003318:	461a      	mov	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	fb02 f303 	mul.w	r3, r2, r3
 8003320:	4618      	mov	r0, r3
 8003322:	f7fd f8ef 	bl	8000504 <__aeabi_ui2d>
 8003326:	4604      	mov	r4, r0
 8003328:	460d      	mov	r5, r1
 800332a:	7cfb      	ldrb	r3, [r7, #19]
 800332c:	049b      	lsls	r3, r3, #18
 800332e:	4618      	mov	r0, r3
 8003330:	f7fd f8f8 	bl	8000524 <__aeabi_i2d>
 8003334:	4680      	mov	r8, r0
 8003336:	4689      	mov	r9, r1
 8003338:	4b37      	ldr	r3, [pc, #220]	; (8003418 <SpiritRadioSetFrequencyBase+0x22c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f7fd f8e1 	bl	8000504 <__aeabi_ui2d>
 8003342:	4602      	mov	r2, r0
 8003344:	460b      	mov	r3, r1
 8003346:	4640      	mov	r0, r8
 8003348:	4649      	mov	r1, r9
 800334a:	f7fd fa7f 	bl	800084c <__aeabi_ddiv>
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	4620      	mov	r0, r4
 8003354:	4629      	mov	r1, r5
 8003356:	f7fd f94f 	bl	80005f8 <__aeabi_dmul>
 800335a:	4602      	mov	r2, r0
 800335c:	460b      	mov	r3, r1
 800335e:	4610      	mov	r0, r2
 8003360:	4619      	mov	r1, r3
 8003362:	f7fd fb5b 	bl	8000a1c <__aeabi_d2uiz>
 8003366:	4603      	mov	r3, r0
 8003368:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	0d5b      	lsrs	r3, r3, #21
 800336e:	b2db      	uxtb	r3, r3
 8003370:	f003 031f 	and.w	r3, r3, #31
 8003374:	b2da      	uxtb	r2, r3
 8003376:	7cbb      	ldrb	r3, [r7, #18]
 8003378:	015b      	lsls	r3, r3, #5
 800337a:	b2db      	uxtb	r3, r3
 800337c:	4313      	orrs	r3, r2
 800337e:	b2db      	uxtb	r3, r3
 8003380:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	0b5b      	lsrs	r3, r3, #13
 8003386:	b2db      	uxtb	r3, r3
 8003388:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	095b      	lsrs	r3, r3, #5
 800338e:	b2db      	uxtb	r3, r3
 8003390:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	b2db      	uxtb	r3, r3
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	b2da      	uxtb	r2, r3
 800339a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800339e:	491f      	ldr	r1, [pc, #124]	; (800341c <SpiritRadioSetFrequencyBase+0x230>)
 80033a0:	5ccb      	ldrb	r3, [r1, r3]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 80033a8:	f107 0308 	add.w	r3, r7, #8
 80033ac:	461a      	mov	r2, r3
 80033ae:	2104      	movs	r1, #4
 80033b0:	2008      	movs	r0, #8
 80033b2:	f000 ff2b 	bl	800420c <RadioSpiWriteRegisters>
 80033b6:	4602      	mov	r2, r0
 80033b8:	4b19      	ldr	r3, [pc, #100]	; (8003420 <SpiritRadioSetFrequencyBase+0x234>)
 80033ba:	b212      	sxth	r2, r2
 80033bc:	4611      	mov	r1, r2
 80033be:	7019      	strb	r1, [r3, #0]
 80033c0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80033c4:	705a      	strb	r2, [r3, #1]
  
  if(xDoVcoCalibrationWA==S_ENABLE)
 80033c6:	4b17      	ldr	r3, [pc, #92]	; (8003424 <SpiritRadioSetFrequencyBase+0x238>)
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d103      	bne.n	80033d6 <SpiritRadioSetFrequencyBase+0x1ea>
    return SpiritManagementWaVcoCalibration();
 80033ce:	f7fe ffbf 	bl	8002350 <SpiritManagementWaVcoCalibration>
 80033d2:	4603      	mov	r3, r0
 80033d4:	e000      	b.n	80033d8 <SpiritRadioSetFrequencyBase+0x1ec>
  
  return 0;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3728      	adds	r7, #40	; 0x28
 80033dc:	46bd      	mov	sp, r7
 80033de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80033e2:	bf00      	nop
 80033e4:	2e5f5680 	.word	0x2e5f5680
 80033e8:	390c2fe0 	.word	0x390c2fe0
 80033ec:	1701e47f 	.word	0x1701e47f
 80033f0:	1c146a60 	.word	0x1c146a60
 80033f4:	11d260bf 	.word	0x11d260bf
 80033f8:	14ced7e0 	.word	0x14ced7e0
 80033fc:	08e18f3f 	.word	0x08e18f3f
 8003400:	0a6fd060 	.word	0x0a6fd060
 8003404:	099cf4e1 	.word	0x099cf4e1
 8003408:	1339e9c3 	.word	0x1339e9c3
 800340c:	19a28d05 	.word	0x19a28d05
 8003410:	33451a0a 	.word	0x33451a0a
 8003414:	0800cb18 	.word	0x0800cb18
 8003418:	20000274 	.word	0x20000274
 800341c:	0800cb1c 	.word	0x0800cb1c
 8003420:	20000278 	.word	0x20000278
 8003424:	20000007 	.word	0x20000007

08003428 <SpiritRadioGetFrequencyBase>:
* @brief  Returns the base carrier frequency.
* @param  None.
* @retval uint32_t Base carrier frequency expressed in Hz as unsigned word.
*/
uint32_t SpiritRadioGetFrequencyBase(void)
{
 8003428:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800342c:	b082      	sub	sp, #8
 800342e:	af00      	add	r7, sp, #0
  uint32_t synthWord;
  BandSelect band;
  
  /* Reads the synth word */
  synthWord = SpiritRadioGetSynthWord();
 8003430:	f7ff fe0c 	bl	800304c <SpiritRadioGetSynthWord>
 8003434:	6078      	str	r0, [r7, #4]
  
  /* Reads the operating band */
  band = SpiritRadioGetBand();
 8003436:	f7ff fe2f 	bl	8003098 <SpiritRadioGetBand>
 800343a:	4603      	mov	r3, r0
 800343c:	70fb      	strb	r3, [r7, #3]
  
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv() + 1;
 800343e:	f000 fc81 	bl	8003d44 <SpiritRadioGetRefDiv>
 8003442:	4603      	mov	r3, r0
 8003444:	3301      	adds	r3, #1
 8003446:	70bb      	strb	r3, [r7, #2]
  
  /* Calculates the frequency base and return it */
  return (uint32_t)round(synthWord*(((double)s_lXtalFrequency)/(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band])));
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fd f85b 	bl	8000504 <__aeabi_ui2d>
 800344e:	4604      	mov	r4, r0
 8003450:	460d      	mov	r5, r1
 8003452:	4b19      	ldr	r3, [pc, #100]	; (80034b8 <SpiritRadioGetFrequencyBase+0x90>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f7fd f854 	bl	8000504 <__aeabi_ui2d>
 800345c:	4680      	mov	r8, r0
 800345e:	4689      	mov	r9, r1
 8003460:	78bb      	ldrb	r3, [r7, #2]
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	4915      	ldr	r1, [pc, #84]	; (80034bc <SpiritRadioGetFrequencyBase+0x94>)
 8003466:	5c8a      	ldrb	r2, [r1, r2]
 8003468:	fb02 f303 	mul.w	r3, r2, r3
 800346c:	049b      	lsls	r3, r3, #18
 800346e:	4618      	mov	r0, r3
 8003470:	f7fd f858 	bl	8000524 <__aeabi_i2d>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4640      	mov	r0, r8
 800347a:	4649      	mov	r1, r9
 800347c:	f7fd f9e6 	bl	800084c <__aeabi_ddiv>
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4620      	mov	r0, r4
 8003486:	4629      	mov	r1, r5
 8003488:	f7fd f8b6 	bl	80005f8 <__aeabi_dmul>
 800348c:	4602      	mov	r2, r0
 800348e:	460b      	mov	r3, r1
 8003490:	ec43 2b17 	vmov	d7, r2, r3
 8003494:	eeb0 0a47 	vmov.f32	s0, s14
 8003498:	eef0 0a67 	vmov.f32	s1, s15
 800349c:	f009 fa56 	bl	800c94c <round>
 80034a0:	ec53 2b10 	vmov	r2, r3, d0
 80034a4:	4610      	mov	r0, r2
 80034a6:	4619      	mov	r1, r3
 80034a8:	f7fd fab8 	bl	8000a1c <__aeabi_d2uiz>
 80034ac:	4603      	mov	r3, r0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80034b8:	20000274 	.word	0x20000274
 80034bc:	0800cb18 	.word	0x0800cb18

080034c0 <SpiritRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchDatarateME(uint32_t lDatarate, uint8_t* pcM, uint8_t* pcE)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b088      	sub	sp, #32
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  volatile SpiritBool find = S_FALSE;
 80034cc:	2300      	movs	r3, #0
 80034ce:	763b      	strb	r3, [r7, #24]
  int8_t i=15;
 80034d0:	230f      	movs	r3, #15
 80034d2:	77fb      	strb	r3, [r7, #31]
  uint8_t cMantissaTmp;
  uint8_t cDivider = 0;
 80034d4:	2300      	movs	r3, #0
 80034d6:	76bb      	strb	r3, [r7, #26]
  
  /* Check the parameters */
  s_assert_param(IS_DATARATE(lDatarate));
  
  cDivider = (uint8_t)SpiritRadioGetDigDiv();
 80034d8:	f000 fc86 	bl	8003de8 <SpiritRadioGetDigDiv>
 80034dc:	4603      	mov	r3, r0
 80034de:	76bb      	strb	r3, [r7, #26]
  
  /* Search in the datarate array the exponent value */
  while(!find && i>=0)
 80034e0:	e015      	b.n	800350e <SpiritRadioSearchDatarateME+0x4e>
  {
    if(lDatarate>=(s_lXtalFrequency>>(20-i+cDivider)))
 80034e2:	4b4f      	ldr	r3, [pc, #316]	; (8003620 <SpiritRadioSearchDatarateME+0x160>)
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80034ea:	f1c3 0114 	rsb	r1, r3, #20
 80034ee:	7ebb      	ldrb	r3, [r7, #26]
 80034f0:	440b      	add	r3, r1
 80034f2:	fa22 f303 	lsr.w	r3, r2, r3
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d302      	bcc.n	8003502 <SpiritRadioSearchDatarateME+0x42>
    {
      find = S_TRUE;
 80034fc:	2301      	movs	r3, #1
 80034fe:	763b      	strb	r3, [r7, #24]
 8003500:	e005      	b.n	800350e <SpiritRadioSearchDatarateME+0x4e>
    }
    else
    {
      i--;
 8003502:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003506:	b2db      	uxtb	r3, r3
 8003508:	3b01      	subs	r3, #1
 800350a:	b2db      	uxtb	r3, r3
 800350c:	77fb      	strb	r3, [r7, #31]
  while(!find && i>=0)
 800350e:	7e3b      	ldrb	r3, [r7, #24]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d103      	bne.n	800351e <SpiritRadioSearchDatarateME+0x5e>
 8003516:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800351a:	2b00      	cmp	r3, #0
 800351c:	dae1      	bge.n	80034e2 <SpiritRadioSearchDatarateME+0x22>
    }
  }
  i<0 ? i=0 : i;
 800351e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003522:	2b00      	cmp	r3, #0
 8003524:	da01      	bge.n	800352a <SpiritRadioSearchDatarateME+0x6a>
 8003526:	2300      	movs	r3, #0
 8003528:	77fb      	strb	r3, [r7, #31]
  *pcE = i;
 800352a:	7ffa      	ldrb	r2, [r7, #31]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the mantissa value according to the datarate formula */
  cMantissaTmp = (lDatarate*((uint32_t)1<<(23-i)))/(s_lXtalFrequency>>(5+cDivider))-256;
 8003530:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003534:	f1c3 0317 	rsb	r3, r3, #23
 8003538:	68fa      	ldr	r2, [r7, #12]
 800353a:	409a      	lsls	r2, r3
 800353c:	4b38      	ldr	r3, [pc, #224]	; (8003620 <SpiritRadioSearchDatarateME+0x160>)
 800353e:	6819      	ldr	r1, [r3, #0]
 8003540:	7ebb      	ldrb	r3, [r7, #26]
 8003542:	3305      	adds	r3, #5
 8003544:	fa21 f303 	lsr.w	r3, r1, r3
 8003548:	fbb2 f3f3 	udiv	r3, r2, r3
 800354c:	767b      	strb	r3, [r7, #25]
  
  /* Finds the mantissa value with less approximation */
  int16_t mantissaCalculation[3];
  for(uint8_t j=0;j<3;j++)
 800354e:	2300      	movs	r3, #0
 8003550:	77bb      	strb	r3, [r7, #30]
 8003552:	e031      	b.n	80035b8 <SpiritRadioSearchDatarateME+0xf8>
  {
    if((cMantissaTmp+j-1))
 8003554:	7e7a      	ldrb	r2, [r7, #25]
 8003556:	7fbb      	ldrb	r3, [r7, #30]
 8003558:	4413      	add	r3, r2
 800355a:	2b01      	cmp	r3, #1
 800355c:	d021      	beq.n	80035a2 <SpiritRadioSearchDatarateME+0xe2>
    {
      mantissaCalculation[j]=lDatarate-(((256+cMantissaTmp+j-1)*(s_lXtalFrequency>>(5+cDivider)))>>(23-i));
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	b29a      	uxth	r2, r3
 8003562:	7e7b      	ldrb	r3, [r7, #25]
 8003564:	f503 7180 	add.w	r1, r3, #256	; 0x100
 8003568:	7fbb      	ldrb	r3, [r7, #30]
 800356a:	440b      	add	r3, r1
 800356c:	3b01      	subs	r3, #1
 800356e:	4618      	mov	r0, r3
 8003570:	4b2b      	ldr	r3, [pc, #172]	; (8003620 <SpiritRadioSearchDatarateME+0x160>)
 8003572:	6819      	ldr	r1, [r3, #0]
 8003574:	7ebb      	ldrb	r3, [r7, #26]
 8003576:	3305      	adds	r3, #5
 8003578:	fa21 f303 	lsr.w	r3, r1, r3
 800357c:	fb03 f100 	mul.w	r1, r3, r0
 8003580:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003584:	f1c3 0317 	rsb	r3, r3, #23
 8003588:	fa21 f303 	lsr.w	r3, r1, r3
 800358c:	b29b      	uxth	r3, r3
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	b29a      	uxth	r2, r3
 8003592:	7fbb      	ldrb	r3, [r7, #30]
 8003594:	b212      	sxth	r2, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	3320      	adds	r3, #32
 800359a:	443b      	add	r3, r7
 800359c:	f823 2c10 	strh.w	r2, [r3, #-16]
 80035a0:	e007      	b.n	80035b2 <SpiritRadioSearchDatarateME+0xf2>
    }
    else
    {
      mantissaCalculation[j]=0x7FFF;
 80035a2:	7fbb      	ldrb	r3, [r7, #30]
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	3320      	adds	r3, #32
 80035a8:	443b      	add	r3, r7
 80035aa:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80035ae:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(uint8_t j=0;j<3;j++)
 80035b2:	7fbb      	ldrb	r3, [r7, #30]
 80035b4:	3301      	adds	r3, #1
 80035b6:	77bb      	strb	r3, [r7, #30]
 80035b8:	7fbb      	ldrb	r3, [r7, #30]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d9ca      	bls.n	8003554 <SpiritRadioSearchDatarateME+0x94>
    }
  }
  uint16_t mantissaCalculationDelta = 0xFFFF;
 80035be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035c2:	83bb      	strh	r3, [r7, #28]
  for(uint8_t j=0;j<3;j++)
 80035c4:	2300      	movs	r3, #0
 80035c6:	76fb      	strb	r3, [r7, #27]
 80035c8:	e021      	b.n	800360e <SpiritRadioSearchDatarateME+0x14e>
  {
    if(S_ABS(mantissaCalculation[j])<mantissaCalculationDelta)
 80035ca:	7efb      	ldrb	r3, [r7, #27]
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	3320      	adds	r3, #32
 80035d0:	443b      	add	r3, r7
 80035d2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	bfb8      	it	lt
 80035da:	425b      	neglt	r3, r3
 80035dc:	b29b      	uxth	r3, r3
 80035de:	8bba      	ldrh	r2, [r7, #28]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d911      	bls.n	8003608 <SpiritRadioSearchDatarateME+0x148>
    {
      mantissaCalculationDelta = S_ABS(mantissaCalculation[j]);
 80035e4:	7efb      	ldrb	r3, [r7, #27]
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	3320      	adds	r3, #32
 80035ea:	443b      	add	r3, r7
 80035ec:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	bfb8      	it	lt
 80035f4:	425b      	neglt	r3, r3
 80035f6:	83bb      	strh	r3, [r7, #28]
      *pcM = cMantissaTmp+j-1;
 80035f8:	7e7a      	ldrb	r2, [r7, #25]
 80035fa:	7efb      	ldrb	r3, [r7, #27]
 80035fc:	4413      	add	r3, r2
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b2da      	uxtb	r2, r3
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	701a      	strb	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8003608:	7efb      	ldrb	r3, [r7, #27]
 800360a:	3301      	adds	r3, #1
 800360c:	76fb      	strb	r3, [r7, #27]
 800360e:	7efb      	ldrb	r3, [r7, #27]
 8003610:	2b02      	cmp	r3, #2
 8003612:	d9da      	bls.n	80035ca <SpiritRadioSearchDatarateME+0x10a>
    }
  }
  
}
 8003614:	bf00      	nop
 8003616:	bf00      	nop
 8003618:	3720      	adds	r7, #32
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000274 	.word	0x20000274

08003624 <SpiritRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b08a      	sub	sp, #40	; 0x28
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  int8_t i, i_tmp;
  uint8_t cDivider = 1;
 8003630:	2301      	movs	r3, #1
 8003632:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
    /* Search in the channel filter bandwidth table the exponent value */
  if(SpiritRadioGetDigDiv())
 8003636:	f000 fbd7 	bl	8003de8 <SpiritRadioGetDigDiv>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <SpiritRadioSearchChannelBwME+0x24>
  {
    cDivider = 2;
 8003640:	2302      	movs	r3, #2
 8003642:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003646:	e002      	b.n	800364e <SpiritRadioSearchChannelBwME+0x2a>
  }
  else
  {
    cDivider = 1;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  }
    
  s_assert_param(IS_CH_BW(lBandwidth,s_lXtalFrequency/cDivider));
  
  uint32_t lChfltFactor = (s_lXtalFrequency/cDivider)/100;
 800364e:	4b63      	ldr	r3, [pc, #396]	; (80037dc <SpiritRadioSearchChannelBwME+0x1b8>)
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003656:	fbb2 f3f3 	udiv	r3, r2, r3
 800365a:	4a61      	ldr	r2, [pc, #388]	; (80037e0 <SpiritRadioSearchChannelBwME+0x1bc>)
 800365c:	fba2 2303 	umull	r2, r3, r2, r3
 8003660:	095b      	lsrs	r3, r3, #5
 8003662:	61fb      	str	r3, [r7, #28]
  
  for(i=0;i<90 && (lBandwidth<(uint32_t)((s_vectnBandwidth26M[i]*lChfltFactor)/2600));i++);
 8003664:	2300      	movs	r3, #0
 8003666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800366a:	e006      	b.n	800367a <SpiritRadioSearchChannelBwME+0x56>
 800366c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003670:	b2db      	uxtb	r3, r3
 8003672:	3301      	adds	r3, #1
 8003674:	b2db      	uxtb	r3, r3
 8003676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800367a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800367e:	2b59      	cmp	r3, #89	; 0x59
 8003680:	dc0f      	bgt.n	80036a2 <SpiritRadioSearchChannelBwME+0x7e>
 8003682:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003686:	4a57      	ldr	r2, [pc, #348]	; (80037e4 <SpiritRadioSearchChannelBwME+0x1c0>)
 8003688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800368c:	461a      	mov	r2, r3
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	fb02 f303 	mul.w	r3, r2, r3
 8003694:	4a54      	ldr	r2, [pc, #336]	; (80037e8 <SpiritRadioSearchChannelBwME+0x1c4>)
 8003696:	fba2 2303 	umull	r2, r3, r2, r3
 800369a:	0adb      	lsrs	r3, r3, #11
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d3e4      	bcc.n	800366c <SpiritRadioSearchChannelBwME+0x48>
  
  if(i!=0)
 80036a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d077      	beq.n	800379a <SpiritRadioSearchChannelBwME+0x176>
  {
    /* Finds the mantissa value with less approximation */
    i_tmp=i;
 80036aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036ae:	76fb      	strb	r3, [r7, #27]
    int16_t chfltCalculation[3];
    for(uint8_t j=0;j<3;j++) 
 80036b0:	2300      	movs	r3, #0
 80036b2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80036b6:	e03a      	b.n	800372e <SpiritRadioSearchChannelBwME+0x10a>
    {
      if(((i_tmp+j-1)>=0) || ((i_tmp+j-1)<=89))
 80036b8:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80036bc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036c0:	4413      	add	r3, r2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	dc06      	bgt.n	80036d4 <SpiritRadioSearchChannelBwME+0xb0>
 80036c6:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80036ca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036ce:	4413      	add	r3, r2
 80036d0:	2b5a      	cmp	r3, #90	; 0x5a
 80036d2:	dc1e      	bgt.n	8003712 <SpiritRadioSearchChannelBwME+0xee>
      {
        chfltCalculation[j] = lBandwidth - (uint32_t)((s_vectnBandwidth26M[i_tmp+j-1]*lChfltFactor)/2600);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	f997 101b 	ldrsb.w	r1, [r7, #27]
 80036dc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80036e0:	440b      	add	r3, r1
 80036e2:	3b01      	subs	r3, #1
 80036e4:	493f      	ldr	r1, [pc, #252]	; (80037e4 <SpiritRadioSearchChannelBwME+0x1c0>)
 80036e6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036ea:	4619      	mov	r1, r3
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	fb01 f303 	mul.w	r3, r1, r3
 80036f2:	493d      	ldr	r1, [pc, #244]	; (80037e8 <SpiritRadioSearchChannelBwME+0x1c4>)
 80036f4:	fba1 1303 	umull	r1, r3, r1, r3
 80036f8:	0adb      	lsrs	r3, r3, #11
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	b29a      	uxth	r2, r3
 8003700:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003704:	b212      	sxth	r2, r2
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	3328      	adds	r3, #40	; 0x28
 800370a:	443b      	add	r3, r7
 800370c:	f823 2c14 	strh.w	r2, [r3, #-20]
 8003710:	e008      	b.n	8003724 <SpiritRadioSearchChannelBwME+0x100>
      }
      else
      {
        chfltCalculation[j] = 0x7FFF;
 8003712:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	3328      	adds	r3, #40	; 0x28
 800371a:	443b      	add	r3, r7
 800371c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003720:	f823 2c14 	strh.w	r2, [r3, #-20]
    for(uint8_t j=0;j<3;j++) 
 8003724:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003728:	3301      	adds	r3, #1
 800372a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800372e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003732:	2b02      	cmp	r3, #2
 8003734:	d9c0      	bls.n	80036b8 <SpiritRadioSearchChannelBwME+0x94>
      }
    }
    uint16_t chfltDelta = 0xFFFF;
 8003736:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800373a:	847b      	strh	r3, [r7, #34]	; 0x22
    
    for(uint8_t j=0;j<3;j++)
 800373c:	2300      	movs	r3, #0
 800373e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003742:	e026      	b.n	8003792 <SpiritRadioSearchChannelBwME+0x16e>
    {
      if(S_ABS(chfltCalculation[j])<chfltDelta)
 8003744:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	3328      	adds	r3, #40	; 0x28
 800374c:	443b      	add	r3, r7
 800374e:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	bfb8      	it	lt
 8003756:	425b      	neglt	r3, r3
 8003758:	b29b      	uxth	r3, r3
 800375a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800375c:	429a      	cmp	r2, r3
 800375e:	d913      	bls.n	8003788 <SpiritRadioSearchChannelBwME+0x164>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
 8003760:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	3328      	adds	r3, #40	; 0x28
 8003768:	443b      	add	r3, r7
 800376a:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 800376e:	2b00      	cmp	r3, #0
 8003770:	bfb8      	it	lt
 8003772:	425b      	neglt	r3, r3
 8003774:	847b      	strh	r3, [r7, #34]	; 0x22
        i=i_tmp+j-1;
 8003776:	7efa      	ldrb	r2, [r7, #27]
 8003778:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800377c:	4413      	add	r3, r2
 800377e:	b2db      	uxtb	r3, r3
 8003780:	3b01      	subs	r3, #1
 8003782:	b2db      	uxtb	r3, r3
 8003784:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(uint8_t j=0;j<3;j++)
 8003788:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800378c:	3301      	adds	r3, #1
 800378e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003792:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003796:	2b02      	cmp	r3, #2
 8003798:	d9d4      	bls.n	8003744 <SpiritRadioSearchChannelBwME+0x120>
      }    
    }
  }
  (*pcE) = (uint8_t)(i/9);
 800379a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800379e:	4a13      	ldr	r2, [pc, #76]	; (80037ec <SpiritRadioSearchChannelBwME+0x1c8>)
 80037a0:	fb82 1203 	smull	r1, r2, r2, r3
 80037a4:	1052      	asrs	r2, r2, #1
 80037a6:	17db      	asrs	r3, r3, #31
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	b25b      	sxtb	r3, r3
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 80037b2:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 80037b6:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <SpiritRadioSearchChannelBwME+0x1c8>)
 80037b8:	fb83 1302 	smull	r1, r3, r3, r2
 80037bc:	1059      	asrs	r1, r3, #1
 80037be:	17d3      	asrs	r3, r2, #31
 80037c0:	1ac9      	subs	r1, r1, r3
 80037c2:	460b      	mov	r3, r1
 80037c4:	00db      	lsls	r3, r3, #3
 80037c6:	440b      	add	r3, r1
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	b25b      	sxtb	r3, r3
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	701a      	strb	r2, [r3, #0]
  
}
 80037d2:	bf00      	nop
 80037d4:	3728      	adds	r7, #40	; 0x28
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20000274 	.word	0x20000274
 80037e0:	51eb851f 	.word	0x51eb851f
 80037e4:	0800cb20 	.word	0x0800cb20
 80037e8:	c9a633fd 	.word	0xc9a633fd
 80037ec:	38e38e39 	.word	0x38e38e39

080037f0 <SpiritRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 80037f0:	b5b0      	push	{r4, r5, r7, lr}
 80037f2:	b08a      	sub	sp, #40	; 0x28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  uint8_t i;
  uint32_t a,bp,b=0;
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]
  float xtalDivtmp=(float)s_lXtalFrequency/(((uint32_t)1)<<18);
 8003800:	4b53      	ldr	r3, [pc, #332]	; (8003950 <SpiritRadioSearchFreqDevME+0x160>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	ee07 3a90 	vmov	s15, r3
 8003808:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800380c:	eddf 6a51 	vldr	s13, [pc, #324]	; 8003954 <SpiritRadioSearchFreqDevME+0x164>
 8003810:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003814:	edc7 7a06 	vstr	s15, [r7, #24]
  
  /* Check the parameters */
  s_assert_param(IS_F_DEV(lFDev,s_lXtalFrequency));
  
  for(i=0;i<10;i++)
 8003818:	2300      	movs	r3, #0
 800381a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800381e:	e028      	b.n	8003872 <SpiritRadioSearchFreqDevME+0x82>
  {
    a=(uint32_t)(xtalDivtmp*(uint32_t)(7.5*(1<<i)));
 8003820:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003824:	2201      	movs	r2, #1
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	4618      	mov	r0, r3
 800382c:	f7fc fe7a 	bl	8000524 <__aeabi_i2d>
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	4b48      	ldr	r3, [pc, #288]	; (8003958 <SpiritRadioSearchFreqDevME+0x168>)
 8003836:	f7fc fedf 	bl	80005f8 <__aeabi_dmul>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4610      	mov	r0, r2
 8003840:	4619      	mov	r1, r3
 8003842:	f7fd f8eb 	bl	8000a1c <__aeabi_d2uiz>
 8003846:	ee07 0a90 	vmov	s15, r0
 800384a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800384e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800385a:	ee17 3a90 	vmov	r3, s15
 800385e:	617b      	str	r3, [r7, #20]
    if(lFDev<a)
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	429a      	cmp	r2, r3
 8003866:	d309      	bcc.n	800387c <SpiritRadioSearchFreqDevME+0x8c>
  for(i=0;i<10;i++)
 8003868:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800386c:	3301      	adds	r3, #1
 800386e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003872:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003876:	2b09      	cmp	r3, #9
 8003878:	d9d2      	bls.n	8003820 <SpiritRadioSearchFreqDevME+0x30>
 800387a:	e000      	b.n	800387e <SpiritRadioSearchFreqDevME+0x8e>
      break;
 800387c:	bf00      	nop
  }
  (*pcE) = i;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003884:	701a      	strb	r2, [r3, #0]
  
  for(i=0;i<8;i++)
 8003886:	2300      	movs	r3, #0
 8003888:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800388c:	e043      	b.n	8003916 <SpiritRadioSearchFreqDevME+0x126>
  {
    bp=b;
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	623b      	str	r3, [r7, #32]
    b=(uint32_t)(xtalDivtmp*(uint32_t)((8.0+i)/2*(1<<(*pcE))));
 8003892:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003896:	4618      	mov	r0, r3
 8003898:	f7fc fe44 	bl	8000524 <__aeabi_i2d>
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	4b2e      	ldr	r3, [pc, #184]	; (800395c <SpiritRadioSearchFreqDevME+0x16c>)
 80038a2:	f7fc fcf3 	bl	800028c <__adddf3>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4610      	mov	r0, r2
 80038ac:	4619      	mov	r1, r3
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80038b6:	f7fc ffc9 	bl	800084c <__aeabi_ddiv>
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	4614      	mov	r4, r2
 80038c0:	461d      	mov	r5, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	2301      	movs	r3, #1
 80038ca:	4093      	lsls	r3, r2
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fc fe29 	bl	8000524 <__aeabi_i2d>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4620      	mov	r0, r4
 80038d8:	4629      	mov	r1, r5
 80038da:	f7fc fe8d 	bl	80005f8 <__aeabi_dmul>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4610      	mov	r0, r2
 80038e4:	4619      	mov	r1, r3
 80038e6:	f7fd f899 	bl	8000a1c <__aeabi_d2uiz>
 80038ea:	ee07 0a90 	vmov	s15, r0
 80038ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80038f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038fe:	ee17 3a90 	vmov	r3, s15
 8003902:	61fb      	str	r3, [r7, #28]
    if(lFDev<b)
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	429a      	cmp	r2, r3
 800390a:	d309      	bcc.n	8003920 <SpiritRadioSearchFreqDevME+0x130>
  for(i=0;i<8;i++)
 800390c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003910:	3301      	adds	r3, #1
 8003912:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003916:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800391a:	2b07      	cmp	r3, #7
 800391c:	d9b7      	bls.n	800388e <SpiritRadioSearchFreqDevME+0x9e>
 800391e:	e000      	b.n	8003922 <SpiritRadioSearchFreqDevME+0x132>
      break;
 8003920:	bf00      	nop
  }
  
  (*pcM)=i;
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003928:	701a      	strb	r2, [r3, #0]
  if((lFDev-bp)<(b-lFDev))
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	1ad2      	subs	r2, r2, r3
 8003930:	69f9      	ldr	r1, [r7, #28]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	1acb      	subs	r3, r1, r3
 8003936:	429a      	cmp	r2, r3
 8003938:	d205      	bcs.n	8003946 <SpiritRadioSearchFreqDevME+0x156>
    (*pcM)--;
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	3b01      	subs	r3, #1
 8003940:	b2da      	uxtb	r2, r3
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	701a      	strb	r2, [r3, #0]
  
}
 8003946:	bf00      	nop
 8003948:	3728      	adds	r7, #40	; 0x28
 800394a:	46bd      	mov	sp, r7
 800394c:	bdb0      	pop	{r4, r5, r7, pc}
 800394e:	bf00      	nop
 8003950:	20000274 	.word	0x20000274
 8003954:	48800000 	.word	0x48800000
 8003958:	401e0000 	.word	0x401e0000
 800395c:	40200000 	.word	0x40200000

08003960 <SpiritRadioGetdBm2Reg>:
* @retval Register value as byte.
* @note The power interpolation curves used by this function have been extracted
*       by measurements done on the divisional evaluation boards.
*/
uint8_t SpiritRadioGetdBm2Reg(uint32_t lFBase, float fPowerdBm)
{
 8003960:	b480      	push	{r7}
 8003962:	b087      	sub	sp, #28
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	ed87 0a02 	vstr	s0, [r7, #8]
  uint8_t i=0;
 800396c:	2300      	movs	r3, #0
 800396e:	75fb      	strb	r3, [r7, #23]
  uint8_t j=0;
 8003970:	2300      	movs	r3, #0
 8003972:	75bb      	strb	r3, [r7, #22]
  float fReg;
  
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4a74      	ldr	r2, [pc, #464]	; (8003b48 <SpiritRadioGetdBm2Reg+0x1e8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d30c      	bcc.n	8003996 <SpiritRadioGetdBm2Reg+0x36>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4a73      	ldr	r2, [pc, #460]	; (8003b4c <SpiritRadioGetdBm2Reg+0x1ec>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d808      	bhi.n	8003996 <SpiritRadioGetdBm2Reg+0x36>
  {
    i=0;
 8003984:	2300      	movs	r3, #0
 8003986:	75fb      	strb	r3, [r7, #23]
    if(lFBase<900000000) i=1;// 868   
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4a71      	ldr	r2, [pc, #452]	; (8003b50 <SpiritRadioGetdBm2Reg+0x1f0>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d822      	bhi.n	80039d6 <SpiritRadioGetdBm2Reg+0x76>
 8003990:	2301      	movs	r3, #1
 8003992:	75fb      	strb	r3, [r7, #23]
 8003994:	e01f      	b.n	80039d6 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	4a6e      	ldr	r2, [pc, #440]	; (8003b54 <SpiritRadioGetdBm2Reg+0x1f4>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d906      	bls.n	80039ac <SpiritRadioGetdBm2Reg+0x4c>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	4a6d      	ldr	r2, [pc, #436]	; (8003b58 <SpiritRadioGetdBm2Reg+0x1f8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d802      	bhi.n	80039ac <SpiritRadioGetdBm2Reg+0x4c>
  {
    i=2;
 80039a6:	2302      	movs	r3, #2
 80039a8:	75fb      	strb	r3, [r7, #23]
 80039aa:	e014      	b.n	80039d6 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4a6b      	ldr	r2, [pc, #428]	; (8003b5c <SpiritRadioGetdBm2Reg+0x1fc>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d906      	bls.n	80039c2 <SpiritRadioGetdBm2Reg+0x62>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4a6a      	ldr	r2, [pc, #424]	; (8003b60 <SpiritRadioGetdBm2Reg+0x200>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d802      	bhi.n	80039c2 <SpiritRadioGetdBm2Reg+0x62>
  {
    i=3;
 80039bc:	2303      	movs	r3, #3
 80039be:	75fb      	strb	r3, [r7, #23]
 80039c0:	e009      	b.n	80039d6 <SpiritRadioGetdBm2Reg+0x76>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4a67      	ldr	r2, [pc, #412]	; (8003b64 <SpiritRadioGetdBm2Reg+0x204>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d905      	bls.n	80039d6 <SpiritRadioGetdBm2Reg+0x76>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a66      	ldr	r2, [pc, #408]	; (8003b68 <SpiritRadioGetdBm2Reg+0x208>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d801      	bhi.n	80039d6 <SpiritRadioGetdBm2Reg+0x76>
  {
    i=4;
 80039d2:	2304      	movs	r3, #4
 80039d4:	75fb      	strb	r3, [r7, #23]
  }
  
  j=1;
 80039d6:	2301      	movs	r3, #1
 80039d8:	75bb      	strb	r3, [r7, #22]
  if(fPowerdBm>0 && 13.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]<fPowerdBm) /* #1035-D */
 80039da:	edd7 7a02 	vldr	s15, [r7, #8]
 80039de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e6:	dd2f      	ble.n	8003a48 <SpiritRadioGetdBm2Reg+0xe8>
 80039e8:	7dfa      	ldrb	r2, [r7, #23]
 80039ea:	4960      	ldr	r1, [pc, #384]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 80039ec:	4613      	mov	r3, r2
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	4413      	add	r3, r2
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	440b      	add	r3, r1
 80039f6:	3308      	adds	r3, #8
 80039f8:	edd3 7a00 	vldr	s15, [r3]
 80039fc:	eef2 6a0a 	vmov.f32	s13, #42	; 0x41500000  13.0
 8003a00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a04:	7dfa      	ldrb	r2, [r7, #23]
 8003a06:	4959      	ldr	r1, [pc, #356]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a08:	4613      	mov	r3, r2
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	4413      	add	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	440b      	add	r3, r1
 8003a12:	330c      	adds	r3, #12
 8003a14:	ed93 6a00 	vldr	s12, [r3]
 8003a18:	7dfa      	ldrb	r2, [r7, #23]
 8003a1a:	4954      	ldr	r1, [pc, #336]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	4413      	add	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	440b      	add	r3, r1
 8003a26:	3308      	adds	r3, #8
 8003a28:	edd3 6a00 	vldr	s13, [r3]
 8003a2c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003a30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a34:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a40:	dd02      	ble.n	8003a48 <SpiritRadioGetdBm2Reg+0xe8>
      j=0;
 8003a42:	2300      	movs	r3, #0
 8003a44:	75bb      	strb	r3, [r7, #22]
 8003a46:	e035      	b.n	8003ab4 <SpiritRadioGetdBm2Reg+0x154>
  else if(fPowerdBm<=0 && 40.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]>fPowerdBm) /* #1035-D */
 8003a48:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a54:	d82e      	bhi.n	8003ab4 <SpiritRadioGetdBm2Reg+0x154>
 8003a56:	7dfa      	ldrb	r2, [r7, #23]
 8003a58:	4944      	ldr	r1, [pc, #272]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	4413      	add	r3, r2
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	440b      	add	r3, r1
 8003a64:	3308      	adds	r3, #8
 8003a66:	edd3 7a00 	vldr	s15, [r3]
 8003a6a:	eddf 6a41 	vldr	s13, [pc, #260]	; 8003b70 <SpiritRadioGetdBm2Reg+0x210>
 8003a6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a72:	7dfa      	ldrb	r2, [r7, #23]
 8003a74:	493d      	ldr	r1, [pc, #244]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a76:	4613      	mov	r3, r2
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	4413      	add	r3, r2
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	440b      	add	r3, r1
 8003a80:	330c      	adds	r3, #12
 8003a82:	ed93 6a00 	vldr	s12, [r3]
 8003a86:	7dfa      	ldrb	r2, [r7, #23]
 8003a88:	4938      	ldr	r1, [pc, #224]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	4413      	add	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	440b      	add	r3, r1
 8003a94:	3308      	adds	r3, #8
 8003a96:	edd3 6a00 	vldr	s13, [r3]
 8003a9a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aa2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003aa6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aae:	d501      	bpl.n	8003ab4 <SpiritRadioGetdBm2Reg+0x154>
      j=2;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	75bb      	strb	r3, [r7, #22]

  fReg=fPowerFactors[i][2*j]*fPowerdBm+fPowerFactors[i][2*j+1];
 8003ab4:	7dfa      	ldrb	r2, [r7, #23]
 8003ab6:	7dbb      	ldrb	r3, [r7, #22]
 8003ab8:	0059      	lsls	r1, r3, #1
 8003aba:	482c      	ldr	r0, [pc, #176]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003abc:	4613      	mov	r3, r2
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	4413      	add	r3, r2
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	440b      	add	r3, r1
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4403      	add	r3, r0
 8003aca:	ed93 7a00 	vldr	s14, [r3]
 8003ace:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ad6:	7dfa      	ldrb	r2, [r7, #23]
 8003ad8:	7dbb      	ldrb	r3, [r7, #22]
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	1c59      	adds	r1, r3, #1
 8003ade:	4823      	ldr	r0, [pc, #140]	; (8003b6c <SpiritRadioGetdBm2Reg+0x20c>)
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4413      	add	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	440b      	add	r3, r1
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	4403      	add	r3, r0
 8003aee:	edd3 7a00 	vldr	s15, [r3]
 8003af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003af6:	edc7 7a04 	vstr	s15, [r7, #16]
  
  if(fReg<1)
 8003afa:	edd7 7a04 	vldr	s15, [r7, #16]
 8003afe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b0a:	d503      	bpl.n	8003b14 <SpiritRadioGetdBm2Reg+0x1b4>
    fReg=1;
 8003b0c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003b10:	613b      	str	r3, [r7, #16]
 8003b12:	e00a      	b.n	8003b2a <SpiritRadioGetdBm2Reg+0x1ca>
  else if(fReg>90) 
 8003b14:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b18:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003b74 <SpiritRadioGetdBm2Reg+0x214>
 8003b1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b24:	dd01      	ble.n	8003b2a <SpiritRadioGetdBm2Reg+0x1ca>
    fReg=90;
 8003b26:	4b14      	ldr	r3, [pc, #80]	; (8003b78 <SpiritRadioGetdBm2Reg+0x218>)
 8003b28:	613b      	str	r3, [r7, #16]
  
  return ((uint8_t)fReg);
 8003b2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b32:	edc7 7a01 	vstr	s15, [r7, #4]
 8003b36:	793b      	ldrb	r3, [r7, #4]
 8003b38:	b2db      	uxtb	r3, r3
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	2e5f5680 	.word	0x2e5f5680
 8003b4c:	390c2fe0 	.word	0x390c2fe0
 8003b50:	35a4e8ff 	.word	0x35a4e8ff
 8003b54:	1701e47f 	.word	0x1701e47f
 8003b58:	1c146a60 	.word	0x1c146a60
 8003b5c:	11d260bf 	.word	0x11d260bf
 8003b60:	14ced7e0 	.word	0x14ced7e0
 8003b64:	08e18f3f 	.word	0x08e18f3f
 8003b68:	0a6fd060 	.word	0x0a6fd060
 8003b6c:	0800cbf4 	.word	0x0800cbf4
 8003b70:	42200000 	.word	0x42200000
 8003b74:	42b40000 	.word	0x42b40000
 8003b78:	42b40000 	.word	0x42b40000

08003b7c <SpiritRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref SpiritRadioGetdBm2Reg fcn to interpolate the 
*       power value.
*/
void SpiritRadioSetPALeveldBm(uint8_t cIndex, float fPowerdBm)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	ed87 0a00 	vstr	s0, [r7]
 8003b88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(fPowerdBm));
  
  /* interpolate the power level */
  paLevelValue=SpiritRadioGetdBm2Reg(SpiritRadioGetFrequencyBase(),fPowerdBm);
 8003b8a:	f7ff fc4d 	bl	8003428 <SpiritRadioGetFrequencyBase>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	ed97 0a00 	vldr	s0, [r7]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7ff fee3 	bl	8003960 <SpiritRadioGetdBm2Reg>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	73bb      	strb	r3, [r7, #14]

  /* Sets the base address */
  address=PA_POWER8_BASE+7-cIndex;
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	f1c3 0317 	rsb	r3, r3, #23
 8003ba4:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_LEVEL register */
  g_xStatus = SpiritSpiWriteRegisters(address, 1, &paLevelValue);
 8003ba6:	f107 020e 	add.w	r2, r7, #14
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	2101      	movs	r1, #1
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 fb2c 	bl	800420c <RadioSpiWriteRegisters>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <SpiritRadioSetPALeveldBm+0x50>)
 8003bb8:	b212      	sxth	r2, r2
 8003bba:	4611      	mov	r1, r2
 8003bbc:	7019      	strb	r1, [r3, #0]
 8003bbe:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003bc2:	705a      	strb	r2, [r3, #1]
  
}
 8003bc4:	bf00      	nop
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000278 	.word	0x20000278

08003bd0 <SpiritRadioSetPACwc>:
*         @arg LOAD_2_4_PF  2.4pF additional PA load capacitor
*         @arg LOAD_3_6_PF  3.6pF additional PA load capacitor
* @retval None.
*/
void SpiritRadioSetPACwc(PALoadCapacitor xCLoad)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_LOAD_CAP(xCLoad));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003bda:	f107 030f 	add.w	r3, r7, #15
 8003bde:	461a      	mov	r2, r3
 8003be0:	2101      	movs	r1, #1
 8003be2:	2018      	movs	r0, #24
 8003be4:	f000 fb5e 	bl	80042a4 <RadioSpiReadRegisters>
  
  /* Mask the CWC[1:0] field and write the new value */
  tempRegValue &= 0x3F;
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= xCLoad;
 8003bf2:	7bfa      	ldrb	r2, [r7, #15]
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003bfc:	f107 030f 	add.w	r3, r7, #15
 8003c00:	461a      	mov	r2, r3
 8003c02:	2101      	movs	r1, #1
 8003c04:	2018      	movs	r0, #24
 8003c06:	f000 fb01 	bl	800420c <RadioSpiWriteRegisters>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <SpiritRadioSetPACwc+0x54>)
 8003c0e:	b212      	sxth	r2, r2
 8003c10:	4611      	mov	r1, r2
 8003c12:	7019      	strb	r1, [r3, #0]
 8003c14:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c18:	705a      	strb	r2, [r3, #1]
  
}
 8003c1a:	bf00      	nop
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	20000278 	.word	0x20000278

08003c28 <SpiritRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void SpiritRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c32:	f107 030f 	add.w	r3, r7, #15
 8003c36:	461a      	mov	r2, r3
 8003c38:	2101      	movs	r1, #1
 8003c3a:	2018      	movs	r0, #24
 8003c3c:	f000 fb32 	bl	80042a4 <RadioSpiReadRegisters>
  
  /* Mask the PA_LEVEL_MAX_INDEX[1:0] field and write the new value */
  tempRegValue &= 0xF8;
 8003c40:	7bfb      	ldrb	r3, [r7, #15]
 8003c42:	f023 0307 	bic.w	r3, r3, #7
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cIndex;
 8003c4a:	7bfa      	ldrb	r2, [r7, #15]
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8003c54:	f107 030f 	add.w	r3, r7, #15
 8003c58:	461a      	mov	r2, r3
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	2018      	movs	r0, #24
 8003c5e:	f000 fad5 	bl	800420c <RadioSpiWriteRegisters>
 8003c62:	4602      	mov	r2, r0
 8003c64:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <SpiritRadioSetPALevelMaxIndex+0x54>)
 8003c66:	b212      	sxth	r2, r2
 8003c68:	4611      	mov	r1, r2
 8003c6a:	7019      	strb	r1, [r3, #0]
 8003c6c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003c70:	705a      	strb	r2, [r3, #1]
  
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	20000278 	.word	0x20000278

08003c80 <SpiritRadioAFCFreezeOnSync>:
* @param  xNewState new state for AFC freeze on sync word detection.
*         This parameter can be: S_ENABLE or S_DISABLE.
* @retval None.
*/
void SpiritRadioAFCFreezeOnSync(SpiritFunctionalState xNewState)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	4603      	mov	r3, r0
 8003c88:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the AFC_2 register and configure the AFC Freeze on Sync field */
  SpiritSpiReadRegisters(AFC2_BASE, 1, &tempRegValue);
 8003c8e:	f107 030f 	add.w	r3, r7, #15
 8003c92:	461a      	mov	r2, r3
 8003c94:	2101      	movs	r1, #1
 8003c96:	201e      	movs	r0, #30
 8003c98:	f000 fb04 	bl	80042a4 <RadioSpiReadRegisters>
  if(xNewState == S_ENABLE)
 8003c9c:	79fb      	ldrb	r3, [r7, #7]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d105      	bne.n	8003cae <SpiritRadioAFCFreezeOnSync+0x2e>
  {
    tempRegValue |= AFC2_AFC_FREEZE_ON_SYNC_MASK;
 8003ca2:	7bfb      	ldrb	r3, [r7, #15]
 8003ca4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	73fb      	strb	r3, [r7, #15]
 8003cac:	e004      	b.n	8003cb8 <SpiritRadioAFCFreezeOnSync+0x38>
  }
  else
  {
    tempRegValue &= (~AFC2_AFC_FREEZE_ON_SYNC_MASK);
 8003cae:	7bfb      	ldrb	r3, [r7, #15]
 8003cb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the AFC_2 register */
  g_xStatus = SpiritSpiWriteRegisters(AFC2_BASE, 1, &tempRegValue);
 8003cb8:	f107 030f 	add.w	r3, r7, #15
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	201e      	movs	r0, #30
 8003cc2:	f000 faa3 	bl	800420c <RadioSpiWriteRegisters>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	4b05      	ldr	r3, [pc, #20]	; (8003ce0 <SpiritRadioAFCFreezeOnSync+0x60>)
 8003cca:	b212      	sxth	r2, r2
 8003ccc:	4611      	mov	r1, r2
 8003cce:	7019      	strb	r1, [r3, #0]
 8003cd0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003cd4:	705a      	strb	r2, [r3, #1]
  
}
 8003cd6:	bf00      	nop
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	20000278 	.word	0x20000278

08003ce4 <SpiritRadioSetRefDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetRefDiv(SpiritFunctionalState xNewState)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	4603      	mov	r3, r0
 8003cec:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the SYNTH_CONFIG1_BASE and mask the REFDIV bit field */
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003cee:	f107 030f 	add.w	r3, r7, #15
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	209e      	movs	r0, #158	; 0x9e
 8003cf8:	f000 fad4 	bl	80042a4 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d105      	bne.n	8003d0e <SpiritRadioSetRefDiv+0x2a>
  {
    tempRegValue |= 0x80;
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	73fb      	strb	r3, [r7, #15]
 8003d0c:	e004      	b.n	8003d18 <SpiritRadioSetRefDiv+0x34>
  }
  else
  {
    tempRegValue &= 0x7F;
 8003d0e:	7bfb      	ldrb	r3, [r7, #15]
 8003d10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the SYNTH_CONFIG1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d18:	f107 030f 	add.w	r3, r7, #15
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	2101      	movs	r1, #1
 8003d20:	209e      	movs	r0, #158	; 0x9e
 8003d22:	f000 fa73 	bl	800420c <RadioSpiWriteRegisters>
 8003d26:	4602      	mov	r2, r0
 8003d28:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <SpiritRadioSetRefDiv+0x5c>)
 8003d2a:	b212      	sxth	r2, r2
 8003d2c:	4611      	mov	r1, r2
 8003d2e:	7019      	strb	r1, [r3, #0]
 8003d30:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d34:	705a      	strb	r2, [r3, #1]
  
}
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000278 	.word	0x20000278

08003d44 <SpiritRadioGetRefDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetRefDiv(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8003d4a:	1dfb      	adds	r3, r7, #7
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	2101      	movs	r1, #1
 8003d50:	209e      	movs	r0, #158	; 0x9e
 8003d52:	f000 faa7 	bl	80042a4 <RadioSpiReadRegisters>
 8003d56:	4602      	mov	r2, r0
 8003d58:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <SpiritRadioGetRefDiv+0x40>)
 8003d5a:	b212      	sxth	r2, r2
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	7019      	strb	r1, [r3, #0]
 8003d60:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d64:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>7)&0x1))
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	09db      	lsrs	r3, r3, #7
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <SpiritRadioGetRefDiv+0x34>
  {
    return S_ENABLE;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e000      	b.n	8003d7a <SpiritRadioGetRefDiv+0x36>
  }
  else
  {
    return S_DISABLE;
 8003d78:	2300      	movs	r3, #0
  }
  
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	20000278 	.word	0x20000278

08003d88 <SpiritRadioSetDigDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetDigDiv(SpiritFunctionalState xNewState)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the XO_RCO_TEST_BASE and mask the PD_CLKDIV bit field */
  SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003d92:	f107 030f 	add.w	r3, r7, #15
 8003d96:	461a      	mov	r2, r3
 8003d98:	2101      	movs	r1, #1
 8003d9a:	20b4      	movs	r0, #180	; 0xb4
 8003d9c:	f000 fa82 	bl	80042a4 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d105      	bne.n	8003db2 <SpiritRadioSetDigDiv+0x2a>
  {
    tempRegValue &= 0xf7;
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
 8003da8:	f023 0308 	bic.w	r3, r3, #8
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	73fb      	strb	r3, [r7, #15]
 8003db0:	e004      	b.n	8003dbc <SpiritRadioSetDigDiv+0x34>
  }
  else
  {
    
    tempRegValue |= 0x08;
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	f043 0308 	orr.w	r3, r3, #8
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the XO_RCO_TEST_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003dbc:	f107 030f 	add.w	r3, r7, #15
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	20b4      	movs	r0, #180	; 0xb4
 8003dc6:	f000 fa21 	bl	800420c <RadioSpiWriteRegisters>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	4b05      	ldr	r3, [pc, #20]	; (8003de4 <SpiritRadioSetDigDiv+0x5c>)
 8003dce:	b212      	sxth	r2, r2
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	7019      	strb	r1, [r3, #0]
 8003dd4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003dd8:	705a      	strb	r2, [r3, #1]
  
}
 8003dda:	bf00      	nop
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	20000278 	.word	0x20000278

08003de8 <SpiritRadioGetDigDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetDigDiv(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8003dee:	1dfb      	adds	r3, r7, #7
 8003df0:	461a      	mov	r2, r3
 8003df2:	2101      	movs	r1, #1
 8003df4:	20b4      	movs	r0, #180	; 0xb4
 8003df6:	f000 fa55 	bl	80042a4 <RadioSpiReadRegisters>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <SpiritRadioGetDigDiv+0x40>)
 8003dfe:	b212      	sxth	r2, r2
 8003e00:	4611      	mov	r1, r2
 8003e02:	7019      	strb	r1, [r3, #0]
 8003e04:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003e08:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>3)&0x1))
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	08db      	lsrs	r3, r3, #3
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <SpiritRadioGetDigDiv+0x34>
  {
    return S_DISABLE;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	e000      	b.n	8003e1e <SpiritRadioGetDigDiv+0x36>
  }
  else
  {
    return S_ENABLE;
 8003e1c:	2301      	movs	r3, #1
  }
  
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	20000278 	.word	0x20000278

08003e2c <SpiritRadioGetXtalFrequency>:
* @brief  Returns the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t SpiritRadioGetXtalFrequency(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  return s_lXtalFrequency; 
 8003e30:	4b03      	ldr	r3, [pc, #12]	; (8003e40 <SpiritRadioGetXtalFrequency+0x14>)
 8003e32:	681b      	ldr	r3, [r3, #0]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000274 	.word	0x20000274

08003e44 <SpiritRadioSetXtalFrequency>:
* @brief  Sets the XTAL frequency.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void SpiritRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency; 
 8003e4c:	4a04      	ldr	r2, [pc, #16]	; (8003e60 <SpiritRadioSetXtalFrequency+0x1c>)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6013      	str	r3, [r2, #0]
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	20000274 	.word	0x20000274

08003e64 <SpiritTimerSetRxTimeoutMs>:
 *         This parameter must be a float.
 * @retval None
 */

void SpiritTimerSetRxTimeoutMs(float fDesiredMsec)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	ed87 0a01 	vstr	s0, [r7, #4]
  uint8_t tempRegValue[2];

  /* Computes the counter and prescaler value */
  SpiritTimerComputeRxTimeoutValues(fDesiredMsec , &tempRegValue[1] , &tempRegValue[0]);
 8003e6e:	f107 020c 	add.w	r2, r7, #12
 8003e72:	f107 030c 	add.w	r3, r7, #12
 8003e76:	3301      	adds	r3, #1
 8003e78:	4611      	mov	r1, r2
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	ed97 0a01 	vldr	s0, [r7, #4]
 8003e80:	f000 f816 	bl	8003eb0 <SpiritTimerComputeRxTimeoutValues>

  /* Writes the prescaler and counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS5_RX_TIMEOUT_PRESCALER_BASE, 2, tempRegValue);
 8003e84:	f107 030c 	add.w	r3, r7, #12
 8003e88:	461a      	mov	r2, r3
 8003e8a:	2102      	movs	r1, #2
 8003e8c:	2053      	movs	r0, #83	; 0x53
 8003e8e:	f000 f9bd 	bl	800420c <RadioSpiWriteRegisters>
 8003e92:	4602      	mov	r2, r0
 8003e94:	4b05      	ldr	r3, [pc, #20]	; (8003eac <SpiritTimerSetRxTimeoutMs+0x48>)
 8003e96:	b212      	sxth	r2, r2
 8003e98:	4611      	mov	r1, r2
 8003e9a:	7019      	strb	r1, [r3, #0]
 8003e9c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003ea0:	705a      	strb	r2, [r3, #1]

}
 8003ea2:	bf00      	nop
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	20000278 	.word	0x20000278

08003eb0 <SpiritTimerComputeRxTimeoutValues>:
 * @param  pcPrescaler pointer to the variable in which the value for the rx_timeout prescaler has to be stored.
 *         This parameter must be an uint8_t*.
 * @retval None
 */
void SpiritTimerComputeRxTimeoutValues(float fDesiredMsec , uint8_t* pcCounter , uint8_t* pcPrescaler)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	ed87 0a03 	vstr	s0, [r7, #12]
 8003eba:	60b8      	str	r0, [r7, #8]
 8003ebc:	6079      	str	r1, [r7, #4]
  uint32_t nXtalFrequency = SpiritRadioGetXtalFrequency();
 8003ebe:	f7ff ffb5 	bl	8003e2c <SpiritRadioGetXtalFrequency>
 8003ec2:	61f8      	str	r0, [r7, #28]
  uint32_t n;
  float err;
  
  /* if xtal is doubled divide it by 2 */
  if(nXtalFrequency>DOUBLE_XTAL_THR) {
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	4a91      	ldr	r2, [pc, #580]	; (800410c <SpiritTimerComputeRxTimeoutValues+0x25c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d902      	bls.n	8003ed2 <SpiritTimerComputeRxTimeoutValues+0x22>
    nXtalFrequency >>= 1;
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	085b      	lsrs	r3, r3, #1
 8003ed0:	61fb      	str	r3, [r7, #28]
  
  /* N cycles in the time base of the timer: 
     - clock of the timer is xtal/1210
     - divide times 1000 more because we have an input in ms
  */
  n=(uint32_t)(fDesiredMsec*nXtalFrequency/1210000);
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	ee07 3a90 	vmov	s15, r3
 8003ed8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003edc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ee4:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 8003ee8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003eec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ef0:	ee17 3a90 	vmov	r3, s15
 8003ef4:	61bb      	str	r3, [r7, #24]
  
  /* check if it is possible to reach that target with prescaler and counter of spirit1 */
  if(n/0xFF>0xFD)
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	f64f 5201 	movw	r2, #64769	; 0xfd01
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d906      	bls.n	8003f0e <SpiritTimerComputeRxTimeoutValues+0x5e>
  {
    /* if not return the maximum possible value */
    (*pcCounter) = 0xFF;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	22ff      	movs	r2, #255	; 0xff
 8003f04:	701a      	strb	r2, [r3, #0]
    (*pcPrescaler) = 0xFF;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	22ff      	movs	r2, #255	; 0xff
 8003f0a:	701a      	strb	r2, [r3, #0]
    return;
 8003f0c:	e0fa      	b.n	8004104 <SpiritTimerComputeRxTimeoutValues+0x254>
  }
  
  /* prescaler is really 2 as min value */
  (*pcPrescaler)=(n/0xFF)+2;
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	4a80      	ldr	r2, [pc, #512]	; (8004114 <SpiritTimerComputeRxTimeoutValues+0x264>)
 8003f12:	fba2 2303 	umull	r2, r3, r2, r3
 8003f16:	09db      	lsrs	r3, r3, #7
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	3302      	adds	r3, #2
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	701a      	strb	r2, [r3, #0]
  (*pcCounter) = n / (*pcPrescaler);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	461a      	mov	r2, r3
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	701a      	strb	r2, [r3, #0]
  
  /* check if the error is minimum */
  err=S_ABS((float)(*pcCounter)*(*pcPrescaler)*1210000/nXtalFrequency-fDesiredMsec);
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	ee07 3a90 	vmov	s15, r3
 8003f3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	ee07 3a90 	vmov	s15, r3
 8003f48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f50:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 8003f54:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	ee07 3a90 	vmov	s15, r3
 8003f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f66:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f76:	dd1d      	ble.n	8003fb4 <SpiritTimerComputeRxTimeoutValues+0x104>
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	ee07 3a90 	vmov	s15, r3
 8003f80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	ee07 3a90 	vmov	s15, r3
 8003f8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f94:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 8003f98:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	ee07 3a90 	vmov	s15, r3
 8003fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003faa:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fb2:	e01e      	b.n	8003ff2 <SpiritTimerComputeRxTimeoutValues+0x142>
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	ee07 3a90 	vmov	s15, r3
 8003fbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	ee07 3a90 	vmov	s15, r3
 8003fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fd0:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 8003fd4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	ee07 3a90 	vmov	s15, r3
 8003fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fe6:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fee:	eef1 7a67 	vneg.f32	s15, s15
 8003ff2:	edc7 7a05 	vstr	s15, [r7, #20]
  
  if((*pcCounter)<=254)
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2bff      	cmp	r3, #255	; 0xff
 8003ffc:	d06e      	beq.n	80040dc <SpiritTimerComputeRxTimeoutValues+0x22c>
  {
    if(S_ABS((float)((*pcCounter)+1)*(*pcPrescaler)*1210000/nXtalFrequency-fDesiredMsec)<err)
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	3301      	adds	r3, #1
 8004004:	ee07 3a90 	vmov	s15, r3
 8004008:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	ee07 3a90 	vmov	s15, r3
 8004014:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800401c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 8004020:	ee67 6a87 	vmul.f32	s13, s15, s14
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	ee07 3a90 	vmov	s15, r3
 800402a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800402e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004032:	edd7 7a03 	vldr	s15, [r7, #12]
 8004036:	ee77 7a67 	vsub.f32	s15, s14, s15
 800403a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800403e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004042:	dd1e      	ble.n	8004082 <SpiritTimerComputeRxTimeoutValues+0x1d2>
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	3301      	adds	r3, #1
 800404a:	ee07 3a90 	vmov	s15, r3
 800404e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	ee07 3a90 	vmov	s15, r3
 800405a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800405e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004062:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 8004066:	ee67 6a87 	vmul.f32	s13, s15, s14
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	ee07 3a90 	vmov	s15, r3
 8004070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004074:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004078:	edd7 7a03 	vldr	s15, [r7, #12]
 800407c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004080:	e01f      	b.n	80040c2 <SpiritTimerComputeRxTimeoutValues+0x212>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	3301      	adds	r3, #1
 8004088:	ee07 3a90 	vmov	s15, r3
 800408c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	ee07 3a90 	vmov	s15, r3
 8004098:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800409c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040a0:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004110 <SpiritTimerComputeRxTimeoutValues+0x260>
 80040a4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	ee07 3a90 	vmov	s15, r3
 80040ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80040ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040be:	eef1 7a67 	vneg.f32	s15, s15
 80040c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80040c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ce:	d505      	bpl.n	80040dc <SpiritTimerComputeRxTimeoutValues+0x22c>
      (*pcCounter)=(*pcCounter)+1;
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	3301      	adds	r3, #1
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	701a      	strb	r2, [r3, #0]
  }
    
  /* decrement prescaler and counter according to the logic of this timer in spirit1 */
  (*pcPrescaler)--;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	701a      	strb	r2, [r3, #0]
  if((*pcCounter)>1)
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d906      	bls.n	80040fe <SpiritTimerComputeRxTimeoutValues+0x24e>
    (*pcCounter)--;
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	3b01      	subs	r3, #1
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	701a      	strb	r2, [r3, #0]
 80040fc:	e002      	b.n	8004104 <SpiritTimerComputeRxTimeoutValues+0x254>
  else
    (*pcCounter)=1;
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	2201      	movs	r2, #1
 8004102:	701a      	strb	r2, [r3, #0]
}
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	01c9c380 	.word	0x01c9c380
 8004110:	4993b480 	.word	0x4993b480
 8004114:	80808081 	.word	0x80808081

08004118 <SpiritTimerSetRxTimeoutStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void SpiritTimerSetRxTimeoutStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	4603      	mov	r3, r0
 8004120:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  /* Reads value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8004122:	f107 030c 	add.w	r3, r7, #12
 8004126:	461a      	mov	r2, r3
 8004128:	2102      	movs	r1, #2
 800412a:	204f      	movs	r0, #79	; 0x4f
 800412c:	f000 f8ba 	bl	80042a4 <RadioSpiReadRegisters>
 8004130:	4602      	mov	r2, r0
 8004132:	4b1c      	ldr	r3, [pc, #112]	; (80041a4 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8004134:	b212      	sxth	r2, r2
 8004136:	4611      	mov	r1, r2
 8004138:	7019      	strb	r1, [r3, #0]
 800413a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800413e:	705a      	strb	r2, [r3, #1]

  tempRegValue[0] &= 0xBF;
 8004140:	7b3b      	ldrb	r3, [r7, #12]
 8004142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004146:	b2db      	uxtb	r3, r3
 8004148:	733b      	strb	r3, [r7, #12]
  tempRegValue[0] |= ((xStopCondition & 0x08)  << 3);
 800414a:	7b3b      	ldrb	r3, [r7, #12]
 800414c:	b25a      	sxtb	r2, r3
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	b25b      	sxtb	r3, r3
 8004154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004158:	b25b      	sxtb	r3, r3
 800415a:	4313      	orrs	r3, r2
 800415c:	b25b      	sxtb	r3, r3
 800415e:	b2db      	uxtb	r3, r3
 8004160:	733b      	strb	r3, [r7, #12]

  tempRegValue[1] &= 0x1F;
 8004162:	7b7b      	ldrb	r3, [r7, #13]
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	b2db      	uxtb	r3, r3
 800416a:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= (xStopCondition << 5);
 800416c:	7b7b      	ldrb	r3, [r7, #13]
 800416e:	b25a      	sxtb	r2, r3
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	015b      	lsls	r3, r3, #5
 8004174:	b25b      	sxtb	r3, r3
 8004176:	4313      	orrs	r3, r2
 8004178:	b25b      	sxtb	r3, r3
 800417a:	b2db      	uxtb	r3, r3
 800417c:	737b      	strb	r3, [r7, #13]

  /* Writes value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 800417e:	f107 030c 	add.w	r3, r7, #12
 8004182:	461a      	mov	r2, r3
 8004184:	2102      	movs	r1, #2
 8004186:	204f      	movs	r0, #79	; 0x4f
 8004188:	f000 f840 	bl	800420c <RadioSpiWriteRegisters>
 800418c:	4602      	mov	r2, r0
 800418e:	4b05      	ldr	r3, [pc, #20]	; (80041a4 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8004190:	b212      	sxth	r2, r2
 8004192:	4611      	mov	r1, r2
 8004194:	7019      	strb	r1, [r3, #0]
 8004196:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800419a:	705a      	strb	r2, [r3, #1]

}
 800419c:	bf00      	nop
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	20000278 	.word	0x20000278

080041a8 <SpiritRefreshStatus>:
 *         reading the MC_STATE register of SPIRIT.
 * @param  None
 * @retval None
 */
void SpiritRefreshStatus(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
  /* Read the status both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATUS register to update the g_xStatus */
    g_xStatus = SpiritSpiReadRegisters(MC_STATE1_BASE, 2, tempRegValue);
 80041ae:	1d3b      	adds	r3, r7, #4
 80041b0:	461a      	mov	r2, r3
 80041b2:	2102      	movs	r1, #2
 80041b4:	20c0      	movs	r0, #192	; 0xc0
 80041b6:	f000 f875 	bl	80042a4 <RadioSpiReadRegisters>
 80041ba:	4603      	mov	r3, r0
 80041bc:	4a09      	ldr	r2, [pc, #36]	; (80041e4 <SpiritRefreshStatus+0x3c>)
 80041be:	8013      	strh	r3, [r2, #0]
  }
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 80041c0:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <SpiritRefreshStatus+0x3c>)
 80041c2:	781a      	ldrb	r2, [r3, #0]
 80041c4:	797b      	ldrb	r3, [r7, #5]
          (((uint8_t*)&g_xStatus)[1]&0x0F)==tempRegValue[0])); 
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d1f1      	bne.n	80041ae <SpiritRefreshStatus+0x6>
 80041ca:	4b07      	ldr	r3, [pc, #28]	; (80041e8 <SpiritRefreshStatus+0x40>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	793a      	ldrb	r2, [r7, #4]
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d1ea      	bne.n	80041ae <SpiritRefreshStatus+0x6>

}
 80041d8:	bf00      	nop
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000278 	.word	0x20000278
 80041e8:	20000279 	.word	0x20000279

080041ec <RadioSpiInit>:
*         confirms that it is.
* @param  None
* @retval None
*/
void RadioSpiInit(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  if (radioSpi->State == HAL_SPI_STATE_RESET)
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <RadioSpiInit+0x1c>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <RadioSpiInit+0x16>
  {
    Error_Handler();
 80041fe:	f7fd f8eb 	bl	80013d8 <Error_Handler>
  }
}
 8004202:	bf00      	nop
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	20000008 	.word	0x20000008

0800420c <RadioSpiWriteRegisters>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval Device status
*/
StatusBytes RadioSpiWriteRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af02      	add	r7, sp, #8
 8004212:	4603      	mov	r3, r0
 8004214:	603a      	str	r2, [r7, #0]
 8004216:	71fb      	strb	r3, [r7, #7]
 8004218:	460b      	mov	r3, r1
 800421a:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {WRITE_HEADER, cRegAddress};
 800421c:	2300      	movs	r3, #0
 800421e:	743b      	strb	r3, [r7, #16]
 8004220:	79fb      	ldrb	r3, [r7, #7]
 8004222:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 8004224:	2017      	movs	r0, #23
 8004226:	f000 fadd 	bl	80047e4 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow(); // Puts the SPI chip select low to start the transaction
 800422a:	2200      	movs	r2, #0
 800422c:	2140      	movs	r1, #64	; 0x40
 800422e:	481b      	ldr	r0, [pc, #108]	; (800429c <RadioSpiWriteRegisters+0x90>)
 8004230:	f000 fc90 	bl	8004b54 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 8004234:	4b1a      	ldr	r3, [pc, #104]	; (80042a0 <RadioSpiWriteRegisters+0x94>)
 8004236:	6818      	ldr	r0, [r3, #0]
 8004238:	f107 020c 	add.w	r2, r7, #12
 800423c:	f107 0110 	add.w	r1, r7, #16
 8004240:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004244:	9300      	str	r3, [sp, #0]
 8004246:	2302      	movs	r3, #2
 8004248:	f002 fb47 	bl	80068da <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 800424c:	4b14      	ldr	r3, [pc, #80]	; (80042a0 <RadioSpiWriteRegisters+0x94>)
 800424e:	6818      	ldr	r0, [r3, #0]
 8004250:	79bb      	ldrb	r3, [r7, #6]
 8004252:	b29a      	uxth	r2, r3
 8004254:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004258:	6839      	ldr	r1, [r7, #0]
 800425a:	f002 f8a0 	bl	800639e <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 800425e:	2201      	movs	r2, #1
 8004260:	2140      	movs	r1, #64	; 0x40
 8004262:	480e      	ldr	r0, [pc, #56]	; (800429c <RadioSpiWriteRegisters+0x90>)
 8004264:	f000 fc76 	bl	8004b54 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004268:	2017      	movs	r0, #23
 800426a:	f000 faad 	bl	80047c8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	3301      	adds	r3, #1
 8004274:	7b3a      	ldrb	r2, [r7, #12]
 8004276:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004278:	f107 0308 	add.w	r3, r7, #8
 800427c:	7b7a      	ldrb	r2, [r7, #13]
 800427e:	701a      	strb	r2, [r3, #0]

  return status;
 8004280:	893b      	ldrh	r3, [r7, #8]
 8004282:	82bb      	strh	r3, [r7, #20]
 8004284:	2300      	movs	r3, #0
 8004286:	7d3a      	ldrb	r2, [r7, #20]
 8004288:	f362 0307 	bfi	r3, r2, #0, #8
 800428c:	7d7a      	ldrb	r2, [r7, #21]
 800428e:	f362 230f 	bfi	r3, r2, #8, #8

}
 8004292:	4618      	mov	r0, r3
 8004294:	3718      	adds	r7, #24
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	48000400 	.word	0x48000400
 80042a0:	20000008 	.word	0x20000008

080042a4 <RadioSpiReadRegisters>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval Device status
*/
StatusBytes RadioSpiReadRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b088      	sub	sp, #32
 80042a8:	af02      	add	r7, sp, #8
 80042aa:	4603      	mov	r3, r0
 80042ac:	603a      	str	r2, [r7, #0]
 80042ae:	71fb      	strb	r3, [r7, #7]
 80042b0:	460b      	mov	r3, r1
 80042b2:	71bb      	strb	r3, [r7, #6]
  uint8_t tx_buff[2] = {READ_HEADER, cRegAddress};
 80042b4:	2301      	movs	r3, #1
 80042b6:	743b      	strb	r3, [r7, #16]
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80042bc:	2017      	movs	r0, #23
 80042be:	f000 fa91 	bl	80047e4 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 80042c2:	2200      	movs	r2, #0
 80042c4:	2140      	movs	r1, #64	; 0x40
 80042c6:	481b      	ldr	r0, [pc, #108]	; (8004334 <RadioSpiReadRegisters+0x90>)
 80042c8:	f000 fc44 	bl	8004b54 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 80042cc:	4b1a      	ldr	r3, [pc, #104]	; (8004338 <RadioSpiReadRegisters+0x94>)
 80042ce:	6818      	ldr	r0, [r3, #0]
 80042d0:	f107 020c 	add.w	r2, r7, #12
 80042d4:	f107 0110 	add.w	r1, r7, #16
 80042d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	2302      	movs	r3, #2
 80042e0:	f002 fafb 	bl	80068da <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 80042e4:	4b14      	ldr	r3, [pc, #80]	; (8004338 <RadioSpiReadRegisters+0x94>)
 80042e6:	6818      	ldr	r0, [r3, #0]
 80042e8:	79bb      	ldrb	r3, [r7, #6]
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042f0:	6839      	ldr	r1, [r7, #0]
 80042f2:	f002 f9c2 	bl	800667a <HAL_SPI_Receive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 80042f6:	2201      	movs	r2, #1
 80042f8:	2140      	movs	r1, #64	; 0x40
 80042fa:	480e      	ldr	r0, [pc, #56]	; (8004334 <RadioSpiReadRegisters+0x90>)
 80042fc:	f000 fc2a 	bl	8004b54 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004300:	2017      	movs	r0, #23
 8004302:	f000 fa61 	bl	80047c8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004306:	f107 0308 	add.w	r3, r7, #8
 800430a:	3301      	adds	r3, #1
 800430c:	7b3a      	ldrb	r2, [r7, #12]
 800430e:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004310:	f107 0308 	add.w	r3, r7, #8
 8004314:	7b7a      	ldrb	r2, [r7, #13]
 8004316:	701a      	strb	r2, [r3, #0]

  return status;
 8004318:	893b      	ldrh	r3, [r7, #8]
 800431a:	82bb      	strh	r3, [r7, #20]
 800431c:	2300      	movs	r3, #0
 800431e:	7d3a      	ldrb	r2, [r7, #20]
 8004320:	f362 0307 	bfi	r3, r2, #0, #8
 8004324:	7d7a      	ldrb	r2, [r7, #21]
 8004326:	f362 230f 	bfi	r3, r2, #8, #8
}
 800432a:	4618      	mov	r0, r3
 800432c:	3718      	adds	r7, #24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	48000400 	.word	0x48000400
 8004338:	20000008 	.word	0x20000008

0800433c <RadioSpiCommandStrobes>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval Device status
*/
StatusBytes RadioSpiCommandStrobes(uint8_t cCommandCode)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af02      	add	r7, sp, #8
 8004342:	4603      	mov	r3, r0
 8004344:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {COMMAND_HEADER, cCommandCode};
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	743b      	strb	r3, [r7, #16]
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	747b      	strb	r3, [r7, #17]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 800434e:	2017      	movs	r0, #23
 8004350:	f000 fa48 	bl	80047e4 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004354:	2200      	movs	r2, #0
 8004356:	2140      	movs	r1, #64	; 0x40
 8004358:	4816      	ldr	r0, [pc, #88]	; (80043b4 <RadioSpiCommandStrobes+0x78>)
 800435a:	f000 fbfb 	bl	8004b54 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800435e:	4b16      	ldr	r3, [pc, #88]	; (80043b8 <RadioSpiCommandStrobes+0x7c>)
 8004360:	6818      	ldr	r0, [r3, #0]
 8004362:	f107 020c 	add.w	r2, r7, #12
 8004366:	f107 0110 	add.w	r1, r7, #16
 800436a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	2302      	movs	r3, #2
 8004372:	f002 fab2 	bl	80068da <HAL_SPI_TransmitReceive>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8004376:	2201      	movs	r2, #1
 8004378:	2140      	movs	r1, #64	; 0x40
 800437a:	480e      	ldr	r0, [pc, #56]	; (80043b4 <RadioSpiCommandStrobes+0x78>)
 800437c:	f000 fbea 	bl	8004b54 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004380:	2017      	movs	r0, #23
 8004382:	f000 fa21 	bl	80047c8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004386:	f107 0308 	add.w	r3, r7, #8
 800438a:	3301      	adds	r3, #1
 800438c:	7b3a      	ldrb	r2, [r7, #12]
 800438e:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004390:	f107 0308 	add.w	r3, r7, #8
 8004394:	7b7a      	ldrb	r2, [r7, #13]
 8004396:	701a      	strb	r2, [r3, #0]

  return status;
 8004398:	893b      	ldrh	r3, [r7, #8]
 800439a:	82bb      	strh	r3, [r7, #20]
 800439c:	2300      	movs	r3, #0
 800439e:	7d3a      	ldrb	r2, [r7, #20]
 80043a0:	f362 0307 	bfi	r3, r2, #0, #8
 80043a4:	7d7a      	ldrb	r2, [r7, #21]
 80043a6:	f362 230f 	bfi	r3, r2, #8, #8
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	48000400 	.word	0x48000400
 80043b8:	20000008 	.word	0x20000008

080043bc <RadioSpiWriteFifo>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval Device status
*/
StatusBytes RadioSpiWriteFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	4603      	mov	r3, r0
 80043c4:	6039      	str	r1, [r7, #0]
 80043c6:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {WRITE_HEADER, LINEAR_FIFO_ADDRESS};
 80043c8:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80043cc:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 80043ce:	2017      	movs	r0, #23
 80043d0:	f000 fa08 	bl	80047e4 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 80043d4:	2200      	movs	r2, #0
 80043d6:	2140      	movs	r1, #64	; 0x40
 80043d8:	481a      	ldr	r0, [pc, #104]	; (8004444 <RadioSpiWriteFifo+0x88>)
 80043da:	f000 fbbb 	bl	8004b54 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 80043de:	4b1a      	ldr	r3, [pc, #104]	; (8004448 <RadioSpiWriteFifo+0x8c>)
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	f107 020c 	add.w	r2, r7, #12
 80043e6:	f107 0110 	add.w	r1, r7, #16
 80043ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	2302      	movs	r3, #2
 80043f2:	f002 fa72 	bl	80068da <HAL_SPI_TransmitReceive>
  HAL_SPI_Transmit(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 80043f6:	4b14      	ldr	r3, [pc, #80]	; (8004448 <RadioSpiWriteFifo+0x8c>)
 80043f8:	6818      	ldr	r0, [r3, #0]
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004402:	6839      	ldr	r1, [r7, #0]
 8004404:	f001 ffcb 	bl	800639e <HAL_SPI_Transmit>
  RadioSpiCSHigh(); // Puts the SPI chip select high to end the transaction
 8004408:	2201      	movs	r2, #1
 800440a:	2140      	movs	r1, #64	; 0x40
 800440c:	480d      	ldr	r0, [pc, #52]	; (8004444 <RadioSpiWriteFifo+0x88>)
 800440e:	f000 fba1 	bl	8004b54 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8004412:	2017      	movs	r0, #23
 8004414:	f000 f9d8 	bl	80047c8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 8004418:	f107 0308 	add.w	r3, r7, #8
 800441c:	3301      	adds	r3, #1
 800441e:	7b3a      	ldrb	r2, [r7, #12]
 8004420:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 8004422:	f107 0308 	add.w	r3, r7, #8
 8004426:	7b7a      	ldrb	r2, [r7, #13]
 8004428:	701a      	strb	r2, [r3, #0]

  return status;
 800442a:	893b      	ldrh	r3, [r7, #8]
 800442c:	82bb      	strh	r3, [r7, #20]
 800442e:	2300      	movs	r3, #0
 8004430:	7d3a      	ldrb	r2, [r7, #20]
 8004432:	f362 0307 	bfi	r3, r2, #0, #8
 8004436:	7d7a      	ldrb	r2, [r7, #21]
 8004438:	f362 230f 	bfi	r3, r2, #8, #8
}
 800443c:	4618      	mov	r0, r3
 800443e:	3718      	adds	r7, #24
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	48000400 	.word	0x48000400
 8004448:	20000008 	.word	0x20000008

0800444c <RadioSpiReadFifo>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval Device status
*/
StatusBytes RadioSpiReadFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af02      	add	r7, sp, #8
 8004452:	4603      	mov	r3, r0
 8004454:	6039      	str	r1, [r7, #0]
 8004456:	71fb      	strb	r3, [r7, #7]
  uint8_t tx_buff[2] = {READ_HEADER, LINEAR_FIFO_ADDRESS};
 8004458:	f64f 7301 	movw	r3, #65281	; 0xff01
 800445c:	823b      	strh	r3, [r7, #16]
  uint8_t rx_buff[2];
  StatusBytes status;

  SPI_ENTER_CRITICAL();
 800445e:	2017      	movs	r0, #23
 8004460:	f000 f9c0 	bl	80047e4 <HAL_NVIC_DisableIRQ>

  RadioSpiCSLow();  // Puts the SPI chip select low to start the transaction
 8004464:	2200      	movs	r2, #0
 8004466:	2140      	movs	r1, #64	; 0x40
 8004468:	481a      	ldr	r0, [pc, #104]	; (80044d4 <RadioSpiReadFifo+0x88>)
 800446a:	f000 fb73 	bl	8004b54 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(radioSpi, tx_buff, rx_buff, 2, RADIO_SPI_TIMEOUT_MAX);
 800446e:	4b1a      	ldr	r3, [pc, #104]	; (80044d8 <RadioSpiReadFifo+0x8c>)
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	f107 020c 	add.w	r2, r7, #12
 8004476:	f107 0110 	add.w	r1, r7, #16
 800447a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	2302      	movs	r3, #2
 8004482:	f002 fa2a 	bl	80068da <HAL_SPI_TransmitReceive>
  HAL_SPI_Receive(radioSpi, pcBuffer, cNbBytes, RADIO_SPI_TIMEOUT_MAX);
 8004486:	4b14      	ldr	r3, [pc, #80]	; (80044d8 <RadioSpiReadFifo+0x8c>)
 8004488:	6818      	ldr	r0, [r3, #0]
 800448a:	79fb      	ldrb	r3, [r7, #7]
 800448c:	b29a      	uxth	r2, r3
 800448e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004492:	6839      	ldr	r1, [r7, #0]
 8004494:	f002 f8f1 	bl	800667a <HAL_SPI_Receive>
  RadioSpiCSHigh();  // Puts the SPI chip select high to end the transaction
 8004498:	2201      	movs	r2, #1
 800449a:	2140      	movs	r1, #64	; 0x40
 800449c:	480d      	ldr	r0, [pc, #52]	; (80044d4 <RadioSpiReadFifo+0x88>)
 800449e:	f000 fb59 	bl	8004b54 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 80044a2:	2017      	movs	r0, #23
 80044a4:	f000 f990 	bl	80047c8 <HAL_NVIC_EnableIRQ>

  ((uint8_t *)&status)[1] = rx_buff[0];
 80044a8:	f107 0308 	add.w	r3, r7, #8
 80044ac:	3301      	adds	r3, #1
 80044ae:	7b3a      	ldrb	r2, [r7, #12]
 80044b0:	701a      	strb	r2, [r3, #0]
  ((uint8_t *)&status)[0] = rx_buff[1];
 80044b2:	f107 0308 	add.w	r3, r7, #8
 80044b6:	7b7a      	ldrb	r2, [r7, #13]
 80044b8:	701a      	strb	r2, [r3, #0]

  return status;
 80044ba:	893b      	ldrh	r3, [r7, #8]
 80044bc:	82bb      	strh	r3, [r7, #20]
 80044be:	2300      	movs	r3, #0
 80044c0:	7d3a      	ldrb	r2, [r7, #20]
 80044c2:	f362 0307 	bfi	r3, r2, #0, #8
 80044c6:	7d7a      	ldrb	r2, [r7, #21]
 80044c8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3718      	adds	r7, #24
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	48000400 	.word	0x48000400
 80044d8:	20000008 	.word	0x20000008

080044dc <RadioEnterShutdown>:
* @brief  Puts at logic 1 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioEnterShutdown(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
  /* Puts high the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_SET);
 80044e0:	2201      	movs	r2, #1
 80044e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80044e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044ea:	f000 fb33 	bl	8004b54 <HAL_GPIO_WritePin>
}
 80044ee:	bf00      	nop
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <RadioExitShutdown>:
* @brief  Put at logic 0 the SDN pin.
* @param  None.
* @retval None.
*/
void RadioExitShutdown(void)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	af00      	add	r7, sp, #0
  /* Puts low the GPIO connected to shutdown pin */
  HAL_GPIO_WritePin(RADIO_SDN_PORT, RADIO_SDN_PIN, GPIO_PIN_RESET);
 80044f6:	2200      	movs	r2, #0
 80044f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80044fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004500:	f000 fb28 	bl	8004b54 <HAL_GPIO_WritePin>

  /* Delay to allow the circuit POR, about 700 us */
  //for(volatile uint32_t i=0;i<0x1E00;i++);
  HAL_Delay(1); // 1ms (Note: Table 20 of SPIRIT1 datasheet specifies ~650 us)
 8004504:	2001      	movs	r0, #1
 8004506:	f000 f843 	bl	8004590 <HAL_Delay>
}
 800450a:	bf00      	nop
 800450c:	bd80      	pop	{r7, pc}
	...

08004510 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004516:	2300      	movs	r3, #0
 8004518:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800451a:	4b0c      	ldr	r3, [pc, #48]	; (800454c <HAL_Init+0x3c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a0b      	ldr	r2, [pc, #44]	; (800454c <HAL_Init+0x3c>)
 8004520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004524:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004526:	2003      	movs	r0, #3
 8004528:	f000 f927 	bl	800477a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800452c:	200f      	movs	r0, #15
 800452e:	f7fd f95b 	bl	80017e8 <HAL_InitTick>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	71fb      	strb	r3, [r7, #7]
 800453c:	e001      	b.n	8004542 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800453e:	f7fd f92b 	bl	8001798 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004542:	79fb      	ldrb	r3, [r7, #7]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40022000 	.word	0x40022000

08004550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004554:	4b06      	ldr	r3, [pc, #24]	; (8004570 <HAL_IncTick+0x20>)
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	461a      	mov	r2, r3
 800455a:	4b06      	ldr	r3, [pc, #24]	; (8004574 <HAL_IncTick+0x24>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4413      	add	r3, r2
 8004560:	4a04      	ldr	r2, [pc, #16]	; (8004574 <HAL_IncTick+0x24>)
 8004562:	6013      	str	r3, [r2, #0]
}
 8004564:	bf00      	nop
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	20000010 	.word	0x20000010
 8004574:	2000027c 	.word	0x2000027c

08004578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return uwTick;
 800457c:	4b03      	ldr	r3, [pc, #12]	; (800458c <HAL_GetTick+0x14>)
 800457e:	681b      	ldr	r3, [r3, #0]
}
 8004580:	4618      	mov	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	2000027c 	.word	0x2000027c

08004590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004598:	f7ff ffee 	bl	8004578 <HAL_GetTick>
 800459c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a8:	d005      	beq.n	80045b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80045aa:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <HAL_Delay+0x44>)
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	461a      	mov	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4413      	add	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80045b6:	bf00      	nop
 80045b8:	f7ff ffde 	bl	8004578 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d8f7      	bhi.n	80045b8 <HAL_Delay+0x28>
  {
  }
}
 80045c8:	bf00      	nop
 80045ca:	bf00      	nop
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000010 	.word	0x20000010

080045d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f003 0307 	and.w	r3, r3, #7
 80045e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045e8:	4b0c      	ldr	r3, [pc, #48]	; (800461c <__NVIC_SetPriorityGrouping+0x44>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045f4:	4013      	ands	r3, r2
 80045f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800460a:	4a04      	ldr	r2, [pc, #16]	; (800461c <__NVIC_SetPriorityGrouping+0x44>)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	60d3      	str	r3, [r2, #12]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004624:	4b04      	ldr	r3, [pc, #16]	; (8004638 <__NVIC_GetPriorityGrouping+0x18>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	0a1b      	lsrs	r3, r3, #8
 800462a:	f003 0307 	and.w	r3, r3, #7
}
 800462e:	4618      	mov	r0, r3
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	e000ed00 	.word	0xe000ed00

0800463c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800464a:	2b00      	cmp	r3, #0
 800464c:	db0b      	blt.n	8004666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	f003 021f 	and.w	r2, r3, #31
 8004654:	4907      	ldr	r1, [pc, #28]	; (8004674 <__NVIC_EnableIRQ+0x38>)
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	2001      	movs	r0, #1
 800465e:	fa00 f202 	lsl.w	r2, r0, r2
 8004662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	e000e100 	.word	0xe000e100

08004678 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004686:	2b00      	cmp	r3, #0
 8004688:	db12      	blt.n	80046b0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800468a:	79fb      	ldrb	r3, [r7, #7]
 800468c:	f003 021f 	and.w	r2, r3, #31
 8004690:	490a      	ldr	r1, [pc, #40]	; (80046bc <__NVIC_DisableIRQ+0x44>)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	095b      	lsrs	r3, r3, #5
 8004698:	2001      	movs	r0, #1
 800469a:	fa00 f202 	lsl.w	r2, r0, r2
 800469e:	3320      	adds	r3, #32
 80046a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80046a4:	f3bf 8f4f 	dsb	sy
}
 80046a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80046aa:	f3bf 8f6f 	isb	sy
}
 80046ae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	e000e100 	.word	0xe000e100

080046c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	4603      	mov	r3, r0
 80046c8:	6039      	str	r1, [r7, #0]
 80046ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	db0a      	blt.n	80046ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	490c      	ldr	r1, [pc, #48]	; (800470c <__NVIC_SetPriority+0x4c>)
 80046da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046de:	0112      	lsls	r2, r2, #4
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	440b      	add	r3, r1
 80046e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046e8:	e00a      	b.n	8004700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	4908      	ldr	r1, [pc, #32]	; (8004710 <__NVIC_SetPriority+0x50>)
 80046f0:	79fb      	ldrb	r3, [r7, #7]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	3b04      	subs	r3, #4
 80046f8:	0112      	lsls	r2, r2, #4
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	440b      	add	r3, r1
 80046fe:	761a      	strb	r2, [r3, #24]
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	e000e100 	.word	0xe000e100
 8004710:	e000ed00 	.word	0xe000ed00

08004714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004714:	b480      	push	{r7}
 8004716:	b089      	sub	sp, #36	; 0x24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f1c3 0307 	rsb	r3, r3, #7
 800472e:	2b04      	cmp	r3, #4
 8004730:	bf28      	it	cs
 8004732:	2304      	movcs	r3, #4
 8004734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	3304      	adds	r3, #4
 800473a:	2b06      	cmp	r3, #6
 800473c:	d902      	bls.n	8004744 <NVIC_EncodePriority+0x30>
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3b03      	subs	r3, #3
 8004742:	e000      	b.n	8004746 <NVIC_EncodePriority+0x32>
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43da      	mvns	r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	401a      	ands	r2, r3
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800475c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	fa01 f303 	lsl.w	r3, r1, r3
 8004766:	43d9      	mvns	r1, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800476c:	4313      	orrs	r3, r2
         );
}
 800476e:	4618      	mov	r0, r3
 8004770:	3724      	adds	r7, #36	; 0x24
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff ff28 	bl	80045d8 <__NVIC_SetPriorityGrouping>
}
 8004788:	bf00      	nop
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047a2:	f7ff ff3d 	bl	8004620 <__NVIC_GetPriorityGrouping>
 80047a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	68b9      	ldr	r1, [r7, #8]
 80047ac:	6978      	ldr	r0, [r7, #20]
 80047ae:	f7ff ffb1 	bl	8004714 <NVIC_EncodePriority>
 80047b2:	4602      	mov	r2, r0
 80047b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047b8:	4611      	mov	r1, r2
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff ff80 	bl	80046c0 <__NVIC_SetPriority>
}
 80047c0:	bf00      	nop
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4603      	mov	r3, r0
 80047d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff ff30 	bl	800463c <__NVIC_EnableIRQ>
}
 80047dc:	bf00      	nop
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80047ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff40 	bl	8004678 <__NVIC_DisableIRQ>
}
 80047f8:	bf00      	nop
 80047fa:	3708      	adds	r7, #8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800480a:	2300      	movs	r3, #0
 800480c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800480e:	e17f      	b.n	8004b10 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	2101      	movs	r1, #1
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	fa01 f303 	lsl.w	r3, r1, r3
 800481c:	4013      	ands	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 8171 	beq.w	8004b0a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f003 0303 	and.w	r3, r3, #3
 8004830:	2b01      	cmp	r3, #1
 8004832:	d005      	beq.n	8004840 <HAL_GPIO_Init+0x40>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d130      	bne.n	80048a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	2203      	movs	r2, #3
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	43db      	mvns	r3, r3
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4013      	ands	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004876:	2201      	movs	r2, #1
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4013      	ands	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	091b      	lsrs	r3, r3, #4
 800488c:	f003 0201 	and.w	r2, r3, #1
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	4313      	orrs	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d118      	bne.n	80048e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80048b4:	2201      	movs	r2, #1
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	fa02 f303 	lsl.w	r3, r2, r3
 80048bc:	43db      	mvns	r3, r3
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	4013      	ands	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	08db      	lsrs	r3, r3, #3
 80048ca:	f003 0201 	and.w	r2, r3, #1
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f003 0303 	and.w	r3, r3, #3
 80048e8:	2b03      	cmp	r3, #3
 80048ea:	d017      	beq.n	800491c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	005b      	lsls	r3, r3, #1
 80048f6:	2203      	movs	r2, #3
 80048f8:	fa02 f303 	lsl.w	r3, r2, r3
 80048fc:	43db      	mvns	r3, r3
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4013      	ands	r3, r2
 8004902:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	fa02 f303 	lsl.w	r3, r2, r3
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	4313      	orrs	r3, r2
 8004914:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 0303 	and.w	r3, r3, #3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d123      	bne.n	8004970 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	08da      	lsrs	r2, r3, #3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3208      	adds	r2, #8
 8004930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004934:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	f003 0307 	and.w	r3, r3, #7
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	220f      	movs	r2, #15
 8004940:	fa02 f303 	lsl.w	r3, r2, r3
 8004944:	43db      	mvns	r3, r3
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4013      	ands	r3, r2
 800494a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	f003 0307 	and.w	r3, r3, #7
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	08da      	lsrs	r2, r3, #3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3208      	adds	r2, #8
 800496a:	6939      	ldr	r1, [r7, #16]
 800496c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	2203      	movs	r2, #3
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4013      	ands	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 0203 	and.w	r2, r3, #3
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 80ac 	beq.w	8004b0a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049b2:	4b5f      	ldr	r3, [pc, #380]	; (8004b30 <HAL_GPIO_Init+0x330>)
 80049b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049b6:	4a5e      	ldr	r2, [pc, #376]	; (8004b30 <HAL_GPIO_Init+0x330>)
 80049b8:	f043 0301 	orr.w	r3, r3, #1
 80049bc:	6613      	str	r3, [r2, #96]	; 0x60
 80049be:	4b5c      	ldr	r3, [pc, #368]	; (8004b30 <HAL_GPIO_Init+0x330>)
 80049c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	60bb      	str	r3, [r7, #8]
 80049c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80049ca:	4a5a      	ldr	r2, [pc, #360]	; (8004b34 <HAL_GPIO_Init+0x334>)
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	089b      	lsrs	r3, r3, #2
 80049d0:	3302      	adds	r3, #2
 80049d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	220f      	movs	r2, #15
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	43db      	mvns	r3, r3
 80049e8:	693a      	ldr	r2, [r7, #16]
 80049ea:	4013      	ands	r3, r2
 80049ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80049f4:	d025      	beq.n	8004a42 <HAL_GPIO_Init+0x242>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a4f      	ldr	r2, [pc, #316]	; (8004b38 <HAL_GPIO_Init+0x338>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d01f      	beq.n	8004a3e <HAL_GPIO_Init+0x23e>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a4e      	ldr	r2, [pc, #312]	; (8004b3c <HAL_GPIO_Init+0x33c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d019      	beq.n	8004a3a <HAL_GPIO_Init+0x23a>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a4d      	ldr	r2, [pc, #308]	; (8004b40 <HAL_GPIO_Init+0x340>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d013      	beq.n	8004a36 <HAL_GPIO_Init+0x236>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a4c      	ldr	r2, [pc, #304]	; (8004b44 <HAL_GPIO_Init+0x344>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00d      	beq.n	8004a32 <HAL_GPIO_Init+0x232>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a4b      	ldr	r2, [pc, #300]	; (8004b48 <HAL_GPIO_Init+0x348>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d007      	beq.n	8004a2e <HAL_GPIO_Init+0x22e>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a4a      	ldr	r2, [pc, #296]	; (8004b4c <HAL_GPIO_Init+0x34c>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d101      	bne.n	8004a2a <HAL_GPIO_Init+0x22a>
 8004a26:	2306      	movs	r3, #6
 8004a28:	e00c      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a2a:	2307      	movs	r3, #7
 8004a2c:	e00a      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a2e:	2305      	movs	r3, #5
 8004a30:	e008      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a32:	2304      	movs	r3, #4
 8004a34:	e006      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a36:	2303      	movs	r3, #3
 8004a38:	e004      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	e002      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <HAL_GPIO_Init+0x244>
 8004a42:	2300      	movs	r3, #0
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	f002 0203 	and.w	r2, r2, #3
 8004a4a:	0092      	lsls	r2, r2, #2
 8004a4c:	4093      	lsls	r3, r2
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a54:	4937      	ldr	r1, [pc, #220]	; (8004b34 <HAL_GPIO_Init+0x334>)
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a62:	4b3b      	ldr	r3, [pc, #236]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a86:	4a32      	ldr	r2, [pc, #200]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a8c:	4b30      	ldr	r3, [pc, #192]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ab0:	4a27      	ldr	r2, [pc, #156]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ab6:	4b26      	ldr	r3, [pc, #152]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ada:	4a1d      	ldr	r2, [pc, #116]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004ae0:	4b1b      	ldr	r3, [pc, #108]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4013      	ands	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b04:	4a12      	ldr	r2, [pc, #72]	; (8004b50 <HAL_GPIO_Init+0x350>)
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f47f ae78 	bne.w	8004810 <HAL_GPIO_Init+0x10>
  }
}
 8004b20:	bf00      	nop
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40021000 	.word	0x40021000
 8004b34:	40010000 	.word	0x40010000
 8004b38:	48000400 	.word	0x48000400
 8004b3c:	48000800 	.word	0x48000800
 8004b40:	48000c00 	.word	0x48000c00
 8004b44:	48001000 	.word	0x48001000
 8004b48:	48001400 	.word	0x48001400
 8004b4c:	48001800 	.word	0x48001800
 8004b50:	40010400 	.word	0x40010400

08004b54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	807b      	strh	r3, [r7, #2]
 8004b60:	4613      	mov	r3, r2
 8004b62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b64:	787b      	ldrb	r3, [r7, #1]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b6a:	887a      	ldrh	r2, [r7, #2]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b70:	e002      	b.n	8004b78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b72:	887a      	ldrh	r2, [r7, #2]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b8e:	4b08      	ldr	r3, [pc, #32]	; (8004bb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b90:	695a      	ldr	r2, [r3, #20]
 8004b92:	88fb      	ldrh	r3, [r7, #6]
 8004b94:	4013      	ands	r3, r2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d006      	beq.n	8004ba8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b9a:	4a05      	ldr	r2, [pc, #20]	; (8004bb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b9c:	88fb      	ldrh	r3, [r7, #6]
 8004b9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ba0:	88fb      	ldrh	r3, [r7, #6]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7fc fbc8 	bl	8001338 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ba8:	bf00      	nop
 8004baa:	3708      	adds	r7, #8
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	40010400 	.word	0x40010400

08004bb4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004bb8:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <HAL_PWREx_GetVoltageRange+0x18>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	40007000 	.word	0x40007000

08004bd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bde:	d130      	bne.n	8004c42 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004be0:	4b23      	ldr	r3, [pc, #140]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bec:	d038      	beq.n	8004c60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bee:	4b20      	ldr	r3, [pc, #128]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004bf6:	4a1e      	ldr	r2, [pc, #120]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bf8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bfc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004bfe:	4b1d      	ldr	r3, [pc, #116]	; (8004c74 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2232      	movs	r2, #50	; 0x32
 8004c04:	fb02 f303 	mul.w	r3, r2, r3
 8004c08:	4a1b      	ldr	r2, [pc, #108]	; (8004c78 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0e:	0c9b      	lsrs	r3, r3, #18
 8004c10:	3301      	adds	r3, #1
 8004c12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c14:	e002      	b.n	8004c1c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c1c:	4b14      	ldr	r3, [pc, #80]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c28:	d102      	bne.n	8004c30 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1f2      	bne.n	8004c16 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c30:	4b0f      	ldr	r3, [pc, #60]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c3c:	d110      	bne.n	8004c60 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e00f      	b.n	8004c62 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c42:	4b0b      	ldr	r3, [pc, #44]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c4e:	d007      	beq.n	8004c60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004c50:	4b07      	ldr	r3, [pc, #28]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c58:	4a05      	ldr	r2, [pc, #20]	; (8004c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c5e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40007000 	.word	0x40007000
 8004c74:	20000000 	.word	0x20000000
 8004c78:	431bde83 	.word	0x431bde83

08004c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b088      	sub	sp, #32
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e3ca      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c8e:	4b97      	ldr	r3, [pc, #604]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 030c 	and.w	r3, r3, #12
 8004c96:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c98:	4b94      	ldr	r3, [pc, #592]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f003 0303 	and.w	r3, r3, #3
 8004ca0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0310 	and.w	r3, r3, #16
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 80e4 	beq.w	8004e78 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x4a>
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	2b0c      	cmp	r3, #12
 8004cba:	f040 808b 	bne.w	8004dd4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	f040 8087 	bne.w	8004dd4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004cc6:	4b89      	ldr	r3, [pc, #548]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d005      	beq.n	8004cde <HAL_RCC_OscConfig+0x62>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d101      	bne.n	8004cde <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e3a2      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1a      	ldr	r2, [r3, #32]
 8004ce2:	4b82      	ldr	r3, [pc, #520]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0308 	and.w	r3, r3, #8
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d004      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x7c>
 8004cee:	4b7f      	ldr	r3, [pc, #508]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cf6:	e005      	b.n	8004d04 <HAL_RCC_OscConfig+0x88>
 8004cf8:	4b7c      	ldr	r3, [pc, #496]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cfe:	091b      	lsrs	r3, r3, #4
 8004d00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d223      	bcs.n	8004d50 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 fd87 	bl	8005820 <RCC_SetFlashLatencyFromMSIRange>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e383      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d1c:	4b73      	ldr	r3, [pc, #460]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a72      	ldr	r2, [pc, #456]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d22:	f043 0308 	orr.w	r3, r3, #8
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	4b70      	ldr	r3, [pc, #448]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	496d      	ldr	r1, [pc, #436]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d3a:	4b6c      	ldr	r3, [pc, #432]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	4968      	ldr	r1, [pc, #416]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	604b      	str	r3, [r1, #4]
 8004d4e:	e025      	b.n	8004d9c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d50:	4b66      	ldr	r3, [pc, #408]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a65      	ldr	r2, [pc, #404]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d56:	f043 0308 	orr.w	r3, r3, #8
 8004d5a:	6013      	str	r3, [r2, #0]
 8004d5c:	4b63      	ldr	r3, [pc, #396]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	4960      	ldr	r1, [pc, #384]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d6e:	4b5f      	ldr	r3, [pc, #380]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	021b      	lsls	r3, r3, #8
 8004d7c:	495b      	ldr	r1, [pc, #364]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d109      	bne.n	8004d9c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 fd47 	bl	8005820 <RCC_SetFlashLatencyFromMSIRange>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e343      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d9c:	f000 fc4a 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 8004da0:	4602      	mov	r2, r0
 8004da2:	4b52      	ldr	r3, [pc, #328]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	091b      	lsrs	r3, r3, #4
 8004da8:	f003 030f 	and.w	r3, r3, #15
 8004dac:	4950      	ldr	r1, [pc, #320]	; (8004ef0 <HAL_RCC_OscConfig+0x274>)
 8004dae:	5ccb      	ldrb	r3, [r1, r3]
 8004db0:	f003 031f 	and.w	r3, r3, #31
 8004db4:	fa22 f303 	lsr.w	r3, r2, r3
 8004db8:	4a4e      	ldr	r2, [pc, #312]	; (8004ef4 <HAL_RCC_OscConfig+0x278>)
 8004dba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004dbc:	4b4e      	ldr	r3, [pc, #312]	; (8004ef8 <HAL_RCC_OscConfig+0x27c>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7fc fd11 	bl	80017e8 <HAL_InitTick>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d052      	beq.n	8004e76 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	e327      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d032      	beq.n	8004e42 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ddc:	4b43      	ldr	r3, [pc, #268]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a42      	ldr	r2, [pc, #264]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004de2:	f043 0301 	orr.w	r3, r3, #1
 8004de6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004de8:	f7ff fbc6 	bl	8004578 <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004df0:	f7ff fbc2 	bl	8004578 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e310      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e02:	4b3a      	ldr	r3, [pc, #232]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d0f0      	beq.n	8004df0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e0e:	4b37      	ldr	r3, [pc, #220]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a36      	ldr	r2, [pc, #216]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e14:	f043 0308 	orr.w	r3, r3, #8
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	4b34      	ldr	r3, [pc, #208]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	4931      	ldr	r1, [pc, #196]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e2c:	4b2f      	ldr	r3, [pc, #188]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	69db      	ldr	r3, [r3, #28]
 8004e38:	021b      	lsls	r3, r3, #8
 8004e3a:	492c      	ldr	r1, [pc, #176]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	604b      	str	r3, [r1, #4]
 8004e40:	e01a      	b.n	8004e78 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e42:	4b2a      	ldr	r3, [pc, #168]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a29      	ldr	r2, [pc, #164]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e48:	f023 0301 	bic.w	r3, r3, #1
 8004e4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e4e:	f7ff fb93 	bl	8004578 <HAL_GetTick>
 8004e52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e54:	e008      	b.n	8004e68 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e56:	f7ff fb8f 	bl	8004578 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e2dd      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e68:	4b20      	ldr	r3, [pc, #128]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1f0      	bne.n	8004e56 <HAL_RCC_OscConfig+0x1da>
 8004e74:	e000      	b.n	8004e78 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e76:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d074      	beq.n	8004f6e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d005      	beq.n	8004e96 <HAL_RCC_OscConfig+0x21a>
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	2b0c      	cmp	r3, #12
 8004e8e:	d10e      	bne.n	8004eae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	2b03      	cmp	r3, #3
 8004e94:	d10b      	bne.n	8004eae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e96:	4b15      	ldr	r3, [pc, #84]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d064      	beq.n	8004f6c <HAL_RCC_OscConfig+0x2f0>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d160      	bne.n	8004f6c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e2ba      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eb6:	d106      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x24a>
 8004eb8:	4b0c      	ldr	r3, [pc, #48]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a0b      	ldr	r2, [pc, #44]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004ebe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec2:	6013      	str	r3, [r2, #0]
 8004ec4:	e026      	b.n	8004f14 <HAL_RCC_OscConfig+0x298>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ece:	d115      	bne.n	8004efc <HAL_RCC_OscConfig+0x280>
 8004ed0:	4b06      	ldr	r3, [pc, #24]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a05      	ldr	r2, [pc, #20]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004ed6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004eda:	6013      	str	r3, [r2, #0]
 8004edc:	4b03      	ldr	r3, [pc, #12]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a02      	ldr	r2, [pc, #8]	; (8004eec <HAL_RCC_OscConfig+0x270>)
 8004ee2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ee6:	6013      	str	r3, [r2, #0]
 8004ee8:	e014      	b.n	8004f14 <HAL_RCC_OscConfig+0x298>
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	0800cac8 	.word	0x0800cac8
 8004ef4:	20000000 	.word	0x20000000
 8004ef8:	2000000c 	.word	0x2000000c
 8004efc:	4ba0      	ldr	r3, [pc, #640]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a9f      	ldr	r2, [pc, #636]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004f02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f06:	6013      	str	r3, [r2, #0]
 8004f08:	4b9d      	ldr	r3, [pc, #628]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a9c      	ldr	r2, [pc, #624]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004f0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d013      	beq.n	8004f44 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f1c:	f7ff fb2c 	bl	8004578 <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f24:	f7ff fb28 	bl	8004578 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b64      	cmp	r3, #100	; 0x64
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e276      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f36:	4b92      	ldr	r3, [pc, #584]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d0f0      	beq.n	8004f24 <HAL_RCC_OscConfig+0x2a8>
 8004f42:	e014      	b.n	8004f6e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f44:	f7ff fb18 	bl	8004578 <HAL_GetTick>
 8004f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f4a:	e008      	b.n	8004f5e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f4c:	f7ff fb14 	bl	8004578 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b64      	cmp	r3, #100	; 0x64
 8004f58:	d901      	bls.n	8004f5e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e262      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f5e:	4b88      	ldr	r3, [pc, #544]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1f0      	bne.n	8004f4c <HAL_RCC_OscConfig+0x2d0>
 8004f6a:	e000      	b.n	8004f6e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d060      	beq.n	800503c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	d005      	beq.n	8004f8c <HAL_RCC_OscConfig+0x310>
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	2b0c      	cmp	r3, #12
 8004f84:	d119      	bne.n	8004fba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d116      	bne.n	8004fba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f8c:	4b7c      	ldr	r3, [pc, #496]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d005      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x328>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d101      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e23f      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa4:	4b76      	ldr	r3, [pc, #472]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	061b      	lsls	r3, r3, #24
 8004fb2:	4973      	ldr	r1, [pc, #460]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fb8:	e040      	b.n	800503c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d023      	beq.n	800500a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc2:	4b6f      	ldr	r3, [pc, #444]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a6e      	ldr	r2, [pc, #440]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fce:	f7ff fad3 	bl	8004578 <HAL_GetTick>
 8004fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fd6:	f7ff facf 	bl	8004578 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e21d      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fe8:	4b65      	ldr	r3, [pc, #404]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d0f0      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff4:	4b62      	ldr	r3, [pc, #392]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	495f      	ldr	r1, [pc, #380]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005004:	4313      	orrs	r3, r2
 8005006:	604b      	str	r3, [r1, #4]
 8005008:	e018      	b.n	800503c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800500a:	4b5d      	ldr	r3, [pc, #372]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a5c      	ldr	r2, [pc, #368]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005014:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005016:	f7ff faaf 	bl	8004578 <HAL_GetTick>
 800501a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800501c:	e008      	b.n	8005030 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800501e:	f7ff faab 	bl	8004578 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d901      	bls.n	8005030 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e1f9      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005030:	4b53      	ldr	r3, [pc, #332]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1f0      	bne.n	800501e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b00      	cmp	r3, #0
 8005046:	d03c      	beq.n	80050c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d01c      	beq.n	800508a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005050:	4b4b      	ldr	r3, [pc, #300]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005052:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005056:	4a4a      	ldr	r2, [pc, #296]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005058:	f043 0301 	orr.w	r3, r3, #1
 800505c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005060:	f7ff fa8a 	bl	8004578 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005068:	f7ff fa86 	bl	8004578 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e1d4      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800507a:	4b41      	ldr	r3, [pc, #260]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 800507c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0ef      	beq.n	8005068 <HAL_RCC_OscConfig+0x3ec>
 8005088:	e01b      	b.n	80050c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800508a:	4b3d      	ldr	r3, [pc, #244]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 800508c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005090:	4a3b      	ldr	r2, [pc, #236]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800509a:	f7ff fa6d 	bl	8004578 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050a2:	f7ff fa69 	bl	8004578 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e1b7      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050b4:	4b32      	ldr	r3, [pc, #200]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 80050b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1ef      	bne.n	80050a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 80a6 	beq.w	800521c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050d0:	2300      	movs	r3, #0
 80050d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80050d4:	4b2a      	ldr	r3, [pc, #168]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 80050d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10d      	bne.n	80050fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050e0:	4b27      	ldr	r3, [pc, #156]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 80050e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050e4:	4a26      	ldr	r2, [pc, #152]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 80050e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ea:	6593      	str	r3, [r2, #88]	; 0x58
 80050ec:	4b24      	ldr	r3, [pc, #144]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 80050ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050f4:	60bb      	str	r3, [r7, #8]
 80050f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050f8:	2301      	movs	r3, #1
 80050fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050fc:	4b21      	ldr	r3, [pc, #132]	; (8005184 <HAL_RCC_OscConfig+0x508>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005104:	2b00      	cmp	r3, #0
 8005106:	d118      	bne.n	800513a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005108:	4b1e      	ldr	r3, [pc, #120]	; (8005184 <HAL_RCC_OscConfig+0x508>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1d      	ldr	r2, [pc, #116]	; (8005184 <HAL_RCC_OscConfig+0x508>)
 800510e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005112:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005114:	f7ff fa30 	bl	8004578 <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800511a:	e008      	b.n	800512e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800511c:	f7ff fa2c 	bl	8004578 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e17a      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800512e:	4b15      	ldr	r3, [pc, #84]	; (8005184 <HAL_RCC_OscConfig+0x508>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005136:	2b00      	cmp	r3, #0
 8005138:	d0f0      	beq.n	800511c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d108      	bne.n	8005154 <HAL_RCC_OscConfig+0x4d8>
 8005142:	4b0f      	ldr	r3, [pc, #60]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005148:	4a0d      	ldr	r2, [pc, #52]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 800514a:	f043 0301 	orr.w	r3, r3, #1
 800514e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005152:	e029      	b.n	80051a8 <HAL_RCC_OscConfig+0x52c>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	2b05      	cmp	r3, #5
 800515a:	d115      	bne.n	8005188 <HAL_RCC_OscConfig+0x50c>
 800515c:	4b08      	ldr	r3, [pc, #32]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 800515e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005162:	4a07      	ldr	r2, [pc, #28]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005164:	f043 0304 	orr.w	r3, r3, #4
 8005168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800516c:	4b04      	ldr	r3, [pc, #16]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005172:	4a03      	ldr	r2, [pc, #12]	; (8005180 <HAL_RCC_OscConfig+0x504>)
 8005174:	f043 0301 	orr.w	r3, r3, #1
 8005178:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800517c:	e014      	b.n	80051a8 <HAL_RCC_OscConfig+0x52c>
 800517e:	bf00      	nop
 8005180:	40021000 	.word	0x40021000
 8005184:	40007000 	.word	0x40007000
 8005188:	4b9c      	ldr	r3, [pc, #624]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 800518a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518e:	4a9b      	ldr	r2, [pc, #620]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005190:	f023 0301 	bic.w	r3, r3, #1
 8005194:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005198:	4b98      	ldr	r3, [pc, #608]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 800519a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519e:	4a97      	ldr	r2, [pc, #604]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80051a0:	f023 0304 	bic.w	r3, r3, #4
 80051a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d016      	beq.n	80051de <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051b0:	f7ff f9e2 	bl	8004578 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051b6:	e00a      	b.n	80051ce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b8:	f7ff f9de 	bl	8004578 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e12a      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ce:	4b8b      	ldr	r3, [pc, #556]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80051d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0ed      	beq.n	80051b8 <HAL_RCC_OscConfig+0x53c>
 80051dc:	e015      	b.n	800520a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051de:	f7ff f9cb 	bl	8004578 <HAL_GetTick>
 80051e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80051e4:	e00a      	b.n	80051fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051e6:	f7ff f9c7 	bl	8004578 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d901      	bls.n	80051fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e113      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80051fc:	4b7f      	ldr	r3, [pc, #508]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80051fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1ed      	bne.n	80051e6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800520a:	7ffb      	ldrb	r3, [r7, #31]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d105      	bne.n	800521c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005210:	4b7a      	ldr	r3, [pc, #488]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005214:	4a79      	ldr	r2, [pc, #484]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800521a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 80fe 	beq.w	8005422 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	2b02      	cmp	r3, #2
 800522c:	f040 80d0 	bne.w	80053d0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005230:	4b72      	ldr	r3, [pc, #456]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f003 0203 	and.w	r2, r3, #3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005240:	429a      	cmp	r2, r3
 8005242:	d130      	bne.n	80052a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524e:	3b01      	subs	r3, #1
 8005250:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005252:	429a      	cmp	r2, r3
 8005254:	d127      	bne.n	80052a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005260:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005262:	429a      	cmp	r2, r3
 8005264:	d11f      	bne.n	80052a6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005270:	2a07      	cmp	r2, #7
 8005272:	bf14      	ite	ne
 8005274:	2201      	movne	r2, #1
 8005276:	2200      	moveq	r2, #0
 8005278:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800527a:	4293      	cmp	r3, r2
 800527c:	d113      	bne.n	80052a6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005288:	085b      	lsrs	r3, r3, #1
 800528a:	3b01      	subs	r3, #1
 800528c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800528e:	429a      	cmp	r2, r3
 8005290:	d109      	bne.n	80052a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529c:	085b      	lsrs	r3, r3, #1
 800529e:	3b01      	subs	r3, #1
 80052a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d06e      	beq.n	8005384 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	2b0c      	cmp	r3, #12
 80052aa:	d069      	beq.n	8005380 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80052ac:	4b53      	ldr	r3, [pc, #332]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d105      	bne.n	80052c4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80052b8:	4b50      	ldr	r3, [pc, #320]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e0ad      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80052c8:	4b4c      	ldr	r3, [pc, #304]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a4b      	ldr	r2, [pc, #300]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80052ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052d2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052d4:	f7ff f950 	bl	8004578 <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052dc:	f7ff f94c 	bl	8004578 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e09a      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052ee:	4b43      	ldr	r3, [pc, #268]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1f0      	bne.n	80052dc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052fa:	4b40      	ldr	r3, [pc, #256]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	4b40      	ldr	r3, [pc, #256]	; (8005400 <HAL_RCC_OscConfig+0x784>)
 8005300:	4013      	ands	r3, r2
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800530a:	3a01      	subs	r2, #1
 800530c:	0112      	lsls	r2, r2, #4
 800530e:	4311      	orrs	r1, r2
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005314:	0212      	lsls	r2, r2, #8
 8005316:	4311      	orrs	r1, r2
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800531c:	0852      	lsrs	r2, r2, #1
 800531e:	3a01      	subs	r2, #1
 8005320:	0552      	lsls	r2, r2, #21
 8005322:	4311      	orrs	r1, r2
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005328:	0852      	lsrs	r2, r2, #1
 800532a:	3a01      	subs	r2, #1
 800532c:	0652      	lsls	r2, r2, #25
 800532e:	4311      	orrs	r1, r2
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005334:	0912      	lsrs	r2, r2, #4
 8005336:	0452      	lsls	r2, r2, #17
 8005338:	430a      	orrs	r2, r1
 800533a:	4930      	ldr	r1, [pc, #192]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 800533c:	4313      	orrs	r3, r2
 800533e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005340:	4b2e      	ldr	r3, [pc, #184]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a2d      	ldr	r2, [pc, #180]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005346:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800534a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800534c:	4b2b      	ldr	r3, [pc, #172]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	4a2a      	ldr	r2, [pc, #168]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005352:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005356:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005358:	f7ff f90e 	bl	8004578 <HAL_GetTick>
 800535c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800535e:	e008      	b.n	8005372 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005360:	f7ff f90a 	bl	8004578 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	2b02      	cmp	r3, #2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e058      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005372:	4b22      	ldr	r3, [pc, #136]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d0f0      	beq.n	8005360 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800537e:	e050      	b.n	8005422 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e04f      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005384:	4b1d      	ldr	r3, [pc, #116]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d148      	bne.n	8005422 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005390:	4b1a      	ldr	r3, [pc, #104]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a19      	ldr	r2, [pc, #100]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 8005396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800539a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800539c:	4b17      	ldr	r3, [pc, #92]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	4a16      	ldr	r2, [pc, #88]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80053a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80053a8:	f7ff f8e6 	bl	8004578 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053b0:	f7ff f8e2 	bl	8004578 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e030      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053c2:	4b0e      	ldr	r3, [pc, #56]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0f0      	beq.n	80053b0 <HAL_RCC_OscConfig+0x734>
 80053ce:	e028      	b.n	8005422 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	2b0c      	cmp	r3, #12
 80053d4:	d023      	beq.n	800541e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053d6:	4b09      	ldr	r3, [pc, #36]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a08      	ldr	r2, [pc, #32]	; (80053fc <HAL_RCC_OscConfig+0x780>)
 80053dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053e2:	f7ff f8c9 	bl	8004578 <HAL_GetTick>
 80053e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053e8:	e00c      	b.n	8005404 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ea:	f7ff f8c5 	bl	8004578 <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d905      	bls.n	8005404 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e013      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
 80053fc:	40021000 	.word	0x40021000
 8005400:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005404:	4b09      	ldr	r3, [pc, #36]	; (800542c <HAL_RCC_OscConfig+0x7b0>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1ec      	bne.n	80053ea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005410:	4b06      	ldr	r3, [pc, #24]	; (800542c <HAL_RCC_OscConfig+0x7b0>)
 8005412:	68da      	ldr	r2, [r3, #12]
 8005414:	4905      	ldr	r1, [pc, #20]	; (800542c <HAL_RCC_OscConfig+0x7b0>)
 8005416:	4b06      	ldr	r3, [pc, #24]	; (8005430 <HAL_RCC_OscConfig+0x7b4>)
 8005418:	4013      	ands	r3, r2
 800541a:	60cb      	str	r3, [r1, #12]
 800541c:	e001      	b.n	8005422 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e000      	b.n	8005424 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3720      	adds	r7, #32
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	40021000 	.word	0x40021000
 8005430:	feeefffc 	.word	0xfeeefffc

08005434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e0e7      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005448:	4b75      	ldr	r3, [pc, #468]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	429a      	cmp	r2, r3
 8005454:	d910      	bls.n	8005478 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005456:	4b72      	ldr	r3, [pc, #456]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f023 0207 	bic.w	r2, r3, #7
 800545e:	4970      	ldr	r1, [pc, #448]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	4313      	orrs	r3, r2
 8005464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005466:	4b6e      	ldr	r3, [pc, #440]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0307 	and.w	r3, r3, #7
 800546e:	683a      	ldr	r2, [r7, #0]
 8005470:	429a      	cmp	r2, r3
 8005472:	d001      	beq.n	8005478 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e0cf      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d010      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	4b66      	ldr	r3, [pc, #408]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005490:	429a      	cmp	r2, r3
 8005492:	d908      	bls.n	80054a6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005494:	4b63      	ldr	r3, [pc, #396]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	4960      	ldr	r1, [pc, #384]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d04c      	beq.n	800554c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2b03      	cmp	r3, #3
 80054b8:	d107      	bne.n	80054ca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ba:	4b5a      	ldr	r3, [pc, #360]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d121      	bne.n	800550a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e0a6      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d107      	bne.n	80054e2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054d2:	4b54      	ldr	r3, [pc, #336]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d115      	bne.n	800550a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e09a      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d107      	bne.n	80054fa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054ea:	4b4e      	ldr	r3, [pc, #312]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d109      	bne.n	800550a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e08e      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054fa:	4b4a      	ldr	r3, [pc, #296]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e086      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800550a:	4b46      	ldr	r3, [pc, #280]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f023 0203 	bic.w	r2, r3, #3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	4943      	ldr	r1, [pc, #268]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 8005518:	4313      	orrs	r3, r2
 800551a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800551c:	f7ff f82c 	bl	8004578 <HAL_GetTick>
 8005520:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005522:	e00a      	b.n	800553a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005524:	f7ff f828 	bl	8004578 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005532:	4293      	cmp	r3, r2
 8005534:	d901      	bls.n	800553a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e06e      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800553a:	4b3a      	ldr	r3, [pc, #232]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 020c 	and.w	r2, r3, #12
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	429a      	cmp	r2, r3
 800554a:	d1eb      	bne.n	8005524 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d010      	beq.n	800557a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689a      	ldr	r2, [r3, #8]
 800555c:	4b31      	ldr	r3, [pc, #196]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005564:	429a      	cmp	r2, r3
 8005566:	d208      	bcs.n	800557a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005568:	4b2e      	ldr	r3, [pc, #184]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	492b      	ldr	r1, [pc, #172]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 8005576:	4313      	orrs	r3, r2
 8005578:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800557a:	4b29      	ldr	r3, [pc, #164]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0307 	and.w	r3, r3, #7
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	429a      	cmp	r2, r3
 8005586:	d210      	bcs.n	80055aa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005588:	4b25      	ldr	r3, [pc, #148]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f023 0207 	bic.w	r2, r3, #7
 8005590:	4923      	ldr	r1, [pc, #140]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	4313      	orrs	r3, r2
 8005596:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005598:	4b21      	ldr	r3, [pc, #132]	; (8005620 <HAL_RCC_ClockConfig+0x1ec>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0307 	and.w	r3, r3, #7
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d001      	beq.n	80055aa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e036      	b.n	8005618 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0304 	and.w	r3, r3, #4
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d008      	beq.n	80055c8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055b6:	4b1b      	ldr	r3, [pc, #108]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	4918      	ldr	r1, [pc, #96]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d009      	beq.n	80055e8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055d4:	4b13      	ldr	r3, [pc, #76]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	00db      	lsls	r3, r3, #3
 80055e2:	4910      	ldr	r1, [pc, #64]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055e8:	f000 f824 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80055ec:	4602      	mov	r2, r0
 80055ee:	4b0d      	ldr	r3, [pc, #52]	; (8005624 <HAL_RCC_ClockConfig+0x1f0>)
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	091b      	lsrs	r3, r3, #4
 80055f4:	f003 030f 	and.w	r3, r3, #15
 80055f8:	490b      	ldr	r1, [pc, #44]	; (8005628 <HAL_RCC_ClockConfig+0x1f4>)
 80055fa:	5ccb      	ldrb	r3, [r1, r3]
 80055fc:	f003 031f 	and.w	r3, r3, #31
 8005600:	fa22 f303 	lsr.w	r3, r2, r3
 8005604:	4a09      	ldr	r2, [pc, #36]	; (800562c <HAL_RCC_ClockConfig+0x1f8>)
 8005606:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005608:	4b09      	ldr	r3, [pc, #36]	; (8005630 <HAL_RCC_ClockConfig+0x1fc>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f7fc f8eb 	bl	80017e8 <HAL_InitTick>
 8005612:	4603      	mov	r3, r0
 8005614:	72fb      	strb	r3, [r7, #11]

  return status;
 8005616:	7afb      	ldrb	r3, [r7, #11]
}
 8005618:	4618      	mov	r0, r3
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40022000 	.word	0x40022000
 8005624:	40021000 	.word	0x40021000
 8005628:	0800cac8 	.word	0x0800cac8
 800562c:	20000000 	.word	0x20000000
 8005630:	2000000c 	.word	0x2000000c

08005634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005634:	b480      	push	{r7}
 8005636:	b089      	sub	sp, #36	; 0x24
 8005638:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800563a:	2300      	movs	r3, #0
 800563c:	61fb      	str	r3, [r7, #28]
 800563e:	2300      	movs	r3, #0
 8005640:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005642:	4b3e      	ldr	r3, [pc, #248]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 030c 	and.w	r3, r3, #12
 800564a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800564c:	4b3b      	ldr	r3, [pc, #236]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d005      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0x34>
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	2b0c      	cmp	r3, #12
 8005660:	d121      	bne.n	80056a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d11e      	bne.n	80056a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005668:	4b34      	ldr	r3, [pc, #208]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0308 	and.w	r3, r3, #8
 8005670:	2b00      	cmp	r3, #0
 8005672:	d107      	bne.n	8005684 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005674:	4b31      	ldr	r3, [pc, #196]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005676:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800567a:	0a1b      	lsrs	r3, r3, #8
 800567c:	f003 030f 	and.w	r3, r3, #15
 8005680:	61fb      	str	r3, [r7, #28]
 8005682:	e005      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005684:	4b2d      	ldr	r3, [pc, #180]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	091b      	lsrs	r3, r3, #4
 800568a:	f003 030f 	and.w	r3, r3, #15
 800568e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005690:	4a2b      	ldr	r2, [pc, #172]	; (8005740 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005698:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10d      	bne.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056a4:	e00a      	b.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	2b04      	cmp	r3, #4
 80056aa:	d102      	bne.n	80056b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056ac:	4b25      	ldr	r3, [pc, #148]	; (8005744 <HAL_RCC_GetSysClockFreq+0x110>)
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	e004      	b.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d101      	bne.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80056b8:	4b23      	ldr	r3, [pc, #140]	; (8005748 <HAL_RCC_GetSysClockFreq+0x114>)
 80056ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	2b0c      	cmp	r3, #12
 80056c0:	d134      	bne.n	800572c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056c2:	4b1e      	ldr	r3, [pc, #120]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d003      	beq.n	80056da <HAL_RCC_GetSysClockFreq+0xa6>
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	2b03      	cmp	r3, #3
 80056d6:	d003      	beq.n	80056e0 <HAL_RCC_GetSysClockFreq+0xac>
 80056d8:	e005      	b.n	80056e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80056da:	4b1a      	ldr	r3, [pc, #104]	; (8005744 <HAL_RCC_GetSysClockFreq+0x110>)
 80056dc:	617b      	str	r3, [r7, #20]
      break;
 80056de:	e005      	b.n	80056ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80056e0:	4b19      	ldr	r3, [pc, #100]	; (8005748 <HAL_RCC_GetSysClockFreq+0x114>)
 80056e2:	617b      	str	r3, [r7, #20]
      break;
 80056e4:	e002      	b.n	80056ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	617b      	str	r3, [r7, #20]
      break;
 80056ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056ec:	4b13      	ldr	r3, [pc, #76]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	091b      	lsrs	r3, r3, #4
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	3301      	adds	r3, #1
 80056f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80056fa:	4b10      	ldr	r3, [pc, #64]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	0a1b      	lsrs	r3, r3, #8
 8005700:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	fb03 f202 	mul.w	r2, r3, r2
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005710:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	0e5b      	lsrs	r3, r3, #25
 8005718:	f003 0303 	and.w	r3, r3, #3
 800571c:	3301      	adds	r3, #1
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	fbb2 f3f3 	udiv	r3, r2, r3
 800572a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800572c:	69bb      	ldr	r3, [r7, #24]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3724      	adds	r7, #36	; 0x24
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	40021000 	.word	0x40021000
 8005740:	0800cae0 	.word	0x0800cae0
 8005744:	00f42400 	.word	0x00f42400
 8005748:	007a1200 	.word	0x007a1200

0800574c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005750:	4b03      	ldr	r3, [pc, #12]	; (8005760 <HAL_RCC_GetHCLKFreq+0x14>)
 8005752:	681b      	ldr	r3, [r3, #0]
}
 8005754:	4618      	mov	r0, r3
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000000 	.word	0x20000000

08005764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005768:	f7ff fff0 	bl	800574c <HAL_RCC_GetHCLKFreq>
 800576c:	4602      	mov	r2, r0
 800576e:	4b06      	ldr	r3, [pc, #24]	; (8005788 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	0a1b      	lsrs	r3, r3, #8
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	4904      	ldr	r1, [pc, #16]	; (800578c <HAL_RCC_GetPCLK1Freq+0x28>)
 800577a:	5ccb      	ldrb	r3, [r1, r3]
 800577c:	f003 031f 	and.w	r3, r3, #31
 8005780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005784:	4618      	mov	r0, r3
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40021000 	.word	0x40021000
 800578c:	0800cad8 	.word	0x0800cad8

08005790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005794:	f7ff ffda 	bl	800574c <HAL_RCC_GetHCLKFreq>
 8005798:	4602      	mov	r2, r0
 800579a:	4b06      	ldr	r3, [pc, #24]	; (80057b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	0adb      	lsrs	r3, r3, #11
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	4904      	ldr	r1, [pc, #16]	; (80057b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80057a6:	5ccb      	ldrb	r3, [r1, r3]
 80057a8:	f003 031f 	and.w	r3, r3, #31
 80057ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	40021000 	.word	0x40021000
 80057b8:	0800cad8 	.word	0x0800cad8

080057bc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	220f      	movs	r2, #15
 80057ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80057cc:	4b12      	ldr	r3, [pc, #72]	; (8005818 <HAL_RCC_GetClockConfig+0x5c>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 0203 	and.w	r2, r3, #3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80057d8:	4b0f      	ldr	r3, [pc, #60]	; (8005818 <HAL_RCC_GetClockConfig+0x5c>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80057e4:	4b0c      	ldr	r3, [pc, #48]	; (8005818 <HAL_RCC_GetClockConfig+0x5c>)
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80057f0:	4b09      	ldr	r3, [pc, #36]	; (8005818 <HAL_RCC_GetClockConfig+0x5c>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	08db      	lsrs	r3, r3, #3
 80057f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80057fe:	4b07      	ldr	r3, [pc, #28]	; (800581c <HAL_RCC_GetClockConfig+0x60>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0207 	and.w	r2, r3, #7
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	601a      	str	r2, [r3, #0]
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	40021000 	.word	0x40021000
 800581c:	40022000 	.word	0x40022000

08005820 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005828:	2300      	movs	r3, #0
 800582a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800582c:	4b2a      	ldr	r3, [pc, #168]	; (80058d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800582e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005838:	f7ff f9bc 	bl	8004bb4 <HAL_PWREx_GetVoltageRange>
 800583c:	6178      	str	r0, [r7, #20]
 800583e:	e014      	b.n	800586a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005840:	4b25      	ldr	r3, [pc, #148]	; (80058d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005844:	4a24      	ldr	r2, [pc, #144]	; (80058d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800584a:	6593      	str	r3, [r2, #88]	; 0x58
 800584c:	4b22      	ldr	r3, [pc, #136]	; (80058d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005858:	f7ff f9ac 	bl	8004bb4 <HAL_PWREx_GetVoltageRange>
 800585c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800585e:	4b1e      	ldr	r3, [pc, #120]	; (80058d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005862:	4a1d      	ldr	r2, [pc, #116]	; (80058d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005864:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005868:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005870:	d10b      	bne.n	800588a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b80      	cmp	r3, #128	; 0x80
 8005876:	d919      	bls.n	80058ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2ba0      	cmp	r3, #160	; 0xa0
 800587c:	d902      	bls.n	8005884 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800587e:	2302      	movs	r3, #2
 8005880:	613b      	str	r3, [r7, #16]
 8005882:	e013      	b.n	80058ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005884:	2301      	movs	r3, #1
 8005886:	613b      	str	r3, [r7, #16]
 8005888:	e010      	b.n	80058ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b80      	cmp	r3, #128	; 0x80
 800588e:	d902      	bls.n	8005896 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005890:	2303      	movs	r3, #3
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	e00a      	b.n	80058ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b80      	cmp	r3, #128	; 0x80
 800589a:	d102      	bne.n	80058a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800589c:	2302      	movs	r3, #2
 800589e:	613b      	str	r3, [r7, #16]
 80058a0:	e004      	b.n	80058ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b70      	cmp	r3, #112	; 0x70
 80058a6:	d101      	bne.n	80058ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80058a8:	2301      	movs	r3, #1
 80058aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80058ac:	4b0b      	ldr	r3, [pc, #44]	; (80058dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f023 0207 	bic.w	r2, r3, #7
 80058b4:	4909      	ldr	r1, [pc, #36]	; (80058dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80058bc:	4b07      	ldr	r3, [pc, #28]	; (80058dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0307 	and.w	r3, r3, #7
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d001      	beq.n	80058ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e000      	b.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3718      	adds	r7, #24
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	40021000 	.word	0x40021000
 80058dc:	40022000 	.word	0x40022000

080058e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058e8:	2300      	movs	r3, #0
 80058ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058ec:	2300      	movs	r3, #0
 80058ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d041      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005900:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005904:	d02a      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005906:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800590a:	d824      	bhi.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800590c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005910:	d008      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005912:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005916:	d81e      	bhi.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800591c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005920:	d010      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005922:	e018      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005924:	4b86      	ldr	r3, [pc, #536]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	4a85      	ldr	r2, [pc, #532]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800592a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800592e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005930:	e015      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	3304      	adds	r3, #4
 8005936:	2100      	movs	r1, #0
 8005938:	4618      	mov	r0, r3
 800593a:	f000 fabb 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 800593e:	4603      	mov	r3, r0
 8005940:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005942:	e00c      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	3320      	adds	r3, #32
 8005948:	2100      	movs	r1, #0
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fba6 	bl	800609c <RCCEx_PLLSAI2_Config>
 8005950:	4603      	mov	r3, r0
 8005952:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005954:	e003      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	74fb      	strb	r3, [r7, #19]
      break;
 800595a:	e000      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800595c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800595e:	7cfb      	ldrb	r3, [r7, #19]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10b      	bne.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005964:	4b76      	ldr	r3, [pc, #472]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005972:	4973      	ldr	r1, [pc, #460]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005974:	4313      	orrs	r3, r2
 8005976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800597a:	e001      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597c:	7cfb      	ldrb	r3, [r7, #19]
 800597e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d041      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005990:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005994:	d02a      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005996:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800599a:	d824      	bhi.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800599c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059a0:	d008      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80059a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059a6:	d81e      	bhi.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00a      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80059ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059b0:	d010      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059b2:	e018      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80059b4:	4b62      	ldr	r3, [pc, #392]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	4a61      	ldr	r2, [pc, #388]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059be:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059c0:	e015      	b.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3304      	adds	r3, #4
 80059c6:	2100      	movs	r1, #0
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fa73 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 80059ce:	4603      	mov	r3, r0
 80059d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059d2:	e00c      	b.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	3320      	adds	r3, #32
 80059d8:	2100      	movs	r1, #0
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fb5e 	bl	800609c <RCCEx_PLLSAI2_Config>
 80059e0:	4603      	mov	r3, r0
 80059e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059e4:	e003      	b.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	74fb      	strb	r3, [r7, #19]
      break;
 80059ea:	e000      	b.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80059ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059ee:	7cfb      	ldrb	r3, [r7, #19]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10b      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059f4:	4b52      	ldr	r3, [pc, #328]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059fa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a02:	494f      	ldr	r1, [pc, #316]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005a0a:	e001      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a0c:	7cfb      	ldrb	r3, [r7, #19]
 8005a0e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f000 80a0 	beq.w	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a22:	4b47      	ldr	r3, [pc, #284]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e000      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005a32:	2300      	movs	r3, #0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00d      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a38:	4b41      	ldr	r3, [pc, #260]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a3c:	4a40      	ldr	r2, [pc, #256]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a42:	6593      	str	r3, [r2, #88]	; 0x58
 8005a44:	4b3e      	ldr	r3, [pc, #248]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a4c:	60bb      	str	r3, [r7, #8]
 8005a4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a50:	2301      	movs	r3, #1
 8005a52:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a54:	4b3b      	ldr	r3, [pc, #236]	; (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a3a      	ldr	r2, [pc, #232]	; (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a60:	f7fe fd8a 	bl	8004578 <HAL_GetTick>
 8005a64:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a66:	e009      	b.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a68:	f7fe fd86 	bl	8004578 <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d902      	bls.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	74fb      	strb	r3, [r7, #19]
        break;
 8005a7a:	e005      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a7c:	4b31      	ldr	r3, [pc, #196]	; (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0ef      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005a88:	7cfb      	ldrb	r3, [r7, #19]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d15c      	bne.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a8e:	4b2c      	ldr	r3, [pc, #176]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a98:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01f      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d019      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005aac:	4b24      	ldr	r3, [pc, #144]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ab6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ab8:	4b21      	ldr	r3, [pc, #132]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005abe:	4a20      	ldr	r2, [pc, #128]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ac4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ac8:	4b1d      	ldr	r3, [pc, #116]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ace:	4a1c      	ldr	r2, [pc, #112]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ad4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ad8:	4a19      	ldr	r2, [pc, #100]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d016      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aea:	f7fe fd45 	bl	8004578 <HAL_GetTick>
 8005aee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005af0:	e00b      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005af2:	f7fe fd41 	bl	8004578 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d902      	bls.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	74fb      	strb	r3, [r7, #19]
            break;
 8005b08:	e006      	b.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b0a:	4b0d      	ldr	r3, [pc, #52]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d0ec      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005b18:	7cfb      	ldrb	r3, [r7, #19]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10c      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b1e:	4b08      	ldr	r3, [pc, #32]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b2e:	4904      	ldr	r1, [pc, #16]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005b36:	e009      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b38:	7cfb      	ldrb	r3, [r7, #19]
 8005b3a:	74bb      	strb	r3, [r7, #18]
 8005b3c:	e006      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005b3e:	bf00      	nop
 8005b40:	40021000 	.word	0x40021000
 8005b44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b48:	7cfb      	ldrb	r3, [r7, #19]
 8005b4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b4c:	7c7b      	ldrb	r3, [r7, #17]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d105      	bne.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b52:	4b9e      	ldr	r3, [pc, #632]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b56:	4a9d      	ldr	r2, [pc, #628]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00a      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b6a:	4b98      	ldr	r3, [pc, #608]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b70:	f023 0203 	bic.w	r2, r3, #3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	4994      	ldr	r1, [pc, #592]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00a      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b8c:	4b8f      	ldr	r3, [pc, #572]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b92:	f023 020c 	bic.w	r2, r3, #12
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b9a:	498c      	ldr	r1, [pc, #560]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0304 	and.w	r3, r3, #4
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00a      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005bae:	4b87      	ldr	r3, [pc, #540]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbc:	4983      	ldr	r1, [pc, #524]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00a      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bd0:	4b7e      	ldr	r3, [pc, #504]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bde:	497b      	ldr	r1, [pc, #492]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0310 	and.w	r3, r3, #16
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005bf2:	4b76      	ldr	r3, [pc, #472]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c00:	4972      	ldr	r1, [pc, #456]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0320 	and.w	r3, r3, #32
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00a      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c14:	4b6d      	ldr	r3, [pc, #436]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c22:	496a      	ldr	r1, [pc, #424]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00a      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c36:	4b65      	ldr	r3, [pc, #404]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c44:	4961      	ldr	r1, [pc, #388]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00a      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c58:	4b5c      	ldr	r3, [pc, #368]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c66:	4959      	ldr	r1, [pc, #356]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00a      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c7a:	4b54      	ldr	r3, [pc, #336]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c80:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c88:	4950      	ldr	r1, [pc, #320]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00a      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c9c:	4b4b      	ldr	r3, [pc, #300]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005caa:	4948      	ldr	r1, [pc, #288]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00a      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005cbe:	4b43      	ldr	r3, [pc, #268]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ccc:	493f      	ldr	r1, [pc, #252]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d028      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ce0:	4b3a      	ldr	r3, [pc, #232]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ce6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cee:	4937      	ldr	r1, [pc, #220]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cfa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cfe:	d106      	bne.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d00:	4b32      	ldr	r3, [pc, #200]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	4a31      	ldr	r2, [pc, #196]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d0a:	60d3      	str	r3, [r2, #12]
 8005d0c:	e011      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d12:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d16:	d10c      	bne.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	3304      	adds	r3, #4
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f000 f8c8 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005d24:	4603      	mov	r3, r0
 8005d26:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005d28:	7cfb      	ldrb	r3, [r7, #19]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d001      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005d2e:	7cfb      	ldrb	r3, [r7, #19]
 8005d30:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d028      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d3e:	4b23      	ldr	r3, [pc, #140]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d44:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d4c:	491f      	ldr	r1, [pc, #124]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d5c:	d106      	bne.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d5e:	4b1b      	ldr	r3, [pc, #108]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	4a1a      	ldr	r2, [pc, #104]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d68:	60d3      	str	r3, [r2, #12]
 8005d6a:	e011      	b.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d74:	d10c      	bne.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	3304      	adds	r3, #4
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f000 f899 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005d82:	4603      	mov	r3, r0
 8005d84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d86:	7cfb      	ldrb	r3, [r7, #19]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005d8c:	7cfb      	ldrb	r3, [r7, #19]
 8005d8e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d02b      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d9c:	4b0b      	ldr	r3, [pc, #44]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005da2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005daa:	4908      	ldr	r1, [pc, #32]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005db6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dba:	d109      	bne.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005dbc:	4b03      	ldr	r3, [pc, #12]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	4a02      	ldr	r2, [pc, #8]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005dc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dc6:	60d3      	str	r3, [r2, #12]
 8005dc8:	e014      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005dca:	bf00      	nop
 8005dcc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005dd8:	d10c      	bne.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	3304      	adds	r3, #4
 8005dde:	2101      	movs	r1, #1
 8005de0:	4618      	mov	r0, r3
 8005de2:	f000 f867 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005de6:	4603      	mov	r3, r0
 8005de8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005dea:	7cfb      	ldrb	r3, [r7, #19]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d001      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005df0:	7cfb      	ldrb	r3, [r7, #19]
 8005df2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d02f      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e00:	4b2b      	ldr	r3, [pc, #172]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e06:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e0e:	4928      	ldr	r1, [pc, #160]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e1e:	d10d      	bne.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3304      	adds	r3, #4
 8005e24:	2102      	movs	r1, #2
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 f844 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e30:	7cfb      	ldrb	r3, [r7, #19]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d014      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005e36:	7cfb      	ldrb	r3, [r7, #19]
 8005e38:	74bb      	strb	r3, [r7, #18]
 8005e3a:	e011      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e44:	d10c      	bne.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	3320      	adds	r3, #32
 8005e4a:	2102      	movs	r1, #2
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 f925 	bl	800609c <RCCEx_PLLSAI2_Config>
 8005e52:	4603      	mov	r3, r0
 8005e54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e56:	7cfb      	ldrb	r3, [r7, #19]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d001      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005e5c:	7cfb      	ldrb	r3, [r7, #19]
 8005e5e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00a      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005e6c:	4b10      	ldr	r3, [pc, #64]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e72:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e7a:	490d      	ldr	r1, [pc, #52]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00b      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e8e:	4b08      	ldr	r3, [pc, #32]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e94:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e9e:	4904      	ldr	r1, [pc, #16]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005ea6:	7cbb      	ldrb	r3, [r7, #18]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3718      	adds	r7, #24
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	40021000 	.word	0x40021000

08005eb4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ec2:	4b75      	ldr	r3, [pc, #468]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	f003 0303 	and.w	r3, r3, #3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d018      	beq.n	8005f00 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005ece:	4b72      	ldr	r3, [pc, #456]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	f003 0203 	and.w	r2, r3, #3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d10d      	bne.n	8005efa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
       ||
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d009      	beq.n	8005efa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005ee6:	4b6c      	ldr	r3, [pc, #432]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	091b      	lsrs	r3, r3, #4
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	1c5a      	adds	r2, r3, #1
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
       ||
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d047      	beq.n	8005f8a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	73fb      	strb	r3, [r7, #15]
 8005efe:	e044      	b.n	8005f8a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d018      	beq.n	8005f3a <RCCEx_PLLSAI1_Config+0x86>
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d825      	bhi.n	8005f58 <RCCEx_PLLSAI1_Config+0xa4>
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d002      	beq.n	8005f16 <RCCEx_PLLSAI1_Config+0x62>
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d009      	beq.n	8005f28 <RCCEx_PLLSAI1_Config+0x74>
 8005f14:	e020      	b.n	8005f58 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f16:	4b60      	ldr	r3, [pc, #384]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d11d      	bne.n	8005f5e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f26:	e01a      	b.n	8005f5e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f28:	4b5b      	ldr	r3, [pc, #364]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d116      	bne.n	8005f62 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f38:	e013      	b.n	8005f62 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f3a:	4b57      	ldr	r3, [pc, #348]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10f      	bne.n	8005f66 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f46:	4b54      	ldr	r3, [pc, #336]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d109      	bne.n	8005f66 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f56:	e006      	b.n	8005f66 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f5c:	e004      	b.n	8005f68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f5e:	bf00      	nop
 8005f60:	e002      	b.n	8005f68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f62:	bf00      	nop
 8005f64:	e000      	b.n	8005f68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f66:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10d      	bne.n	8005f8a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005f6e:	4b4a      	ldr	r3, [pc, #296]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6819      	ldr	r1, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	430b      	orrs	r3, r1
 8005f84:	4944      	ldr	r1, [pc, #272]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005f8a:	7bfb      	ldrb	r3, [r7, #15]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d17d      	bne.n	800608c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005f90:	4b41      	ldr	r3, [pc, #260]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a40      	ldr	r2, [pc, #256]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f9c:	f7fe faec 	bl	8004578 <HAL_GetTick>
 8005fa0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005fa2:	e009      	b.n	8005fb8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005fa4:	f7fe fae8 	bl	8004578 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d902      	bls.n	8005fb8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	73fb      	strb	r3, [r7, #15]
        break;
 8005fb6:	e005      	b.n	8005fc4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005fb8:	4b37      	ldr	r3, [pc, #220]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1ef      	bne.n	8005fa4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d160      	bne.n	800608c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d111      	bne.n	8005ff4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fd0:	4b31      	ldr	r3, [pc, #196]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6892      	ldr	r2, [r2, #8]
 8005fe0:	0211      	lsls	r1, r2, #8
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	68d2      	ldr	r2, [r2, #12]
 8005fe6:	0912      	lsrs	r2, r2, #4
 8005fe8:	0452      	lsls	r2, r2, #17
 8005fea:	430a      	orrs	r2, r1
 8005fec:	492a      	ldr	r1, [pc, #168]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	610b      	str	r3, [r1, #16]
 8005ff2:	e027      	b.n	8006044 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d112      	bne.n	8006020 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ffa:	4b27      	ldr	r3, [pc, #156]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006002:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	6892      	ldr	r2, [r2, #8]
 800600a:	0211      	lsls	r1, r2, #8
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6912      	ldr	r2, [r2, #16]
 8006010:	0852      	lsrs	r2, r2, #1
 8006012:	3a01      	subs	r2, #1
 8006014:	0552      	lsls	r2, r2, #21
 8006016:	430a      	orrs	r2, r1
 8006018:	491f      	ldr	r1, [pc, #124]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 800601a:	4313      	orrs	r3, r2
 800601c:	610b      	str	r3, [r1, #16]
 800601e:	e011      	b.n	8006044 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006020:	4b1d      	ldr	r3, [pc, #116]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006028:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6892      	ldr	r2, [r2, #8]
 8006030:	0211      	lsls	r1, r2, #8
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	6952      	ldr	r2, [r2, #20]
 8006036:	0852      	lsrs	r2, r2, #1
 8006038:	3a01      	subs	r2, #1
 800603a:	0652      	lsls	r2, r2, #25
 800603c:	430a      	orrs	r2, r1
 800603e:	4916      	ldr	r1, [pc, #88]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006040:	4313      	orrs	r3, r2
 8006042:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006044:	4b14      	ldr	r3, [pc, #80]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a13      	ldr	r2, [pc, #76]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 800604a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800604e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006050:	f7fe fa92 	bl	8004578 <HAL_GetTick>
 8006054:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006056:	e009      	b.n	800606c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006058:	f7fe fa8e 	bl	8004578 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d902      	bls.n	800606c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	73fb      	strb	r3, [r7, #15]
          break;
 800606a:	e005      	b.n	8006078 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800606c:	4b0a      	ldr	r3, [pc, #40]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0ef      	beq.n	8006058 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006078:	7bfb      	ldrb	r3, [r7, #15]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800607e:	4b06      	ldr	r3, [pc, #24]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006080:	691a      	ldr	r2, [r3, #16]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	4904      	ldr	r1, [pc, #16]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006088:	4313      	orrs	r3, r2
 800608a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800608c:	7bfb      	ldrb	r3, [r7, #15]
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	40021000 	.word	0x40021000

0800609c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060a6:	2300      	movs	r3, #0
 80060a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80060aa:	4b6a      	ldr	r3, [pc, #424]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d018      	beq.n	80060e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80060b6:	4b67      	ldr	r3, [pc, #412]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f003 0203 	and.w	r2, r3, #3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d10d      	bne.n	80060e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
       ||
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d009      	beq.n	80060e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80060ce:	4b61      	ldr	r3, [pc, #388]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	091b      	lsrs	r3, r3, #4
 80060d4:	f003 0307 	and.w	r3, r3, #7
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
       ||
 80060de:	429a      	cmp	r2, r3
 80060e0:	d047      	beq.n	8006172 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	73fb      	strb	r3, [r7, #15]
 80060e6:	e044      	b.n	8006172 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d018      	beq.n	8006122 <RCCEx_PLLSAI2_Config+0x86>
 80060f0:	2b03      	cmp	r3, #3
 80060f2:	d825      	bhi.n	8006140 <RCCEx_PLLSAI2_Config+0xa4>
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d002      	beq.n	80060fe <RCCEx_PLLSAI2_Config+0x62>
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d009      	beq.n	8006110 <RCCEx_PLLSAI2_Config+0x74>
 80060fc:	e020      	b.n	8006140 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060fe:	4b55      	ldr	r3, [pc, #340]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d11d      	bne.n	8006146 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800610e:	e01a      	b.n	8006146 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006110:	4b50      	ldr	r3, [pc, #320]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006118:	2b00      	cmp	r3, #0
 800611a:	d116      	bne.n	800614a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006120:	e013      	b.n	800614a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006122:	4b4c      	ldr	r3, [pc, #304]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d10f      	bne.n	800614e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800612e:	4b49      	ldr	r3, [pc, #292]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d109      	bne.n	800614e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800613e:	e006      	b.n	800614e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	73fb      	strb	r3, [r7, #15]
      break;
 8006144:	e004      	b.n	8006150 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006146:	bf00      	nop
 8006148:	e002      	b.n	8006150 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800614a:	bf00      	nop
 800614c:	e000      	b.n	8006150 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800614e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006150:	7bfb      	ldrb	r3, [r7, #15]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10d      	bne.n	8006172 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006156:	4b3f      	ldr	r3, [pc, #252]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6819      	ldr	r1, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	3b01      	subs	r3, #1
 8006168:	011b      	lsls	r3, r3, #4
 800616a:	430b      	orrs	r3, r1
 800616c:	4939      	ldr	r1, [pc, #228]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800616e:	4313      	orrs	r3, r2
 8006170:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006172:	7bfb      	ldrb	r3, [r7, #15]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d167      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006178:	4b36      	ldr	r3, [pc, #216]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a35      	ldr	r2, [pc, #212]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800617e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006182:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006184:	f7fe f9f8 	bl	8004578 <HAL_GetTick>
 8006188:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800618a:	e009      	b.n	80061a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800618c:	f7fe f9f4 	bl	8004578 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	2b02      	cmp	r3, #2
 8006198:	d902      	bls.n	80061a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	73fb      	strb	r3, [r7, #15]
        break;
 800619e:	e005      	b.n	80061ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80061a0:	4b2c      	ldr	r3, [pc, #176]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1ef      	bne.n	800618c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d14a      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d111      	bne.n	80061dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061b8:	4b26      	ldr	r3, [pc, #152]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80061c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6892      	ldr	r2, [r2, #8]
 80061c8:	0211      	lsls	r1, r2, #8
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	68d2      	ldr	r2, [r2, #12]
 80061ce:	0912      	lsrs	r2, r2, #4
 80061d0:	0452      	lsls	r2, r2, #17
 80061d2:	430a      	orrs	r2, r1
 80061d4:	491f      	ldr	r1, [pc, #124]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	614b      	str	r3, [r1, #20]
 80061da:	e011      	b.n	8006200 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061dc:	4b1d      	ldr	r3, [pc, #116]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80061e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6892      	ldr	r2, [r2, #8]
 80061ec:	0211      	lsls	r1, r2, #8
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6912      	ldr	r2, [r2, #16]
 80061f2:	0852      	lsrs	r2, r2, #1
 80061f4:	3a01      	subs	r2, #1
 80061f6:	0652      	lsls	r2, r2, #25
 80061f8:	430a      	orrs	r2, r1
 80061fa:	4916      	ldr	r1, [pc, #88]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006200:	4b14      	ldr	r3, [pc, #80]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a13      	ldr	r2, [pc, #76]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800620a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800620c:	f7fe f9b4 	bl	8004578 <HAL_GetTick>
 8006210:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006212:	e009      	b.n	8006228 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006214:	f7fe f9b0 	bl	8004578 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d902      	bls.n	8006228 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	73fb      	strb	r3, [r7, #15]
          break;
 8006226:	e005      	b.n	8006234 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006228:	4b0a      	ldr	r3, [pc, #40]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d0ef      	beq.n	8006214 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800623a:	4b06      	ldr	r3, [pc, #24]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800623c:	695a      	ldr	r2, [r3, #20]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	4904      	ldr	r1, [pc, #16]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006244:	4313      	orrs	r3, r2
 8006246:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006248:	7bfb      	ldrb	r3, [r7, #15]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	40021000 	.word	0x40021000

08006258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e095      	b.n	8006396 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626e:	2b00      	cmp	r3, #0
 8006270:	d108      	bne.n	8006284 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800627a:	d009      	beq.n	8006290 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	61da      	str	r2, [r3, #28]
 8006282:	e005      	b.n	8006290 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d106      	bne.n	80062b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f7fb f8d8 	bl	8001460 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2202      	movs	r2, #2
 80062b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062d0:	d902      	bls.n	80062d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	e002      	b.n	80062de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80062d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80062e6:	d007      	beq.n	80062f8 <HAL_SPI_Init+0xa0>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062f0:	d002      	beq.n	80062f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	431a      	orrs	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006330:	431a      	orrs	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800633a:	ea42 0103 	orr.w	r1, r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006342:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	430a      	orrs	r2, r1
 800634c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	0c1b      	lsrs	r3, r3, #16
 8006354:	f003 0204 	and.w	r2, r3, #4
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635c:	f003 0310 	and.w	r3, r3, #16
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006374:	ea42 0103 	orr.w	r1, r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	430a      	orrs	r2, r1
 8006384:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b088      	sub	sp, #32
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	60f8      	str	r0, [r7, #12]
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	603b      	str	r3, [r7, #0]
 80063aa:	4613      	mov	r3, r2
 80063ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_SPI_Transmit+0x22>
 80063bc:	2302      	movs	r3, #2
 80063be:	e158      	b.n	8006672 <HAL_SPI_Transmit+0x2d4>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063c8:	f7fe f8d6 	bl	8004578 <HAL_GetTick>
 80063cc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80063ce:	88fb      	ldrh	r3, [r7, #6]
 80063d0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d002      	beq.n	80063e4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80063de:	2302      	movs	r3, #2
 80063e0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063e2:	e13d      	b.n	8006660 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <HAL_SPI_Transmit+0x52>
 80063ea:	88fb      	ldrh	r3, [r7, #6]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063f4:	e134      	b.n	8006660 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2203      	movs	r2, #3
 80063fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	88fa      	ldrh	r2, [r7, #6]
 800640e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	88fa      	ldrh	r2, [r7, #6]
 8006414:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2200      	movs	r2, #0
 800641a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006440:	d10f      	bne.n	8006462 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006450:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006460:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800646c:	2b40      	cmp	r3, #64	; 0x40
 800646e:	d007      	beq.n	8006480 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800647e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006488:	d94b      	bls.n	8006522 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d002      	beq.n	8006498 <HAL_SPI_Transmit+0xfa>
 8006492:	8afb      	ldrh	r3, [r7, #22]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d13e      	bne.n	8006516 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649c:	881a      	ldrh	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a8:	1c9a      	adds	r2, r3, #2
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064bc:	e02b      	b.n	8006516 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 0302 	and.w	r3, r3, #2
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d112      	bne.n	80064f2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d0:	881a      	ldrh	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064dc:	1c9a      	adds	r2, r3, #2
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	3b01      	subs	r3, #1
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064f0:	e011      	b.n	8006516 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064f2:	f7fe f841 	bl	8004578 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d803      	bhi.n	800650a <HAL_SPI_Transmit+0x16c>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006508:	d102      	bne.n	8006510 <HAL_SPI_Transmit+0x172>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d102      	bne.n	8006516 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006514:	e0a4      	b.n	8006660 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1ce      	bne.n	80064be <HAL_SPI_Transmit+0x120>
 8006520:	e07c      	b.n	800661c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d002      	beq.n	8006530 <HAL_SPI_Transmit+0x192>
 800652a:	8afb      	ldrh	r3, [r7, #22]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d170      	bne.n	8006612 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006534:	b29b      	uxth	r3, r3
 8006536:	2b01      	cmp	r3, #1
 8006538:	d912      	bls.n	8006560 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800653e:	881a      	ldrh	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654a:	1c9a      	adds	r2, r3, #2
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006554:	b29b      	uxth	r3, r3
 8006556:	3b02      	subs	r3, #2
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800655e:	e058      	b.n	8006612 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	330c      	adds	r3, #12
 800656a:	7812      	ldrb	r2, [r2, #0]
 800656c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006572:	1c5a      	adds	r2, r3, #1
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800657c:	b29b      	uxth	r3, r3
 800657e:	3b01      	subs	r3, #1
 8006580:	b29a      	uxth	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006586:	e044      	b.n	8006612 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b02      	cmp	r3, #2
 8006594:	d12b      	bne.n	80065ee <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800659a:	b29b      	uxth	r3, r3
 800659c:	2b01      	cmp	r3, #1
 800659e:	d912      	bls.n	80065c6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a4:	881a      	ldrh	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b0:	1c9a      	adds	r2, r3, #2
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3b02      	subs	r3, #2
 80065be:	b29a      	uxth	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065c4:	e025      	b.n	8006612 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	330c      	adds	r3, #12
 80065d0:	7812      	ldrb	r2, [r2, #0]
 80065d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d8:	1c5a      	adds	r2, r3, #1
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	3b01      	subs	r3, #1
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065ec:	e011      	b.n	8006612 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065ee:	f7fd ffc3 	bl	8004578 <HAL_GetTick>
 80065f2:	4602      	mov	r2, r0
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	1ad3      	subs	r3, r2, r3
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d803      	bhi.n	8006606 <HAL_SPI_Transmit+0x268>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006604:	d102      	bne.n	800660c <HAL_SPI_Transmit+0x26e>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d102      	bne.n	8006612 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006610:	e026      	b.n	8006660 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006616:	b29b      	uxth	r3, r3
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1b5      	bne.n	8006588 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800661c:	69ba      	ldr	r2, [r7, #24]
 800661e:	6839      	ldr	r1, [r7, #0]
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 fce3 	bl	8006fec <SPI_EndRxTxTransaction>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d002      	beq.n	8006632 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2220      	movs	r2, #32
 8006630:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10a      	bne.n	8006650 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800663a:	2300      	movs	r3, #0
 800663c:	613b      	str	r3, [r7, #16]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	613b      	str	r3, [r7, #16]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	613b      	str	r3, [r7, #16]
 800664e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006654:	2b00      	cmp	r3, #0
 8006656:	d002      	beq.n	800665e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	77fb      	strb	r3, [r7, #31]
 800665c:	e000      	b.n	8006660 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800665e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006670:	7ffb      	ldrb	r3, [r7, #31]
}
 8006672:	4618      	mov	r0, r3
 8006674:	3720      	adds	r7, #32
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b088      	sub	sp, #32
 800667e:	af02      	add	r7, sp, #8
 8006680:	60f8      	str	r0, [r7, #12]
 8006682:	60b9      	str	r1, [r7, #8]
 8006684:	603b      	str	r3, [r7, #0]
 8006686:	4613      	mov	r3, r2
 8006688:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800668a:	2300      	movs	r3, #0
 800668c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006696:	d112      	bne.n	80066be <HAL_SPI_Receive+0x44>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10e      	bne.n	80066be <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2204      	movs	r2, #4
 80066a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80066a8:	88fa      	ldrh	r2, [r7, #6]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	4613      	mov	r3, r2
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	68b9      	ldr	r1, [r7, #8]
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 f910 	bl	80068da <HAL_SPI_TransmitReceive>
 80066ba:	4603      	mov	r3, r0
 80066bc:	e109      	b.n	80068d2 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d101      	bne.n	80066cc <HAL_SPI_Receive+0x52>
 80066c8:	2302      	movs	r3, #2
 80066ca:	e102      	b.n	80068d2 <HAL_SPI_Receive+0x258>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066d4:	f7fd ff50 	bl	8004578 <HAL_GetTick>
 80066d8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d002      	beq.n	80066ec <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80066e6:	2302      	movs	r3, #2
 80066e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80066ea:	e0e9      	b.n	80068c0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_SPI_Receive+0x7e>
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d102      	bne.n	80066fe <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80066fc:	e0e0      	b.n	80068c0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2204      	movs	r2, #4
 8006702:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	88fa      	ldrh	r2, [r7, #6]
 8006716:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	88fa      	ldrh	r2, [r7, #6]
 800671e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2200      	movs	r2, #0
 800672c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006748:	d908      	bls.n	800675c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006758:	605a      	str	r2, [r3, #4]
 800675a:	e007      	b.n	800676c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800676a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006774:	d10f      	bne.n	8006796 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006784:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006794:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a0:	2b40      	cmp	r3, #64	; 0x40
 80067a2:	d007      	beq.n	80067b4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80067bc:	d867      	bhi.n	800688e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80067be:	e030      	b.n	8006822 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d117      	bne.n	80067fe <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f103 020c 	add.w	r2, r3, #12
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067da:	7812      	ldrb	r2, [r2, #0]
 80067dc:	b2d2      	uxtb	r2, r2
 80067de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e4:	1c5a      	adds	r2, r3, #1
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	3b01      	subs	r3, #1
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80067fc:	e011      	b.n	8006822 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067fe:	f7fd febb 	bl	8004578 <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	429a      	cmp	r2, r3
 800680c:	d803      	bhi.n	8006816 <HAL_SPI_Receive+0x19c>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006814:	d102      	bne.n	800681c <HAL_SPI_Receive+0x1a2>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d102      	bne.n	8006822 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006820:	e04e      	b.n	80068c0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006828:	b29b      	uxth	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1c8      	bne.n	80067c0 <HAL_SPI_Receive+0x146>
 800682e:	e034      	b.n	800689a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b01      	cmp	r3, #1
 800683c:	d115      	bne.n	800686a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68da      	ldr	r2, [r3, #12]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006848:	b292      	uxth	r2, r2
 800684a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006850:	1c9a      	adds	r2, r3, #2
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800685c:	b29b      	uxth	r3, r3
 800685e:	3b01      	subs	r3, #1
 8006860:	b29a      	uxth	r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006868:	e011      	b.n	800688e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800686a:	f7fd fe85 	bl	8004578 <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	683a      	ldr	r2, [r7, #0]
 8006876:	429a      	cmp	r2, r3
 8006878:	d803      	bhi.n	8006882 <HAL_SPI_Receive+0x208>
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006880:	d102      	bne.n	8006888 <HAL_SPI_Receive+0x20e>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d102      	bne.n	800688e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800688c:	e018      	b.n	80068c0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006894:	b29b      	uxth	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1ca      	bne.n	8006830 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	6839      	ldr	r1, [r7, #0]
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fb4c 	bl	8006f3c <SPI_EndRxTransaction>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2220      	movs	r2, #32
 80068ae:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d002      	beq.n	80068be <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	75fb      	strb	r3, [r7, #23]
 80068bc:	e000      	b.n	80068c0 <HAL_SPI_Receive+0x246>
  }

error :
 80068be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80068d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3718      	adds	r7, #24
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80068da:	b580      	push	{r7, lr}
 80068dc:	b08a      	sub	sp, #40	; 0x28
 80068de:	af00      	add	r7, sp, #0
 80068e0:	60f8      	str	r0, [r7, #12]
 80068e2:	60b9      	str	r1, [r7, #8]
 80068e4:	607a      	str	r2, [r7, #4]
 80068e6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068e8:	2301      	movs	r3, #1
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80068ec:	2300      	movs	r3, #0
 80068ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_SPI_TransmitReceive+0x26>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e1fb      	b.n	8006cf8 <HAL_SPI_TransmitReceive+0x41e>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006908:	f7fd fe36 	bl	8004578 <HAL_GetTick>
 800690c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006914:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800691c:	887b      	ldrh	r3, [r7, #2]
 800691e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006920:	887b      	ldrh	r3, [r7, #2]
 8006922:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006924:	7efb      	ldrb	r3, [r7, #27]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d00e      	beq.n	8006948 <HAL_SPI_TransmitReceive+0x6e>
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006930:	d106      	bne.n	8006940 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d102      	bne.n	8006940 <HAL_SPI_TransmitReceive+0x66>
 800693a:	7efb      	ldrb	r3, [r7, #27]
 800693c:	2b04      	cmp	r3, #4
 800693e:	d003      	beq.n	8006948 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006940:	2302      	movs	r3, #2
 8006942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006946:	e1cd      	b.n	8006ce4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d005      	beq.n	800695a <HAL_SPI_TransmitReceive+0x80>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <HAL_SPI_TransmitReceive+0x80>
 8006954:	887b      	ldrh	r3, [r7, #2]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d103      	bne.n	8006962 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006960:	e1c0      	b.n	8006ce4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b04      	cmp	r3, #4
 800696c:	d003      	beq.n	8006976 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2205      	movs	r2, #5
 8006972:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	887a      	ldrh	r2, [r7, #2]
 8006986:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	887a      	ldrh	r2, [r7, #2]
 800698e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	68ba      	ldr	r2, [r7, #8]
 8006996:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	887a      	ldrh	r2, [r7, #2]
 800699c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	887a      	ldrh	r2, [r7, #2]
 80069a2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80069b8:	d802      	bhi.n	80069c0 <HAL_SPI_TransmitReceive+0xe6>
 80069ba:	8a3b      	ldrh	r3, [r7, #16]
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d908      	bls.n	80069d2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069ce:	605a      	str	r2, [r3, #4]
 80069d0:	e007      	b.n	80069e2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069e0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ec:	2b40      	cmp	r3, #64	; 0x40
 80069ee:	d007      	beq.n	8006a00 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a08:	d97c      	bls.n	8006b04 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d002      	beq.n	8006a18 <HAL_SPI_TransmitReceive+0x13e>
 8006a12:	8a7b      	ldrh	r3, [r7, #18]
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d169      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a1c:	881a      	ldrh	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a28:	1c9a      	adds	r2, r3, #2
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a3c:	e056      	b.n	8006aec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b02      	cmp	r3, #2
 8006a4a:	d11b      	bne.n	8006a84 <HAL_SPI_TransmitReceive+0x1aa>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d016      	beq.n	8006a84 <HAL_SPI_TransmitReceive+0x1aa>
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d113      	bne.n	8006a84 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a60:	881a      	ldrh	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6c:	1c9a      	adds	r2, r3, #2
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a80:	2300      	movs	r3, #0
 8006a82:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f003 0301 	and.w	r3, r3, #1
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d11c      	bne.n	8006acc <HAL_SPI_TransmitReceive+0x1f2>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d016      	beq.n	8006acc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68da      	ldr	r2, [r3, #12]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa8:	b292      	uxth	r2, r2
 8006aaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab0:	1c9a      	adds	r2, r3, #2
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006acc:	f7fd fd54 	bl	8004578 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d807      	bhi.n	8006aec <HAL_SPI_TransmitReceive+0x212>
 8006adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ade:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ae2:	d003      	beq.n	8006aec <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006aea:	e0fb      	b.n	8006ce4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1a3      	bne.n	8006a3e <HAL_SPI_TransmitReceive+0x164>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d19d      	bne.n	8006a3e <HAL_SPI_TransmitReceive+0x164>
 8006b02:	e0df      	b.n	8006cc4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d003      	beq.n	8006b14 <HAL_SPI_TransmitReceive+0x23a>
 8006b0c:	8a7b      	ldrh	r3, [r7, #18]
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	f040 80cb 	bne.w	8006caa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d912      	bls.n	8006b44 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b22:	881a      	ldrh	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2e:	1c9a      	adds	r2, r3, #2
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	3b02      	subs	r3, #2
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b42:	e0b2      	b.n	8006caa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	330c      	adds	r3, #12
 8006b4e:	7812      	ldrb	r2, [r2, #0]
 8006b50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	3b01      	subs	r3, #1
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b6a:	e09e      	b.n	8006caa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d134      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x30a>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d02f      	beq.n	8006be4 <HAL_SPI_TransmitReceive+0x30a>
 8006b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d12c      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d912      	bls.n	8006bba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b98:	881a      	ldrh	r2, [r3, #0]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba4:	1c9a      	adds	r2, r3, #2
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	3b02      	subs	r3, #2
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bb8:	e012      	b.n	8006be0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	330c      	adds	r3, #12
 8006bc4:	7812      	ldrb	r2, [r2, #0]
 8006bc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bcc:	1c5a      	adds	r2, r3, #1
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d148      	bne.n	8006c84 <HAL_SPI_TransmitReceive+0x3aa>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d042      	beq.n	8006c84 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d923      	bls.n	8006c52 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68da      	ldr	r2, [r3, #12]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c14:	b292      	uxth	r2, r2
 8006c16:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1c:	1c9a      	adds	r2, r3, #2
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b02      	subs	r3, #2
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d81f      	bhi.n	8006c80 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685a      	ldr	r2, [r3, #4]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c4e:	605a      	str	r2, [r3, #4]
 8006c50:	e016      	b.n	8006c80 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f103 020c 	add.w	r2, r3, #12
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5e:	7812      	ldrb	r2, [r2, #0]
 8006c60:	b2d2      	uxtb	r2, r2
 8006c62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c68:	1c5a      	adds	r2, r3, #1
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	3b01      	subs	r3, #1
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c80:	2301      	movs	r3, #1
 8006c82:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c84:	f7fd fc78 	bl	8004578 <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	69fb      	ldr	r3, [r7, #28]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d803      	bhi.n	8006c9c <HAL_SPI_TransmitReceive+0x3c2>
 8006c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c9a:	d102      	bne.n	8006ca2 <HAL_SPI_TransmitReceive+0x3c8>
 8006c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d103      	bne.n	8006caa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006ca8:	e01c      	b.n	8006ce4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f47f af5b 	bne.w	8006b6c <HAL_SPI_TransmitReceive+0x292>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f47f af54 	bne.w	8006b6c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cc4:	69fa      	ldr	r2, [r7, #28]
 8006cc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f000 f98f 	bl	8006fec <SPI_EndRxTxTransaction>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d006      	beq.n	8006ce2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2220      	movs	r2, #32
 8006cde:	661a      	str	r2, [r3, #96]	; 0x60
 8006ce0:	e000      	b.n	8006ce4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006ce2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3728      	adds	r7, #40	; 0x28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b088      	sub	sp, #32
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d10:	f7fd fc32 	bl	8004578 <HAL_GetTick>
 8006d14:	4602      	mov	r2, r0
 8006d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d18:	1a9b      	subs	r3, r3, r2
 8006d1a:	683a      	ldr	r2, [r7, #0]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d20:	f7fd fc2a 	bl	8004578 <HAL_GetTick>
 8006d24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d26:	4b39      	ldr	r3, [pc, #228]	; (8006e0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	015b      	lsls	r3, r3, #5
 8006d2c:	0d1b      	lsrs	r3, r3, #20
 8006d2e:	69fa      	ldr	r2, [r7, #28]
 8006d30:	fb02 f303 	mul.w	r3, r2, r3
 8006d34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d36:	e054      	b.n	8006de2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d3e:	d050      	beq.n	8006de2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d40:	f7fd fc1a 	bl	8004578 <HAL_GetTick>
 8006d44:	4602      	mov	r2, r0
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d902      	bls.n	8006d56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d13d      	bne.n	8006dd2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d6e:	d111      	bne.n	8006d94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d78:	d004      	beq.n	8006d84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d82:	d107      	bne.n	8006d94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d9c:	d10f      	bne.n	8006dbe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dac:	601a      	str	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dbc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e017      	b.n	8006e02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d101      	bne.n	8006ddc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	689a      	ldr	r2, [r3, #8]
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	4013      	ands	r3, r2
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	bf0c      	ite	eq
 8006df2:	2301      	moveq	r3, #1
 8006df4:	2300      	movne	r3, #0
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	461a      	mov	r2, r3
 8006dfa:	79fb      	ldrb	r3, [r7, #7]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d19b      	bne.n	8006d38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3720      	adds	r7, #32
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	20000000 	.word	0x20000000

08006e10 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08a      	sub	sp, #40	; 0x28
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
 8006e1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006e22:	f7fd fba9 	bl	8004578 <HAL_GetTick>
 8006e26:	4602      	mov	r2, r0
 8006e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2a:	1a9b      	subs	r3, r3, r2
 8006e2c:	683a      	ldr	r2, [r7, #0]
 8006e2e:	4413      	add	r3, r2
 8006e30:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006e32:	f7fd fba1 	bl	8004578 <HAL_GetTick>
 8006e36:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	330c      	adds	r3, #12
 8006e3e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006e40:	4b3d      	ldr	r3, [pc, #244]	; (8006f38 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	4613      	mov	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	00da      	lsls	r2, r3, #3
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	0d1b      	lsrs	r3, r3, #20
 8006e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e52:	fb02 f303 	mul.w	r3, r2, r3
 8006e56:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e58:	e060      	b.n	8006f1c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006e60:	d107      	bne.n	8006e72 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d104      	bne.n	8006e72 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006e70:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e78:	d050      	beq.n	8006f1c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e7a:	f7fd fb7d 	bl	8004578 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d902      	bls.n	8006e90 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d13d      	bne.n	8006f0c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	685a      	ldr	r2, [r3, #4]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006e9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ea8:	d111      	bne.n	8006ece <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eb2:	d004      	beq.n	8006ebe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ebc:	d107      	bne.n	8006ece <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ecc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ed6:	d10f      	bne.n	8006ef8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ee6:	601a      	str	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ef6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e010      	b.n	8006f2e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006f12:	2300      	movs	r3, #0
 8006f14:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689a      	ldr	r2, [r3, #8]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	4013      	ands	r3, r2
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d196      	bne.n	8006e5a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3728      	adds	r7, #40	; 0x28
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	20000000 	.word	0x20000000

08006f3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b086      	sub	sp, #24
 8006f40:	af02      	add	r7, sp, #8
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f50:	d111      	bne.n	8006f76 <SPI_EndRxTransaction+0x3a>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f5a:	d004      	beq.n	8006f66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f64:	d107      	bne.n	8006f76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f74:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	9300      	str	r3, [sp, #0]
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	2180      	movs	r1, #128	; 0x80
 8006f80:	68f8      	ldr	r0, [r7, #12]
 8006f82:	f7ff febd 	bl	8006d00 <SPI_WaitFlagStateUntilTimeout>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d007      	beq.n	8006f9c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f90:	f043 0220 	orr.w	r2, r3, #32
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f98:	2303      	movs	r3, #3
 8006f9a:	e023      	b.n	8006fe4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fa4:	d11d      	bne.n	8006fe2 <SPI_EndRxTransaction+0xa6>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fae:	d004      	beq.n	8006fba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fb8:	d113      	bne.n	8006fe2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f7ff ff22 	bl	8006e10 <SPI_WaitFifoStateUntilTimeout>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d007      	beq.n	8006fe2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd6:	f043 0220 	orr.w	r2, r3, #32
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e000      	b.n	8006fe4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b086      	sub	sp, #24
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	9300      	str	r3, [sp, #0]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f7ff ff03 	bl	8006e10 <SPI_WaitFifoStateUntilTimeout>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d007      	beq.n	8007020 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007014:	f043 0220 	orr.w	r2, r3, #32
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800701c:	2303      	movs	r3, #3
 800701e:	e027      	b.n	8007070 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2200      	movs	r2, #0
 8007028:	2180      	movs	r1, #128	; 0x80
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f7ff fe68 	bl	8006d00 <SPI_WaitFlagStateUntilTimeout>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d007      	beq.n	8007046 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800703a:	f043 0220 	orr.w	r2, r3, #32
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e014      	b.n	8007070 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2200      	movs	r2, #0
 800704e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f7ff fedc 	bl	8006e10 <SPI_WaitFifoStateUntilTimeout>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d007      	beq.n	800706e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007062:	f043 0220 	orr.w	r2, r3, #32
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e000      	b.n	8007070 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3710      	adds	r7, #16
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e049      	b.n	800711e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007090:	b2db      	uxtb	r3, r3
 8007092:	2b00      	cmp	r3, #0
 8007094:	d106      	bne.n	80070a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f841 	bl	8007126 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2202      	movs	r2, #2
 80070a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	3304      	adds	r3, #4
 80070b4:	4619      	mov	r1, r3
 80070b6:	4610      	mov	r0, r2
 80070b8:	f000 f9f8 	bl	80074ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007126:	b480      	push	{r7}
 8007128:	b083      	sub	sp, #12
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800712e:	bf00      	nop
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
	...

0800713c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800714a:	b2db      	uxtb	r3, r3
 800714c:	2b01      	cmp	r3, #1
 800714e:	d001      	beq.n	8007154 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e04f      	b.n	80071f4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68da      	ldr	r2, [r3, #12]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f042 0201 	orr.w	r2, r2, #1
 800716a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a23      	ldr	r2, [pc, #140]	; (8007200 <HAL_TIM_Base_Start_IT+0xc4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d01d      	beq.n	80071b2 <HAL_TIM_Base_Start_IT+0x76>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717e:	d018      	beq.n	80071b2 <HAL_TIM_Base_Start_IT+0x76>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a1f      	ldr	r2, [pc, #124]	; (8007204 <HAL_TIM_Base_Start_IT+0xc8>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d013      	beq.n	80071b2 <HAL_TIM_Base_Start_IT+0x76>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a1e      	ldr	r2, [pc, #120]	; (8007208 <HAL_TIM_Base_Start_IT+0xcc>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d00e      	beq.n	80071b2 <HAL_TIM_Base_Start_IT+0x76>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a1c      	ldr	r2, [pc, #112]	; (800720c <HAL_TIM_Base_Start_IT+0xd0>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d009      	beq.n	80071b2 <HAL_TIM_Base_Start_IT+0x76>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a1b      	ldr	r2, [pc, #108]	; (8007210 <HAL_TIM_Base_Start_IT+0xd4>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d004      	beq.n	80071b2 <HAL_TIM_Base_Start_IT+0x76>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a19      	ldr	r2, [pc, #100]	; (8007214 <HAL_TIM_Base_Start_IT+0xd8>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d115      	bne.n	80071de <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	689a      	ldr	r2, [r3, #8]
 80071b8:	4b17      	ldr	r3, [pc, #92]	; (8007218 <HAL_TIM_Base_Start_IT+0xdc>)
 80071ba:	4013      	ands	r3, r2
 80071bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2b06      	cmp	r3, #6
 80071c2:	d015      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0xb4>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071ca:	d011      	beq.n	80071f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f042 0201 	orr.w	r2, r2, #1
 80071da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071dc:	e008      	b.n	80071f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0201 	orr.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	e000      	b.n	80071f2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3714      	adds	r7, #20
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr
 8007200:	40012c00 	.word	0x40012c00
 8007204:	40000400 	.word	0x40000400
 8007208:	40000800 	.word	0x40000800
 800720c:	40000c00 	.word	0x40000c00
 8007210:	40013400 	.word	0x40013400
 8007214:	40014000 	.word	0x40014000
 8007218:	00010007 	.word	0x00010007

0800721c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b02      	cmp	r3, #2
 8007230:	d122      	bne.n	8007278 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b02      	cmp	r3, #2
 800723e:	d11b      	bne.n	8007278 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f06f 0202 	mvn.w	r2, #2
 8007248:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2201      	movs	r2, #1
 800724e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	f003 0303 	and.w	r3, r3, #3
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f905 	bl	800746e <HAL_TIM_IC_CaptureCallback>
 8007264:	e005      	b.n	8007272 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f8f7 	bl	800745a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f908 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0304 	and.w	r3, r3, #4
 8007282:	2b04      	cmp	r3, #4
 8007284:	d122      	bne.n	80072cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b04      	cmp	r3, #4
 8007292:	d11b      	bne.n	80072cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0204 	mvn.w	r2, #4
 800729c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2202      	movs	r2, #2
 80072a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f8db 	bl	800746e <HAL_TIM_IC_CaptureCallback>
 80072b8:	e005      	b.n	80072c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f8cd 	bl	800745a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f8de 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f003 0308 	and.w	r3, r3, #8
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d122      	bne.n	8007320 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f003 0308 	and.w	r3, r3, #8
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d11b      	bne.n	8007320 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f06f 0208 	mvn.w	r2, #8
 80072f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2204      	movs	r2, #4
 80072f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	69db      	ldr	r3, [r3, #28]
 80072fe:	f003 0303 	and.w	r3, r3, #3
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f8b1 	bl	800746e <HAL_TIM_IC_CaptureCallback>
 800730c:	e005      	b.n	800731a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f8a3 	bl	800745a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f8b4 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	f003 0310 	and.w	r3, r3, #16
 800732a:	2b10      	cmp	r3, #16
 800732c:	d122      	bne.n	8007374 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f003 0310 	and.w	r3, r3, #16
 8007338:	2b10      	cmp	r3, #16
 800733a:	d11b      	bne.n	8007374 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f06f 0210 	mvn.w	r2, #16
 8007344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2208      	movs	r2, #8
 800734a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f887 	bl	800746e <HAL_TIM_IC_CaptureCallback>
 8007360:	e005      	b.n	800736e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f879 	bl	800745a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f88a 	bl	8007482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b01      	cmp	r3, #1
 8007380:	d10e      	bne.n	80073a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b01      	cmp	r3, #1
 800738e:	d107      	bne.n	80073a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f06f 0201 	mvn.w	r2, #1
 8007398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f7fa f80a 	bl	80013b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073aa:	2b80      	cmp	r3, #128	; 0x80
 80073ac:	d10e      	bne.n	80073cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b8:	2b80      	cmp	r3, #128	; 0x80
 80073ba:	d107      	bne.n	80073cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80073c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f914 	bl	80075f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073da:	d10e      	bne.n	80073fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e6:	2b80      	cmp	r3, #128	; 0x80
 80073e8:	d107      	bne.n	80073fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80073f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f907 	bl	8007608 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007404:	2b40      	cmp	r3, #64	; 0x40
 8007406:	d10e      	bne.n	8007426 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007412:	2b40      	cmp	r3, #64	; 0x40
 8007414:	d107      	bne.n	8007426 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800741e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 f838 	bl	8007496 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	f003 0320 	and.w	r3, r3, #32
 8007430:	2b20      	cmp	r3, #32
 8007432:	d10e      	bne.n	8007452 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	f003 0320 	and.w	r3, r3, #32
 800743e:	2b20      	cmp	r3, #32
 8007440:	d107      	bne.n	8007452 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f06f 0220 	mvn.w	r2, #32
 800744a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f8c7 	bl	80075e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007452:	bf00      	nop
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800745a:	b480      	push	{r7}
 800745c:	b083      	sub	sp, #12
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007462:	bf00      	nop
 8007464:	370c      	adds	r7, #12
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800746e:	b480      	push	{r7}
 8007470:	b083      	sub	sp, #12
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr

08007482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007482:	b480      	push	{r7}
 8007484:	b083      	sub	sp, #12
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800748a:	bf00      	nop
 800748c:	370c      	adds	r7, #12
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007496:	b480      	push	{r7}
 8007498:	b083      	sub	sp, #12
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800749e:	bf00      	nop
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
	...

080074ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a40      	ldr	r2, [pc, #256]	; (80075c0 <TIM_Base_SetConfig+0x114>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d013      	beq.n	80074ec <TIM_Base_SetConfig+0x40>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074ca:	d00f      	beq.n	80074ec <TIM_Base_SetConfig+0x40>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a3d      	ldr	r2, [pc, #244]	; (80075c4 <TIM_Base_SetConfig+0x118>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d00b      	beq.n	80074ec <TIM_Base_SetConfig+0x40>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a3c      	ldr	r2, [pc, #240]	; (80075c8 <TIM_Base_SetConfig+0x11c>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d007      	beq.n	80074ec <TIM_Base_SetConfig+0x40>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a3b      	ldr	r2, [pc, #236]	; (80075cc <TIM_Base_SetConfig+0x120>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d003      	beq.n	80074ec <TIM_Base_SetConfig+0x40>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a3a      	ldr	r2, [pc, #232]	; (80075d0 <TIM_Base_SetConfig+0x124>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d108      	bne.n	80074fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a2f      	ldr	r2, [pc, #188]	; (80075c0 <TIM_Base_SetConfig+0x114>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d01f      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800750c:	d01b      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a2c      	ldr	r2, [pc, #176]	; (80075c4 <TIM_Base_SetConfig+0x118>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d017      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a2b      	ldr	r2, [pc, #172]	; (80075c8 <TIM_Base_SetConfig+0x11c>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d013      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a2a      	ldr	r2, [pc, #168]	; (80075cc <TIM_Base_SetConfig+0x120>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d00f      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a29      	ldr	r2, [pc, #164]	; (80075d0 <TIM_Base_SetConfig+0x124>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00b      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a28      	ldr	r2, [pc, #160]	; (80075d4 <TIM_Base_SetConfig+0x128>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d007      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a27      	ldr	r2, [pc, #156]	; (80075d8 <TIM_Base_SetConfig+0x12c>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d003      	beq.n	8007546 <TIM_Base_SetConfig+0x9a>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a26      	ldr	r2, [pc, #152]	; (80075dc <TIM_Base_SetConfig+0x130>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d108      	bne.n	8007558 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800754c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	4313      	orrs	r3, r2
 8007556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	4313      	orrs	r3, r2
 8007564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	689a      	ldr	r2, [r3, #8]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a10      	ldr	r2, [pc, #64]	; (80075c0 <TIM_Base_SetConfig+0x114>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d00f      	beq.n	80075a4 <TIM_Base_SetConfig+0xf8>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a12      	ldr	r2, [pc, #72]	; (80075d0 <TIM_Base_SetConfig+0x124>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d00b      	beq.n	80075a4 <TIM_Base_SetConfig+0xf8>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a11      	ldr	r2, [pc, #68]	; (80075d4 <TIM_Base_SetConfig+0x128>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d007      	beq.n	80075a4 <TIM_Base_SetConfig+0xf8>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a10      	ldr	r2, [pc, #64]	; (80075d8 <TIM_Base_SetConfig+0x12c>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d003      	beq.n	80075a4 <TIM_Base_SetConfig+0xf8>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a0f      	ldr	r2, [pc, #60]	; (80075dc <TIM_Base_SetConfig+0x130>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d103      	bne.n	80075ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	691a      	ldr	r2, [r3, #16]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	615a      	str	r2, [r3, #20]
}
 80075b2:	bf00      	nop
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	40012c00 	.word	0x40012c00
 80075c4:	40000400 	.word	0x40000400
 80075c8:	40000800 	.word	0x40000800
 80075cc:	40000c00 	.word	0x40000c00
 80075d0:	40013400 	.word	0x40013400
 80075d4:	40014000 	.word	0x40014000
 80075d8:	40014400 	.word	0x40014400
 80075dc:	40014800 	.word	0x40014800

080075e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d101      	bne.n	800762e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	e040      	b.n	80076b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007632:	2b00      	cmp	r3, #0
 8007634:	d106      	bne.n	8007644 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7fa f9f6 	bl	8001a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2224      	movs	r2, #36	; 0x24
 8007648:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f022 0201 	bic.w	r2, r2, #1
 8007658:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f82c 	bl	80076b8 <UART_SetConfig>
 8007660:	4603      	mov	r3, r0
 8007662:	2b01      	cmp	r3, #1
 8007664:	d101      	bne.n	800766a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e022      	b.n	80076b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 fad8 	bl	8007c28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007686:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	689a      	ldr	r2, [r3, #8]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007696:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f042 0201 	orr.w	r2, r2, #1
 80076a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 fb5f 	bl	8007d6c <UART_CheckIdleState>
 80076ae:	4603      	mov	r3, r0
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3708      	adds	r7, #8
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076bc:	b08a      	sub	sp, #40	; 0x28
 80076be:	af00      	add	r7, sp, #0
 80076c0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076c2:	2300      	movs	r3, #0
 80076c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	689a      	ldr	r2, [r3, #8]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	431a      	orrs	r2, r3
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	431a      	orrs	r2, r3
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	4313      	orrs	r3, r2
 80076de:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	4ba4      	ldr	r3, [pc, #656]	; (8007978 <UART_SetConfig+0x2c0>)
 80076e8:	4013      	ands	r3, r2
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	6812      	ldr	r2, [r2, #0]
 80076ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80076f0:	430b      	orrs	r3, r1
 80076f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	68da      	ldr	r2, [r3, #12]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a99      	ldr	r2, [pc, #612]	; (800797c <UART_SetConfig+0x2c4>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d004      	beq.n	8007724 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6a1b      	ldr	r3, [r3, #32]
 800771e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007720:	4313      	orrs	r3, r2
 8007722:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007734:	430a      	orrs	r2, r1
 8007736:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a90      	ldr	r2, [pc, #576]	; (8007980 <UART_SetConfig+0x2c8>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d126      	bne.n	8007790 <UART_SetConfig+0xd8>
 8007742:	4b90      	ldr	r3, [pc, #576]	; (8007984 <UART_SetConfig+0x2cc>)
 8007744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007748:	f003 0303 	and.w	r3, r3, #3
 800774c:	2b03      	cmp	r3, #3
 800774e:	d81b      	bhi.n	8007788 <UART_SetConfig+0xd0>
 8007750:	a201      	add	r2, pc, #4	; (adr r2, 8007758 <UART_SetConfig+0xa0>)
 8007752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007756:	bf00      	nop
 8007758:	08007769 	.word	0x08007769
 800775c:	08007779 	.word	0x08007779
 8007760:	08007771 	.word	0x08007771
 8007764:	08007781 	.word	0x08007781
 8007768:	2301      	movs	r3, #1
 800776a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800776e:	e116      	b.n	800799e <UART_SetConfig+0x2e6>
 8007770:	2302      	movs	r3, #2
 8007772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007776:	e112      	b.n	800799e <UART_SetConfig+0x2e6>
 8007778:	2304      	movs	r3, #4
 800777a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800777e:	e10e      	b.n	800799e <UART_SetConfig+0x2e6>
 8007780:	2308      	movs	r3, #8
 8007782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007786:	e10a      	b.n	800799e <UART_SetConfig+0x2e6>
 8007788:	2310      	movs	r3, #16
 800778a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800778e:	e106      	b.n	800799e <UART_SetConfig+0x2e6>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a7c      	ldr	r2, [pc, #496]	; (8007988 <UART_SetConfig+0x2d0>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d138      	bne.n	800780c <UART_SetConfig+0x154>
 800779a:	4b7a      	ldr	r3, [pc, #488]	; (8007984 <UART_SetConfig+0x2cc>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a0:	f003 030c 	and.w	r3, r3, #12
 80077a4:	2b0c      	cmp	r3, #12
 80077a6:	d82d      	bhi.n	8007804 <UART_SetConfig+0x14c>
 80077a8:	a201      	add	r2, pc, #4	; (adr r2, 80077b0 <UART_SetConfig+0xf8>)
 80077aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ae:	bf00      	nop
 80077b0:	080077e5 	.word	0x080077e5
 80077b4:	08007805 	.word	0x08007805
 80077b8:	08007805 	.word	0x08007805
 80077bc:	08007805 	.word	0x08007805
 80077c0:	080077f5 	.word	0x080077f5
 80077c4:	08007805 	.word	0x08007805
 80077c8:	08007805 	.word	0x08007805
 80077cc:	08007805 	.word	0x08007805
 80077d0:	080077ed 	.word	0x080077ed
 80077d4:	08007805 	.word	0x08007805
 80077d8:	08007805 	.word	0x08007805
 80077dc:	08007805 	.word	0x08007805
 80077e0:	080077fd 	.word	0x080077fd
 80077e4:	2300      	movs	r3, #0
 80077e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077ea:	e0d8      	b.n	800799e <UART_SetConfig+0x2e6>
 80077ec:	2302      	movs	r3, #2
 80077ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077f2:	e0d4      	b.n	800799e <UART_SetConfig+0x2e6>
 80077f4:	2304      	movs	r3, #4
 80077f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80077fa:	e0d0      	b.n	800799e <UART_SetConfig+0x2e6>
 80077fc:	2308      	movs	r3, #8
 80077fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007802:	e0cc      	b.n	800799e <UART_SetConfig+0x2e6>
 8007804:	2310      	movs	r3, #16
 8007806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800780a:	e0c8      	b.n	800799e <UART_SetConfig+0x2e6>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a5e      	ldr	r2, [pc, #376]	; (800798c <UART_SetConfig+0x2d4>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d125      	bne.n	8007862 <UART_SetConfig+0x1aa>
 8007816:	4b5b      	ldr	r3, [pc, #364]	; (8007984 <UART_SetConfig+0x2cc>)
 8007818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800781c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007820:	2b30      	cmp	r3, #48	; 0x30
 8007822:	d016      	beq.n	8007852 <UART_SetConfig+0x19a>
 8007824:	2b30      	cmp	r3, #48	; 0x30
 8007826:	d818      	bhi.n	800785a <UART_SetConfig+0x1a2>
 8007828:	2b20      	cmp	r3, #32
 800782a:	d00a      	beq.n	8007842 <UART_SetConfig+0x18a>
 800782c:	2b20      	cmp	r3, #32
 800782e:	d814      	bhi.n	800785a <UART_SetConfig+0x1a2>
 8007830:	2b00      	cmp	r3, #0
 8007832:	d002      	beq.n	800783a <UART_SetConfig+0x182>
 8007834:	2b10      	cmp	r3, #16
 8007836:	d008      	beq.n	800784a <UART_SetConfig+0x192>
 8007838:	e00f      	b.n	800785a <UART_SetConfig+0x1a2>
 800783a:	2300      	movs	r3, #0
 800783c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007840:	e0ad      	b.n	800799e <UART_SetConfig+0x2e6>
 8007842:	2302      	movs	r3, #2
 8007844:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007848:	e0a9      	b.n	800799e <UART_SetConfig+0x2e6>
 800784a:	2304      	movs	r3, #4
 800784c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007850:	e0a5      	b.n	800799e <UART_SetConfig+0x2e6>
 8007852:	2308      	movs	r3, #8
 8007854:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007858:	e0a1      	b.n	800799e <UART_SetConfig+0x2e6>
 800785a:	2310      	movs	r3, #16
 800785c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007860:	e09d      	b.n	800799e <UART_SetConfig+0x2e6>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a4a      	ldr	r2, [pc, #296]	; (8007990 <UART_SetConfig+0x2d8>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d125      	bne.n	80078b8 <UART_SetConfig+0x200>
 800786c:	4b45      	ldr	r3, [pc, #276]	; (8007984 <UART_SetConfig+0x2cc>)
 800786e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007872:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007876:	2bc0      	cmp	r3, #192	; 0xc0
 8007878:	d016      	beq.n	80078a8 <UART_SetConfig+0x1f0>
 800787a:	2bc0      	cmp	r3, #192	; 0xc0
 800787c:	d818      	bhi.n	80078b0 <UART_SetConfig+0x1f8>
 800787e:	2b80      	cmp	r3, #128	; 0x80
 8007880:	d00a      	beq.n	8007898 <UART_SetConfig+0x1e0>
 8007882:	2b80      	cmp	r3, #128	; 0x80
 8007884:	d814      	bhi.n	80078b0 <UART_SetConfig+0x1f8>
 8007886:	2b00      	cmp	r3, #0
 8007888:	d002      	beq.n	8007890 <UART_SetConfig+0x1d8>
 800788a:	2b40      	cmp	r3, #64	; 0x40
 800788c:	d008      	beq.n	80078a0 <UART_SetConfig+0x1e8>
 800788e:	e00f      	b.n	80078b0 <UART_SetConfig+0x1f8>
 8007890:	2300      	movs	r3, #0
 8007892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007896:	e082      	b.n	800799e <UART_SetConfig+0x2e6>
 8007898:	2302      	movs	r3, #2
 800789a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800789e:	e07e      	b.n	800799e <UART_SetConfig+0x2e6>
 80078a0:	2304      	movs	r3, #4
 80078a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078a6:	e07a      	b.n	800799e <UART_SetConfig+0x2e6>
 80078a8:	2308      	movs	r3, #8
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078ae:	e076      	b.n	800799e <UART_SetConfig+0x2e6>
 80078b0:	2310      	movs	r3, #16
 80078b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078b6:	e072      	b.n	800799e <UART_SetConfig+0x2e6>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a35      	ldr	r2, [pc, #212]	; (8007994 <UART_SetConfig+0x2dc>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d12a      	bne.n	8007918 <UART_SetConfig+0x260>
 80078c2:	4b30      	ldr	r3, [pc, #192]	; (8007984 <UART_SetConfig+0x2cc>)
 80078c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078d0:	d01a      	beq.n	8007908 <UART_SetConfig+0x250>
 80078d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078d6:	d81b      	bhi.n	8007910 <UART_SetConfig+0x258>
 80078d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078dc:	d00c      	beq.n	80078f8 <UART_SetConfig+0x240>
 80078de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078e2:	d815      	bhi.n	8007910 <UART_SetConfig+0x258>
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d003      	beq.n	80078f0 <UART_SetConfig+0x238>
 80078e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078ec:	d008      	beq.n	8007900 <UART_SetConfig+0x248>
 80078ee:	e00f      	b.n	8007910 <UART_SetConfig+0x258>
 80078f0:	2300      	movs	r3, #0
 80078f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078f6:	e052      	b.n	800799e <UART_SetConfig+0x2e6>
 80078f8:	2302      	movs	r3, #2
 80078fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80078fe:	e04e      	b.n	800799e <UART_SetConfig+0x2e6>
 8007900:	2304      	movs	r3, #4
 8007902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007906:	e04a      	b.n	800799e <UART_SetConfig+0x2e6>
 8007908:	2308      	movs	r3, #8
 800790a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800790e:	e046      	b.n	800799e <UART_SetConfig+0x2e6>
 8007910:	2310      	movs	r3, #16
 8007912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007916:	e042      	b.n	800799e <UART_SetConfig+0x2e6>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a17      	ldr	r2, [pc, #92]	; (800797c <UART_SetConfig+0x2c4>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d13a      	bne.n	8007998 <UART_SetConfig+0x2e0>
 8007922:	4b18      	ldr	r3, [pc, #96]	; (8007984 <UART_SetConfig+0x2cc>)
 8007924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007928:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800792c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007930:	d01a      	beq.n	8007968 <UART_SetConfig+0x2b0>
 8007932:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007936:	d81b      	bhi.n	8007970 <UART_SetConfig+0x2b8>
 8007938:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800793c:	d00c      	beq.n	8007958 <UART_SetConfig+0x2a0>
 800793e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007942:	d815      	bhi.n	8007970 <UART_SetConfig+0x2b8>
 8007944:	2b00      	cmp	r3, #0
 8007946:	d003      	beq.n	8007950 <UART_SetConfig+0x298>
 8007948:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800794c:	d008      	beq.n	8007960 <UART_SetConfig+0x2a8>
 800794e:	e00f      	b.n	8007970 <UART_SetConfig+0x2b8>
 8007950:	2300      	movs	r3, #0
 8007952:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007956:	e022      	b.n	800799e <UART_SetConfig+0x2e6>
 8007958:	2302      	movs	r3, #2
 800795a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800795e:	e01e      	b.n	800799e <UART_SetConfig+0x2e6>
 8007960:	2304      	movs	r3, #4
 8007962:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007966:	e01a      	b.n	800799e <UART_SetConfig+0x2e6>
 8007968:	2308      	movs	r3, #8
 800796a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800796e:	e016      	b.n	800799e <UART_SetConfig+0x2e6>
 8007970:	2310      	movs	r3, #16
 8007972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007976:	e012      	b.n	800799e <UART_SetConfig+0x2e6>
 8007978:	efff69f3 	.word	0xefff69f3
 800797c:	40008000 	.word	0x40008000
 8007980:	40013800 	.word	0x40013800
 8007984:	40021000 	.word	0x40021000
 8007988:	40004400 	.word	0x40004400
 800798c:	40004800 	.word	0x40004800
 8007990:	40004c00 	.word	0x40004c00
 8007994:	40005000 	.word	0x40005000
 8007998:	2310      	movs	r3, #16
 800799a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a9f      	ldr	r2, [pc, #636]	; (8007c20 <UART_SetConfig+0x568>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d17a      	bne.n	8007a9e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ac:	2b08      	cmp	r3, #8
 80079ae:	d824      	bhi.n	80079fa <UART_SetConfig+0x342>
 80079b0:	a201      	add	r2, pc, #4	; (adr r2, 80079b8 <UART_SetConfig+0x300>)
 80079b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b6:	bf00      	nop
 80079b8:	080079dd 	.word	0x080079dd
 80079bc:	080079fb 	.word	0x080079fb
 80079c0:	080079e5 	.word	0x080079e5
 80079c4:	080079fb 	.word	0x080079fb
 80079c8:	080079eb 	.word	0x080079eb
 80079cc:	080079fb 	.word	0x080079fb
 80079d0:	080079fb 	.word	0x080079fb
 80079d4:	080079fb 	.word	0x080079fb
 80079d8:	080079f3 	.word	0x080079f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079dc:	f7fd fec2 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 80079e0:	61f8      	str	r0, [r7, #28]
        break;
 80079e2:	e010      	b.n	8007a06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079e4:	4b8f      	ldr	r3, [pc, #572]	; (8007c24 <UART_SetConfig+0x56c>)
 80079e6:	61fb      	str	r3, [r7, #28]
        break;
 80079e8:	e00d      	b.n	8007a06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079ea:	f7fd fe23 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80079ee:	61f8      	str	r0, [r7, #28]
        break;
 80079f0:	e009      	b.n	8007a06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079f6:	61fb      	str	r3, [r7, #28]
        break;
 80079f8:	e005      	b.n	8007a06 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80079fa:	2300      	movs	r3, #0
 80079fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007a04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 80fb 	beq.w	8007c04 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	4613      	mov	r3, r2
 8007a14:	005b      	lsls	r3, r3, #1
 8007a16:	4413      	add	r3, r2
 8007a18:	69fa      	ldr	r2, [r7, #28]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d305      	bcc.n	8007a2a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a24:	69fa      	ldr	r2, [r7, #28]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d903      	bls.n	8007a32 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007a30:	e0e8      	b.n	8007c04 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	2200      	movs	r2, #0
 8007a36:	461c      	mov	r4, r3
 8007a38:	4615      	mov	r5, r2
 8007a3a:	f04f 0200 	mov.w	r2, #0
 8007a3e:	f04f 0300 	mov.w	r3, #0
 8007a42:	022b      	lsls	r3, r5, #8
 8007a44:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a48:	0222      	lsls	r2, r4, #8
 8007a4a:	68f9      	ldr	r1, [r7, #12]
 8007a4c:	6849      	ldr	r1, [r1, #4]
 8007a4e:	0849      	lsrs	r1, r1, #1
 8007a50:	2000      	movs	r0, #0
 8007a52:	4688      	mov	r8, r1
 8007a54:	4681      	mov	r9, r0
 8007a56:	eb12 0a08 	adds.w	sl, r2, r8
 8007a5a:	eb43 0b09 	adc.w	fp, r3, r9
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	603b      	str	r3, [r7, #0]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a6c:	4650      	mov	r0, sl
 8007a6e:	4659      	mov	r1, fp
 8007a70:	f7f8 fff4 	bl	8000a5c <__aeabi_uldivmod>
 8007a74:	4602      	mov	r2, r0
 8007a76:	460b      	mov	r3, r1
 8007a78:	4613      	mov	r3, r2
 8007a7a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a82:	d308      	bcc.n	8007a96 <UART_SetConfig+0x3de>
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a8a:	d204      	bcs.n	8007a96 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	60da      	str	r2, [r3, #12]
 8007a94:	e0b6      	b.n	8007c04 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007a9c:	e0b2      	b.n	8007c04 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	69db      	ldr	r3, [r3, #28]
 8007aa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007aa6:	d15e      	bne.n	8007b66 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007aac:	2b08      	cmp	r3, #8
 8007aae:	d828      	bhi.n	8007b02 <UART_SetConfig+0x44a>
 8007ab0:	a201      	add	r2, pc, #4	; (adr r2, 8007ab8 <UART_SetConfig+0x400>)
 8007ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab6:	bf00      	nop
 8007ab8:	08007add 	.word	0x08007add
 8007abc:	08007ae5 	.word	0x08007ae5
 8007ac0:	08007aed 	.word	0x08007aed
 8007ac4:	08007b03 	.word	0x08007b03
 8007ac8:	08007af3 	.word	0x08007af3
 8007acc:	08007b03 	.word	0x08007b03
 8007ad0:	08007b03 	.word	0x08007b03
 8007ad4:	08007b03 	.word	0x08007b03
 8007ad8:	08007afb 	.word	0x08007afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fd fe42 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 8007ae0:	61f8      	str	r0, [r7, #28]
        break;
 8007ae2:	e014      	b.n	8007b0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ae4:	f7fd fe54 	bl	8005790 <HAL_RCC_GetPCLK2Freq>
 8007ae8:	61f8      	str	r0, [r7, #28]
        break;
 8007aea:	e010      	b.n	8007b0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aec:	4b4d      	ldr	r3, [pc, #308]	; (8007c24 <UART_SetConfig+0x56c>)
 8007aee:	61fb      	str	r3, [r7, #28]
        break;
 8007af0:	e00d      	b.n	8007b0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007af2:	f7fd fd9f 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 8007af6:	61f8      	str	r0, [r7, #28]
        break;
 8007af8:	e009      	b.n	8007b0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007afe:	61fb      	str	r3, [r7, #28]
        break;
 8007b00:	e005      	b.n	8007b0e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007b0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d077      	beq.n	8007c04 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	005a      	lsls	r2, r3, #1
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	441a      	add	r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	2b0f      	cmp	r3, #15
 8007b2e:	d916      	bls.n	8007b5e <UART_SetConfig+0x4a6>
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b36:	d212      	bcs.n	8007b5e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	f023 030f 	bic.w	r3, r3, #15
 8007b40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	085b      	lsrs	r3, r3, #1
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	f003 0307 	and.w	r3, r3, #7
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	8afb      	ldrh	r3, [r7, #22]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	8afa      	ldrh	r2, [r7, #22]
 8007b5a:	60da      	str	r2, [r3, #12]
 8007b5c:	e052      	b.n	8007c04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007b64:	e04e      	b.n	8007c04 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b6a:	2b08      	cmp	r3, #8
 8007b6c:	d827      	bhi.n	8007bbe <UART_SetConfig+0x506>
 8007b6e:	a201      	add	r2, pc, #4	; (adr r2, 8007b74 <UART_SetConfig+0x4bc>)
 8007b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b74:	08007b99 	.word	0x08007b99
 8007b78:	08007ba1 	.word	0x08007ba1
 8007b7c:	08007ba9 	.word	0x08007ba9
 8007b80:	08007bbf 	.word	0x08007bbf
 8007b84:	08007baf 	.word	0x08007baf
 8007b88:	08007bbf 	.word	0x08007bbf
 8007b8c:	08007bbf 	.word	0x08007bbf
 8007b90:	08007bbf 	.word	0x08007bbf
 8007b94:	08007bb7 	.word	0x08007bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b98:	f7fd fde4 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 8007b9c:	61f8      	str	r0, [r7, #28]
        break;
 8007b9e:	e014      	b.n	8007bca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ba0:	f7fd fdf6 	bl	8005790 <HAL_RCC_GetPCLK2Freq>
 8007ba4:	61f8      	str	r0, [r7, #28]
        break;
 8007ba6:	e010      	b.n	8007bca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ba8:	4b1e      	ldr	r3, [pc, #120]	; (8007c24 <UART_SetConfig+0x56c>)
 8007baa:	61fb      	str	r3, [r7, #28]
        break;
 8007bac:	e00d      	b.n	8007bca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bae:	f7fd fd41 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 8007bb2:	61f8      	str	r0, [r7, #28]
        break;
 8007bb4:	e009      	b.n	8007bca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bba:	61fb      	str	r3, [r7, #28]
        break;
 8007bbc:	e005      	b.n	8007bca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007bc8:	bf00      	nop
    }

    if (pclk != 0U)
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d019      	beq.n	8007c04 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	085a      	lsrs	r2, r3, #1
 8007bd6:	69fb      	ldr	r3, [r7, #28]
 8007bd8:	441a      	add	r2, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8007be2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	2b0f      	cmp	r3, #15
 8007be8:	d909      	bls.n	8007bfe <UART_SetConfig+0x546>
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bf0:	d205      	bcs.n	8007bfe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	60da      	str	r2, [r3, #12]
 8007bfc:	e002      	b.n	8007c04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2200      	movs	r2, #0
 8007c08:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c10:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3728      	adds	r7, #40	; 0x28
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c1e:	bf00      	nop
 8007c20:	40008000 	.word	0x40008000
 8007c24:	00f42400 	.word	0x00f42400

08007c28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c34:	f003 0301 	and.w	r3, r3, #1
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00a      	beq.n	8007c52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00a      	beq.n	8007c96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	f003 0308 	and.w	r3, r3, #8
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00a      	beq.n	8007cb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cbc:	f003 0310 	and.w	r3, r3, #16
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00a      	beq.n	8007cda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cde:	f003 0320 	and.w	r3, r3, #32
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00a      	beq.n	8007cfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d01a      	beq.n	8007d3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d26:	d10a      	bne.n	8007d3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	430a      	orrs	r2, r1
 8007d3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00a      	beq.n	8007d60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	430a      	orrs	r2, r1
 8007d5e:	605a      	str	r2, [r3, #4]
  }
}
 8007d60:	bf00      	nop
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b086      	sub	sp, #24
 8007d70:	af02      	add	r7, sp, #8
 8007d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d7c:	f7fc fbfc 	bl	8004578 <HAL_GetTick>
 8007d80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 0308 	and.w	r3, r3, #8
 8007d8c:	2b08      	cmp	r3, #8
 8007d8e:	d10e      	bne.n	8007dae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 f82d 	bl	8007dfe <UART_WaitOnFlagUntilTimeout>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d001      	beq.n	8007dae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e023      	b.n	8007df6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0304 	and.w	r3, r3, #4
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d10e      	bne.n	8007dda <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 f817 	bl	8007dfe <UART_WaitOnFlagUntilTimeout>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d001      	beq.n	8007dda <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dd6:	2303      	movs	r3, #3
 8007dd8:	e00d      	b.n	8007df6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2220      	movs	r2, #32
 8007dde:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2220      	movs	r2, #32
 8007de4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}

08007dfe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b09c      	sub	sp, #112	; 0x70
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	60f8      	str	r0, [r7, #12]
 8007e06:	60b9      	str	r1, [r7, #8]
 8007e08:	603b      	str	r3, [r7, #0]
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e0e:	e0a5      	b.n	8007f5c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e16:	f000 80a1 	beq.w	8007f5c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e1a:	f7fc fbad 	bl	8004578 <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d302      	bcc.n	8007e30 <UART_WaitOnFlagUntilTimeout+0x32>
 8007e2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d13e      	bne.n	8007eae <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e44:	667b      	str	r3, [r7, #100]	; 0x64
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e50:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e54:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007e5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e6      	bne.n	8007e30 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3308      	adds	r3, #8
 8007e68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e74:	f023 0301 	bic.w	r3, r3, #1
 8007e78:	663b      	str	r3, [r7, #96]	; 0x60
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3308      	adds	r3, #8
 8007e80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007e82:	64ba      	str	r2, [r7, #72]	; 0x48
 8007e84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007e88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e8a:	e841 2300 	strex	r3, r2, [r1]
 8007e8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007e90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1e5      	bne.n	8007e62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e067      	b.n	8007f7e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 0304 	and.w	r3, r3, #4
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d04f      	beq.n	8007f5c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	69db      	ldr	r3, [r3, #28]
 8007ec2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ec6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eca:	d147      	bne.n	8007f5c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ed4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ede:	e853 3f00 	ldrex	r3, [r3]
 8007ee2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007eea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ef4:	637b      	str	r3, [r7, #52]	; 0x34
 8007ef6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007efa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007efc:	e841 2300 	strex	r3, r2, [r1]
 8007f00:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1e6      	bne.n	8007ed6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3308      	adds	r3, #8
 8007f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	e853 3f00 	ldrex	r3, [r3]
 8007f16:	613b      	str	r3, [r7, #16]
   return(result);
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	f023 0301 	bic.w	r3, r3, #1
 8007f1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	3308      	adds	r3, #8
 8007f26:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007f28:	623a      	str	r2, [r7, #32]
 8007f2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2c:	69f9      	ldr	r1, [r7, #28]
 8007f2e:	6a3a      	ldr	r2, [r7, #32]
 8007f30:	e841 2300 	strex	r3, r2, [r1]
 8007f34:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e5      	bne.n	8007f08 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007f58:	2303      	movs	r3, #3
 8007f5a:	e010      	b.n	8007f7e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	69da      	ldr	r2, [r3, #28]
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	4013      	ands	r3, r2
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	bf0c      	ite	eq
 8007f6c:	2301      	moveq	r3, #1
 8007f6e:	2300      	movne	r3, #0
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	461a      	mov	r2, r3
 8007f74:	79fb      	ldrb	r3, [r7, #7]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	f43f af4a 	beq.w	8007e10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3770      	adds	r7, #112	; 0x70
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
	...

08007f88 <__NVIC_SetPriority>:
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	4603      	mov	r3, r0
 8007f90:	6039      	str	r1, [r7, #0]
 8007f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	db0a      	blt.n	8007fb2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	b2da      	uxtb	r2, r3
 8007fa0:	490c      	ldr	r1, [pc, #48]	; (8007fd4 <__NVIC_SetPriority+0x4c>)
 8007fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fa6:	0112      	lsls	r2, r2, #4
 8007fa8:	b2d2      	uxtb	r2, r2
 8007faa:	440b      	add	r3, r1
 8007fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007fb0:	e00a      	b.n	8007fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	b2da      	uxtb	r2, r3
 8007fb6:	4908      	ldr	r1, [pc, #32]	; (8007fd8 <__NVIC_SetPriority+0x50>)
 8007fb8:	79fb      	ldrb	r3, [r7, #7]
 8007fba:	f003 030f 	and.w	r3, r3, #15
 8007fbe:	3b04      	subs	r3, #4
 8007fc0:	0112      	lsls	r2, r2, #4
 8007fc2:	b2d2      	uxtb	r2, r2
 8007fc4:	440b      	add	r3, r1
 8007fc6:	761a      	strb	r2, [r3, #24]
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	e000e100 	.word	0xe000e100
 8007fd8:	e000ed00 	.word	0xe000ed00

08007fdc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007fe0:	4b05      	ldr	r3, [pc, #20]	; (8007ff8 <SysTick_Handler+0x1c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007fe4:	f002 fb00 	bl	800a5e8 <xTaskGetSchedulerState>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d001      	beq.n	8007ff2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007fee:	f003 fb2b 	bl	800b648 <xPortSysTickHandler>
  }
}
 8007ff2:	bf00      	nop
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	e000e010 	.word	0xe000e010

08007ffc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008000:	2100      	movs	r1, #0
 8008002:	f06f 0004 	mvn.w	r0, #4
 8008006:	f7ff ffbf 	bl	8007f88 <__NVIC_SetPriority>
#endif
}
 800800a:	bf00      	nop
 800800c:	bd80      	pop	{r7, pc}
	...

08008010 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008016:	f3ef 8305 	mrs	r3, IPSR
 800801a:	603b      	str	r3, [r7, #0]
  return(result);
 800801c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800801e:	2b00      	cmp	r3, #0
 8008020:	d003      	beq.n	800802a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008022:	f06f 0305 	mvn.w	r3, #5
 8008026:	607b      	str	r3, [r7, #4]
 8008028:	e00c      	b.n	8008044 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800802a:	4b0a      	ldr	r3, [pc, #40]	; (8008054 <osKernelInitialize+0x44>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d105      	bne.n	800803e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008032:	4b08      	ldr	r3, [pc, #32]	; (8008054 <osKernelInitialize+0x44>)
 8008034:	2201      	movs	r2, #1
 8008036:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008038:	2300      	movs	r3, #0
 800803a:	607b      	str	r3, [r7, #4]
 800803c:	e002      	b.n	8008044 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800803e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008042:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008044:	687b      	ldr	r3, [r7, #4]
}
 8008046:	4618      	mov	r0, r3
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	20000280 	.word	0x20000280

08008058 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800805e:	f3ef 8305 	mrs	r3, IPSR
 8008062:	603b      	str	r3, [r7, #0]
  return(result);
 8008064:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008066:	2b00      	cmp	r3, #0
 8008068:	d003      	beq.n	8008072 <osKernelStart+0x1a>
    stat = osErrorISR;
 800806a:	f06f 0305 	mvn.w	r3, #5
 800806e:	607b      	str	r3, [r7, #4]
 8008070:	e010      	b.n	8008094 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008072:	4b0b      	ldr	r3, [pc, #44]	; (80080a0 <osKernelStart+0x48>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d109      	bne.n	800808e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800807a:	f7ff ffbf 	bl	8007ffc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800807e:	4b08      	ldr	r3, [pc, #32]	; (80080a0 <osKernelStart+0x48>)
 8008080:	2202      	movs	r2, #2
 8008082:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008084:	f001 fe1e 	bl	8009cc4 <vTaskStartScheduler>
      stat = osOK;
 8008088:	2300      	movs	r3, #0
 800808a:	607b      	str	r3, [r7, #4]
 800808c:	e002      	b.n	8008094 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800808e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008092:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008094:	687b      	ldr	r3, [r7, #4]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20000280 	.word	0x20000280

080080a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08e      	sub	sp, #56	; 0x38
 80080a8:	af04      	add	r7, sp, #16
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80080b0:	2300      	movs	r3, #0
 80080b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080b4:	f3ef 8305 	mrs	r3, IPSR
 80080b8:	617b      	str	r3, [r7, #20]
  return(result);
 80080ba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d17e      	bne.n	80081be <osThreadNew+0x11a>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d07b      	beq.n	80081be <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80080c6:	2380      	movs	r3, #128	; 0x80
 80080c8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80080ca:	2318      	movs	r3, #24
 80080cc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80080ce:	2300      	movs	r3, #0
 80080d0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80080d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80080d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d045      	beq.n	800816a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d002      	beq.n	80080ec <osThreadNew+0x48>
        name = attr->name;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	699b      	ldr	r3, [r3, #24]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d002      	beq.n	80080fa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	699b      	ldr	r3, [r3, #24]
 80080f8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d008      	beq.n	8008112 <osThreadNew+0x6e>
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	2b38      	cmp	r3, #56	; 0x38
 8008104:	d805      	bhi.n	8008112 <osThreadNew+0x6e>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <osThreadNew+0x72>
        return (NULL);
 8008112:	2300      	movs	r3, #0
 8008114:	e054      	b.n	80081c0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d003      	beq.n	8008126 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	695b      	ldr	r3, [r3, #20]
 8008122:	089b      	lsrs	r3, r3, #2
 8008124:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00e      	beq.n	800814c <osThreadNew+0xa8>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	2bbb      	cmp	r3, #187	; 0xbb
 8008134:	d90a      	bls.n	800814c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800813a:	2b00      	cmp	r3, #0
 800813c:	d006      	beq.n	800814c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	695b      	ldr	r3, [r3, #20]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d002      	beq.n	800814c <osThreadNew+0xa8>
        mem = 1;
 8008146:	2301      	movs	r3, #1
 8008148:	61bb      	str	r3, [r7, #24]
 800814a:	e010      	b.n	800816e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10c      	bne.n	800816e <osThreadNew+0xca>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d108      	bne.n	800816e <osThreadNew+0xca>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d104      	bne.n	800816e <osThreadNew+0xca>
          mem = 0;
 8008164:	2300      	movs	r3, #0
 8008166:	61bb      	str	r3, [r7, #24]
 8008168:	e001      	b.n	800816e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800816a:	2300      	movs	r3, #0
 800816c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d110      	bne.n	8008196 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800817c:	9202      	str	r2, [sp, #8]
 800817e:	9301      	str	r3, [sp, #4]
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	9300      	str	r3, [sp, #0]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	6a3a      	ldr	r2, [r7, #32]
 8008188:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f001 fbae 	bl	80098ec <xTaskCreateStatic>
 8008190:	4603      	mov	r3, r0
 8008192:	613b      	str	r3, [r7, #16]
 8008194:	e013      	b.n	80081be <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d110      	bne.n	80081be <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800819c:	6a3b      	ldr	r3, [r7, #32]
 800819e:	b29a      	uxth	r2, r3
 80081a0:	f107 0310 	add.w	r3, r7, #16
 80081a4:	9301      	str	r3, [sp, #4]
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081ae:	68f8      	ldr	r0, [r7, #12]
 80081b0:	f001 fbf9 	bl	80099a6 <xTaskCreate>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d001      	beq.n	80081be <osThreadNew+0x11a>
            hTask = NULL;
 80081ba:	2300      	movs	r3, #0
 80081bc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80081be:	693b      	ldr	r3, [r7, #16]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3728      	adds	r7, #40	; 0x28
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081d0:	f3ef 8305 	mrs	r3, IPSR
 80081d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80081d6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d003      	beq.n	80081e4 <osDelay+0x1c>
    stat = osErrorISR;
 80081dc:	f06f 0305 	mvn.w	r3, #5
 80081e0:	60fb      	str	r3, [r7, #12]
 80081e2:	e007      	b.n	80081f4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f001 fd34 	bl	8009c5c <vTaskDelay>
    }
  }

  return (stat);
 80081f4:	68fb      	ldr	r3, [r7, #12]
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
	...

08008200 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	4a07      	ldr	r2, [pc, #28]	; (800822c <vApplicationGetIdleTaskMemory+0x2c>)
 8008210:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	4a06      	ldr	r2, [pc, #24]	; (8008230 <vApplicationGetIdleTaskMemory+0x30>)
 8008216:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2280      	movs	r2, #128	; 0x80
 800821c:	601a      	str	r2, [r3, #0]
}
 800821e:	bf00      	nop
 8008220:	3714      	adds	r7, #20
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr
 800822a:	bf00      	nop
 800822c:	20000284 	.word	0x20000284
 8008230:	20000340 	.word	0x20000340

08008234 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	60b9      	str	r1, [r7, #8]
 800823e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4a07      	ldr	r2, [pc, #28]	; (8008260 <vApplicationGetTimerTaskMemory+0x2c>)
 8008244:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	4a06      	ldr	r2, [pc, #24]	; (8008264 <vApplicationGetTimerTaskMemory+0x30>)
 800824a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008252:	601a      	str	r2, [r3, #0]
}
 8008254:	bf00      	nop
 8008256:	3714      	adds	r7, #20
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr
 8008260:	20000540 	.word	0x20000540
 8008264:	200005fc 	.word	0x200005fc

08008268 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f103 0208 	add.w	r2, r3, #8
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008280:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f103 0208 	add.w	r2, r3, #8
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f103 0208 	add.w	r2, r3, #8
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80082a8:	b480      	push	{r7}
 80082aa:	b083      	sub	sp, #12
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80082b6:	bf00      	nop
 80082b8:	370c      	adds	r7, #12
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082c2:	b480      	push	{r7}
 80082c4:	b085      	sub	sp, #20
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	689a      	ldr	r2, [r3, #8]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	683a      	ldr	r2, [r7, #0]
 80082e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	601a      	str	r2, [r3, #0]
}
 80082fe:	bf00      	nop
 8008300:	3714      	adds	r7, #20
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr

0800830a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800830a:	b480      	push	{r7}
 800830c:	b085      	sub	sp, #20
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
 8008312:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008320:	d103      	bne.n	800832a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	60fb      	str	r3, [r7, #12]
 8008328:	e00c      	b.n	8008344 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	3308      	adds	r3, #8
 800832e:	60fb      	str	r3, [r7, #12]
 8008330:	e002      	b.n	8008338 <vListInsert+0x2e>
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	60fb      	str	r3, [r7, #12]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68ba      	ldr	r2, [r7, #8]
 8008340:	429a      	cmp	r2, r3
 8008342:	d2f6      	bcs.n	8008332 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	685a      	ldr	r2, [r3, #4]
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	683a      	ldr	r2, [r7, #0]
 8008352:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	683a      	ldr	r2, [r7, #0]
 800835e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	1c5a      	adds	r2, r3, #1
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	601a      	str	r2, [r3, #0]
}
 8008370:	bf00      	nop
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	6892      	ldr	r2, [r2, #8]
 8008392:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	6852      	ldr	r2, [r2, #4]
 800839c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	687a      	ldr	r2, [r7, #4]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d103      	bne.n	80083b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	1e5a      	subs	r2, r3, #1
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10a      	bne.n	80083fa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80083e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e8:	f383 8811 	msr	BASEPRI, r3
 80083ec:	f3bf 8f6f 	isb	sy
 80083f0:	f3bf 8f4f 	dsb	sy
 80083f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80083f6:	bf00      	nop
 80083f8:	e7fe      	b.n	80083f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80083fa:	f003 f893 	bl	800b524 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008406:	68f9      	ldr	r1, [r7, #12]
 8008408:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800840a:	fb01 f303 	mul.w	r3, r1, r3
 800840e:	441a      	add	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2200      	movs	r2, #0
 8008418:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800842a:	3b01      	subs	r3, #1
 800842c:	68f9      	ldr	r1, [r7, #12]
 800842e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008430:	fb01 f303 	mul.w	r3, r1, r3
 8008434:	441a      	add	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	22ff      	movs	r2, #255	; 0xff
 800843e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	22ff      	movs	r2, #255	; 0xff
 8008446:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d114      	bne.n	800847a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d01a      	beq.n	800848e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	3310      	adds	r3, #16
 800845c:	4618      	mov	r0, r3
 800845e:	f001 fecb 	bl	800a1f8 <xTaskRemoveFromEventList>
 8008462:	4603      	mov	r3, r0
 8008464:	2b00      	cmp	r3, #0
 8008466:	d012      	beq.n	800848e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008468:	4b0c      	ldr	r3, [pc, #48]	; (800849c <xQueueGenericReset+0xcc>)
 800846a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800846e:	601a      	str	r2, [r3, #0]
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	f3bf 8f6f 	isb	sy
 8008478:	e009      	b.n	800848e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	3310      	adds	r3, #16
 800847e:	4618      	mov	r0, r3
 8008480:	f7ff fef2 	bl	8008268 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	3324      	adds	r3, #36	; 0x24
 8008488:	4618      	mov	r0, r3
 800848a:	f7ff feed 	bl	8008268 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800848e:	f003 f879 	bl	800b584 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008492:	2301      	movs	r3, #1
}
 8008494:	4618      	mov	r0, r3
 8008496:	3710      	adds	r7, #16
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}
 800849c:	e000ed04 	.word	0xe000ed04

080084a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b08e      	sub	sp, #56	; 0x38
 80084a4:	af02      	add	r7, sp, #8
 80084a6:	60f8      	str	r0, [r7, #12]
 80084a8:	60b9      	str	r1, [r7, #8]
 80084aa:	607a      	str	r2, [r7, #4]
 80084ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10a      	bne.n	80084ca <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80084b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b8:	f383 8811 	msr	BASEPRI, r3
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	f3bf 8f4f 	dsb	sy
 80084c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80084c6:	bf00      	nop
 80084c8:	e7fe      	b.n	80084c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d10a      	bne.n	80084e6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80084e2:	bf00      	nop
 80084e4:	e7fe      	b.n	80084e4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d002      	beq.n	80084f2 <xQueueGenericCreateStatic+0x52>
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <xQueueGenericCreateStatic+0x56>
 80084f2:	2301      	movs	r3, #1
 80084f4:	e000      	b.n	80084f8 <xQueueGenericCreateStatic+0x58>
 80084f6:	2300      	movs	r3, #0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10a      	bne.n	8008512 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80084fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008500:	f383 8811 	msr	BASEPRI, r3
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	623b      	str	r3, [r7, #32]
}
 800850e:	bf00      	nop
 8008510:	e7fe      	b.n	8008510 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d102      	bne.n	800851e <xQueueGenericCreateStatic+0x7e>
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d101      	bne.n	8008522 <xQueueGenericCreateStatic+0x82>
 800851e:	2301      	movs	r3, #1
 8008520:	e000      	b.n	8008524 <xQueueGenericCreateStatic+0x84>
 8008522:	2300      	movs	r3, #0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10a      	bne.n	800853e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852c:	f383 8811 	msr	BASEPRI, r3
 8008530:	f3bf 8f6f 	isb	sy
 8008534:	f3bf 8f4f 	dsb	sy
 8008538:	61fb      	str	r3, [r7, #28]
}
 800853a:	bf00      	nop
 800853c:	e7fe      	b.n	800853c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800853e:	2350      	movs	r3, #80	; 0x50
 8008540:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2b50      	cmp	r3, #80	; 0x50
 8008546:	d00a      	beq.n	800855e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800854c:	f383 8811 	msr	BASEPRI, r3
 8008550:	f3bf 8f6f 	isb	sy
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	61bb      	str	r3, [r7, #24]
}
 800855a:	bf00      	nop
 800855c:	e7fe      	b.n	800855c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800855e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00d      	beq.n	8008586 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800856a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800856c:	2201      	movs	r2, #1
 800856e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008572:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	4613      	mov	r3, r2
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	68b9      	ldr	r1, [r7, #8]
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f000 f83f 	bl	8008604 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008588:	4618      	mov	r0, r3
 800858a:	3730      	adds	r7, #48	; 0x30
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008590:	b580      	push	{r7, lr}
 8008592:	b08a      	sub	sp, #40	; 0x28
 8008594:	af02      	add	r7, sp, #8
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	4613      	mov	r3, r2
 800859c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10a      	bne.n	80085ba <xQueueGenericCreate+0x2a>
	__asm volatile
 80085a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	613b      	str	r3, [r7, #16]
}
 80085b6:	bf00      	nop
 80085b8:	e7fe      	b.n	80085b8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	fb02 f303 	mul.w	r3, r2, r3
 80085c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	3350      	adds	r3, #80	; 0x50
 80085c8:	4618      	mov	r0, r3
 80085ca:	f003 f8cd 	bl	800b768 <pvPortMalloc>
 80085ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d011      	beq.n	80085fa <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	3350      	adds	r3, #80	; 0x50
 80085de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80085e8:	79fa      	ldrb	r2, [r7, #7]
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	9300      	str	r3, [sp, #0]
 80085ee:	4613      	mov	r3, r2
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	68b9      	ldr	r1, [r7, #8]
 80085f4:	68f8      	ldr	r0, [r7, #12]
 80085f6:	f000 f805 	bl	8008604 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80085fa:	69bb      	ldr	r3, [r7, #24]
	}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3720      	adds	r7, #32
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
 8008610:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d103      	bne.n	8008620 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	69ba      	ldr	r2, [r7, #24]
 800861c:	601a      	str	r2, [r3, #0]
 800861e:	e002      	b.n	8008626 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800862c:	69bb      	ldr	r3, [r7, #24]
 800862e:	68ba      	ldr	r2, [r7, #8]
 8008630:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008632:	2101      	movs	r1, #1
 8008634:	69b8      	ldr	r0, [r7, #24]
 8008636:	f7ff fecb 	bl	80083d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	78fa      	ldrb	r2, [r7, #3]
 800863e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008642:	bf00      	nop
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800864a:	b580      	push	{r7, lr}
 800864c:	b082      	sub	sp, #8
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00e      	beq.n	8008676 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2200      	movs	r2, #0
 8008668:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800866a:	2300      	movs	r3, #0
 800866c:	2200      	movs	r2, #0
 800866e:	2100      	movs	r1, #0
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 f81d 	bl	80086b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008676:	bf00      	nop
 8008678:	3708      	adds	r7, #8
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}

0800867e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800867e:	b580      	push	{r7, lr}
 8008680:	b086      	sub	sp, #24
 8008682:	af00      	add	r7, sp, #0
 8008684:	4603      	mov	r3, r0
 8008686:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008688:	2301      	movs	r3, #1
 800868a:	617b      	str	r3, [r7, #20]
 800868c:	2300      	movs	r3, #0
 800868e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008690:	79fb      	ldrb	r3, [r7, #7]
 8008692:	461a      	mov	r2, r3
 8008694:	6939      	ldr	r1, [r7, #16]
 8008696:	6978      	ldr	r0, [r7, #20]
 8008698:	f7ff ff7a 	bl	8008590 <xQueueGenericCreate>
 800869c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800869e:	68f8      	ldr	r0, [r7, #12]
 80086a0:	f7ff ffd3 	bl	800864a <prvInitialiseMutex>

		return xNewQueue;
 80086a4:	68fb      	ldr	r3, [r7, #12]
	}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3718      	adds	r7, #24
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
	...

080086b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b08e      	sub	sp, #56	; 0x38
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	607a      	str	r2, [r7, #4]
 80086bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80086be:	2300      	movs	r3, #0
 80086c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80086c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10a      	bne.n	80086e2 <xQueueGenericSend+0x32>
	__asm volatile
 80086cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d0:	f383 8811 	msr	BASEPRI, r3
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80086de:	bf00      	nop
 80086e0:	e7fe      	b.n	80086e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d103      	bne.n	80086f0 <xQueueGenericSend+0x40>
 80086e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d101      	bne.n	80086f4 <xQueueGenericSend+0x44>
 80086f0:	2301      	movs	r3, #1
 80086f2:	e000      	b.n	80086f6 <xQueueGenericSend+0x46>
 80086f4:	2300      	movs	r3, #0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10a      	bne.n	8008710 <xQueueGenericSend+0x60>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800870c:	bf00      	nop
 800870e:	e7fe      	b.n	800870e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	2b02      	cmp	r3, #2
 8008714:	d103      	bne.n	800871e <xQueueGenericSend+0x6e>
 8008716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800871a:	2b01      	cmp	r3, #1
 800871c:	d101      	bne.n	8008722 <xQueueGenericSend+0x72>
 800871e:	2301      	movs	r3, #1
 8008720:	e000      	b.n	8008724 <xQueueGenericSend+0x74>
 8008722:	2300      	movs	r3, #0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10a      	bne.n	800873e <xQueueGenericSend+0x8e>
	__asm volatile
 8008728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800872c:	f383 8811 	msr	BASEPRI, r3
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	f3bf 8f4f 	dsb	sy
 8008738:	623b      	str	r3, [r7, #32]
}
 800873a:	bf00      	nop
 800873c:	e7fe      	b.n	800873c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800873e:	f001 ff53 	bl	800a5e8 <xTaskGetSchedulerState>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d102      	bne.n	800874e <xQueueGenericSend+0x9e>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <xQueueGenericSend+0xa2>
 800874e:	2301      	movs	r3, #1
 8008750:	e000      	b.n	8008754 <xQueueGenericSend+0xa4>
 8008752:	2300      	movs	r3, #0
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10a      	bne.n	800876e <xQueueGenericSend+0xbe>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	61fb      	str	r3, [r7, #28]
}
 800876a:	bf00      	nop
 800876c:	e7fe      	b.n	800876c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800876e:	f002 fed9 	bl	800b524 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800877a:	429a      	cmp	r2, r3
 800877c:	d302      	bcc.n	8008784 <xQueueGenericSend+0xd4>
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2b02      	cmp	r3, #2
 8008782:	d129      	bne.n	80087d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008784:	683a      	ldr	r2, [r7, #0]
 8008786:	68b9      	ldr	r1, [r7, #8]
 8008788:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800878a:	f000 fbbb 	bl	8008f04 <prvCopyDataToQueue>
 800878e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008794:	2b00      	cmp	r3, #0
 8008796:	d010      	beq.n	80087ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879a:	3324      	adds	r3, #36	; 0x24
 800879c:	4618      	mov	r0, r3
 800879e:	f001 fd2b 	bl	800a1f8 <xTaskRemoveFromEventList>
 80087a2:	4603      	mov	r3, r0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d013      	beq.n	80087d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80087a8:	4b3f      	ldr	r3, [pc, #252]	; (80088a8 <xQueueGenericSend+0x1f8>)
 80087aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087ae:	601a      	str	r2, [r3, #0]
 80087b0:	f3bf 8f4f 	dsb	sy
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	e00a      	b.n	80087d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80087ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d007      	beq.n	80087d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80087c0:	4b39      	ldr	r3, [pc, #228]	; (80088a8 <xQueueGenericSend+0x1f8>)
 80087c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087c6:	601a      	str	r2, [r3, #0]
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80087d0:	f002 fed8 	bl	800b584 <vPortExitCritical>
				return pdPASS;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e063      	b.n	80088a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d103      	bne.n	80087e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80087de:	f002 fed1 	bl	800b584 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80087e2:	2300      	movs	r3, #0
 80087e4:	e05c      	b.n	80088a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d106      	bne.n	80087fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087ec:	f107 0314 	add.w	r3, r7, #20
 80087f0:	4618      	mov	r0, r3
 80087f2:	f001 fd8b 	bl	800a30c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087f6:	2301      	movs	r3, #1
 80087f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087fa:	f002 fec3 	bl	800b584 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087fe:	f001 fad1 	bl	8009da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008802:	f002 fe8f 	bl	800b524 <vPortEnterCritical>
 8008806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008808:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800880c:	b25b      	sxtb	r3, r3
 800880e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008812:	d103      	bne.n	800881c <xQueueGenericSend+0x16c>
 8008814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008816:	2200      	movs	r2, #0
 8008818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800881c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008822:	b25b      	sxtb	r3, r3
 8008824:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008828:	d103      	bne.n	8008832 <xQueueGenericSend+0x182>
 800882a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882c:	2200      	movs	r2, #0
 800882e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008832:	f002 fea7 	bl	800b584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008836:	1d3a      	adds	r2, r7, #4
 8008838:	f107 0314 	add.w	r3, r7, #20
 800883c:	4611      	mov	r1, r2
 800883e:	4618      	mov	r0, r3
 8008840:	f001 fd7a 	bl	800a338 <xTaskCheckForTimeOut>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d124      	bne.n	8008894 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800884a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800884c:	f000 fc52 	bl	80090f4 <prvIsQueueFull>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d018      	beq.n	8008888 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008858:	3310      	adds	r3, #16
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	4611      	mov	r1, r2
 800885e:	4618      	mov	r0, r3
 8008860:	f001 fc7a 	bl	800a158 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008864:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008866:	f000 fbdd 	bl	8009024 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800886a:	f001 faa9 	bl	8009dc0 <xTaskResumeAll>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	f47f af7c 	bne.w	800876e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008876:	4b0c      	ldr	r3, [pc, #48]	; (80088a8 <xQueueGenericSend+0x1f8>)
 8008878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800887c:	601a      	str	r2, [r3, #0]
 800887e:	f3bf 8f4f 	dsb	sy
 8008882:	f3bf 8f6f 	isb	sy
 8008886:	e772      	b.n	800876e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008888:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800888a:	f000 fbcb 	bl	8009024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800888e:	f001 fa97 	bl	8009dc0 <xTaskResumeAll>
 8008892:	e76c      	b.n	800876e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008896:	f000 fbc5 	bl	8009024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800889a:	f001 fa91 	bl	8009dc0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800889e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3738      	adds	r7, #56	; 0x38
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	e000ed04 	.word	0xe000ed04

080088ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b090      	sub	sp, #64	; 0x40
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	607a      	str	r2, [r7, #4]
 80088b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80088be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d10a      	bne.n	80088da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80088c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c8:	f383 8811 	msr	BASEPRI, r3
 80088cc:	f3bf 8f6f 	isb	sy
 80088d0:	f3bf 8f4f 	dsb	sy
 80088d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80088d6:	bf00      	nop
 80088d8:	e7fe      	b.n	80088d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d103      	bne.n	80088e8 <xQueueGenericSendFromISR+0x3c>
 80088e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d101      	bne.n	80088ec <xQueueGenericSendFromISR+0x40>
 80088e8:	2301      	movs	r3, #1
 80088ea:	e000      	b.n	80088ee <xQueueGenericSendFromISR+0x42>
 80088ec:	2300      	movs	r3, #0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10a      	bne.n	8008908 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80088f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f6:	f383 8811 	msr	BASEPRI, r3
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008904:	bf00      	nop
 8008906:	e7fe      	b.n	8008906 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	2b02      	cmp	r3, #2
 800890c:	d103      	bne.n	8008916 <xQueueGenericSendFromISR+0x6a>
 800890e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008912:	2b01      	cmp	r3, #1
 8008914:	d101      	bne.n	800891a <xQueueGenericSendFromISR+0x6e>
 8008916:	2301      	movs	r3, #1
 8008918:	e000      	b.n	800891c <xQueueGenericSendFromISR+0x70>
 800891a:	2300      	movs	r3, #0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d10a      	bne.n	8008936 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008924:	f383 8811 	msr	BASEPRI, r3
 8008928:	f3bf 8f6f 	isb	sy
 800892c:	f3bf 8f4f 	dsb	sy
 8008930:	623b      	str	r3, [r7, #32]
}
 8008932:	bf00      	nop
 8008934:	e7fe      	b.n	8008934 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008936:	f002 fed7 	bl	800b6e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800893a:	f3ef 8211 	mrs	r2, BASEPRI
 800893e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008942:	f383 8811 	msr	BASEPRI, r3
 8008946:	f3bf 8f6f 	isb	sy
 800894a:	f3bf 8f4f 	dsb	sy
 800894e:	61fa      	str	r2, [r7, #28]
 8008950:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008952:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008954:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800895a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800895c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800895e:	429a      	cmp	r2, r3
 8008960:	d302      	bcc.n	8008968 <xQueueGenericSendFromISR+0xbc>
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	2b02      	cmp	r3, #2
 8008966:	d12f      	bne.n	80089c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800896a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800896e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008976:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008978:	683a      	ldr	r2, [r7, #0]
 800897a:	68b9      	ldr	r1, [r7, #8]
 800897c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800897e:	f000 fac1 	bl	8008f04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008982:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008986:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800898a:	d112      	bne.n	80089b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800898c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800898e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008990:	2b00      	cmp	r3, #0
 8008992:	d016      	beq.n	80089c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008996:	3324      	adds	r3, #36	; 0x24
 8008998:	4618      	mov	r0, r3
 800899a:	f001 fc2d 	bl	800a1f8 <xTaskRemoveFromEventList>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d00e      	beq.n	80089c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d00b      	beq.n	80089c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	601a      	str	r2, [r3, #0]
 80089b0:	e007      	b.n	80089c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80089b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80089b6:	3301      	adds	r3, #1
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	b25a      	sxtb	r2, r3
 80089bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80089c2:	2301      	movs	r3, #1
 80089c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80089c6:	e001      	b.n	80089cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80089c8:	2300      	movs	r3, #0
 80089ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80089cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80089d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80089d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3740      	adds	r7, #64	; 0x40
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b08e      	sub	sp, #56	; 0x38
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80089f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d10a      	bne.n	8008a0c <xQueueGiveFromISR+0x2a>
	__asm volatile
 80089f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089fa:	f383 8811 	msr	BASEPRI, r3
 80089fe:	f3bf 8f6f 	isb	sy
 8008a02:	f3bf 8f4f 	dsb	sy
 8008a06:	623b      	str	r3, [r7, #32]
}
 8008a08:	bf00      	nop
 8008a0a:	e7fe      	b.n	8008a0a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d00a      	beq.n	8008a2a <xQueueGiveFromISR+0x48>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	61fb      	str	r3, [r7, #28]
}
 8008a26:	bf00      	nop
 8008a28:	e7fe      	b.n	8008a28 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d103      	bne.n	8008a3a <xQueueGiveFromISR+0x58>
 8008a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <xQueueGiveFromISR+0x5c>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e000      	b.n	8008a40 <xQueueGiveFromISR+0x5e>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d10a      	bne.n	8008a5a <xQueueGiveFromISR+0x78>
	__asm volatile
 8008a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a48:	f383 8811 	msr	BASEPRI, r3
 8008a4c:	f3bf 8f6f 	isb	sy
 8008a50:	f3bf 8f4f 	dsb	sy
 8008a54:	61bb      	str	r3, [r7, #24]
}
 8008a56:	bf00      	nop
 8008a58:	e7fe      	b.n	8008a58 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a5a:	f002 fe45 	bl	800b6e8 <vPortValidateInterruptPriority>
	__asm volatile
 8008a5e:	f3ef 8211 	mrs	r2, BASEPRI
 8008a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	617a      	str	r2, [r7, #20]
 8008a74:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008a76:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a78:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a7e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d22b      	bcs.n	8008ae2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a9a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008a9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008aa4:	d112      	bne.n	8008acc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d016      	beq.n	8008adc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab0:	3324      	adds	r3, #36	; 0x24
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f001 fba0 	bl	800a1f8 <xTaskRemoveFromEventList>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d00e      	beq.n	8008adc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d00b      	beq.n	8008adc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	601a      	str	r2, [r3, #0]
 8008aca:	e007      	b.n	8008adc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008acc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	b2db      	uxtb	r3, r3
 8008ad4:	b25a      	sxtb	r2, r3
 8008ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008adc:	2301      	movs	r3, #1
 8008ade:	637b      	str	r3, [r7, #52]	; 0x34
 8008ae0:	e001      	b.n	8008ae6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ae8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f383 8811 	msr	BASEPRI, r3
}
 8008af0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3738      	adds	r7, #56	; 0x38
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b08c      	sub	sp, #48	; 0x30
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	60f8      	str	r0, [r7, #12]
 8008b04:	60b9      	str	r1, [r7, #8]
 8008b06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d10a      	bne.n	8008b2c <xQueueReceive+0x30>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	623b      	str	r3, [r7, #32]
}
 8008b28:	bf00      	nop
 8008b2a:	e7fe      	b.n	8008b2a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d103      	bne.n	8008b3a <xQueueReceive+0x3e>
 8008b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d101      	bne.n	8008b3e <xQueueReceive+0x42>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e000      	b.n	8008b40 <xQueueReceive+0x44>
 8008b3e:	2300      	movs	r3, #0
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d10a      	bne.n	8008b5a <xQueueReceive+0x5e>
	__asm volatile
 8008b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	61fb      	str	r3, [r7, #28]
}
 8008b56:	bf00      	nop
 8008b58:	e7fe      	b.n	8008b58 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b5a:	f001 fd45 	bl	800a5e8 <xTaskGetSchedulerState>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d102      	bne.n	8008b6a <xQueueReceive+0x6e>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d101      	bne.n	8008b6e <xQueueReceive+0x72>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e000      	b.n	8008b70 <xQueueReceive+0x74>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d10a      	bne.n	8008b8a <xQueueReceive+0x8e>
	__asm volatile
 8008b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b78:	f383 8811 	msr	BASEPRI, r3
 8008b7c:	f3bf 8f6f 	isb	sy
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	61bb      	str	r3, [r7, #24]
}
 8008b86:	bf00      	nop
 8008b88:	e7fe      	b.n	8008b88 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008b8a:	f002 fccb 	bl	800b524 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b92:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d01f      	beq.n	8008bda <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b9a:	68b9      	ldr	r1, [r7, #8]
 8008b9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b9e:	f000 fa1b 	bl	8008fd8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba4:	1e5a      	subs	r2, r3, #1
 8008ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00f      	beq.n	8008bd2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb4:	3310      	adds	r3, #16
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f001 fb1e 	bl	800a1f8 <xTaskRemoveFromEventList>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d007      	beq.n	8008bd2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008bc2:	4b3d      	ldr	r3, [pc, #244]	; (8008cb8 <xQueueReceive+0x1bc>)
 8008bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bc8:	601a      	str	r2, [r3, #0]
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008bd2:	f002 fcd7 	bl	800b584 <vPortExitCritical>
				return pdPASS;
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e069      	b.n	8008cae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d103      	bne.n	8008be8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008be0:	f002 fcd0 	bl	800b584 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008be4:	2300      	movs	r3, #0
 8008be6:	e062      	b.n	8008cae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d106      	bne.n	8008bfc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008bee:	f107 0310 	add.w	r3, r7, #16
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f001 fb8a 	bl	800a30c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008bfc:	f002 fcc2 	bl	800b584 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c00:	f001 f8d0 	bl	8009da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c04:	f002 fc8e 	bl	800b524 <vPortEnterCritical>
 8008c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c0e:	b25b      	sxtb	r3, r3
 8008c10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c14:	d103      	bne.n	8008c1e <xQueueReceive+0x122>
 8008c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c24:	b25b      	sxtb	r3, r3
 8008c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c2a:	d103      	bne.n	8008c34 <xQueueReceive+0x138>
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c34:	f002 fca6 	bl	800b584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c38:	1d3a      	adds	r2, r7, #4
 8008c3a:	f107 0310 	add.w	r3, r7, #16
 8008c3e:	4611      	mov	r1, r2
 8008c40:	4618      	mov	r0, r3
 8008c42:	f001 fb79 	bl	800a338 <xTaskCheckForTimeOut>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d123      	bne.n	8008c94 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c4e:	f000 fa3b 	bl	80090c8 <prvIsQueueEmpty>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d017      	beq.n	8008c88 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c5a:	3324      	adds	r3, #36	; 0x24
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	4611      	mov	r1, r2
 8008c60:	4618      	mov	r0, r3
 8008c62:	f001 fa79 	bl	800a158 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c68:	f000 f9dc 	bl	8009024 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008c6c:	f001 f8a8 	bl	8009dc0 <xTaskResumeAll>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d189      	bne.n	8008b8a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008c76:	4b10      	ldr	r3, [pc, #64]	; (8008cb8 <xQueueReceive+0x1bc>)
 8008c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c7c:	601a      	str	r2, [r3, #0]
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	f3bf 8f6f 	isb	sy
 8008c86:	e780      	b.n	8008b8a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c8a:	f000 f9cb 	bl	8009024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008c8e:	f001 f897 	bl	8009dc0 <xTaskResumeAll>
 8008c92:	e77a      	b.n	8008b8a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008c94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c96:	f000 f9c5 	bl	8009024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c9a:	f001 f891 	bl	8009dc0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ca0:	f000 fa12 	bl	80090c8 <prvIsQueueEmpty>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f43f af6f 	beq.w	8008b8a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008cac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3730      	adds	r7, #48	; 0x30
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	e000ed04 	.word	0xe000ed04

08008cbc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b08e      	sub	sp, #56	; 0x38
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d10a      	bne.n	8008cee <xQueueSemaphoreTake+0x32>
	__asm volatile
 8008cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cdc:	f383 8811 	msr	BASEPRI, r3
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	f3bf 8f4f 	dsb	sy
 8008ce8:	623b      	str	r3, [r7, #32]
}
 8008cea:	bf00      	nop
 8008cec:	e7fe      	b.n	8008cec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00a      	beq.n	8008d0c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8008cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfa:	f383 8811 	msr	BASEPRI, r3
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f3bf 8f4f 	dsb	sy
 8008d06:	61fb      	str	r3, [r7, #28]
}
 8008d08:	bf00      	nop
 8008d0a:	e7fe      	b.n	8008d0a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d0c:	f001 fc6c 	bl	800a5e8 <xTaskGetSchedulerState>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d102      	bne.n	8008d1c <xQueueSemaphoreTake+0x60>
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d101      	bne.n	8008d20 <xQueueSemaphoreTake+0x64>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e000      	b.n	8008d22 <xQueueSemaphoreTake+0x66>
 8008d20:	2300      	movs	r3, #0
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d10a      	bne.n	8008d3c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2a:	f383 8811 	msr	BASEPRI, r3
 8008d2e:	f3bf 8f6f 	isb	sy
 8008d32:	f3bf 8f4f 	dsb	sy
 8008d36:	61bb      	str	r3, [r7, #24]
}
 8008d38:	bf00      	nop
 8008d3a:	e7fe      	b.n	8008d3a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d3c:	f002 fbf2 	bl	800b524 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d44:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d024      	beq.n	8008d96 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d4e:	1e5a      	subs	r2, r3, #1
 8008d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d52:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d104      	bne.n	8008d66 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008d5c:	f001 fdba 	bl	800a8d4 <pvTaskIncrementMutexHeldCount>
 8008d60:	4602      	mov	r2, r0
 8008d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d64:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00f      	beq.n	8008d8e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d70:	3310      	adds	r3, #16
 8008d72:	4618      	mov	r0, r3
 8008d74:	f001 fa40 	bl	800a1f8 <xTaskRemoveFromEventList>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d007      	beq.n	8008d8e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d7e:	4b54      	ldr	r3, [pc, #336]	; (8008ed0 <xQueueSemaphoreTake+0x214>)
 8008d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d84:	601a      	str	r2, [r3, #0]
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008d8e:	f002 fbf9 	bl	800b584 <vPortExitCritical>
				return pdPASS;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e097      	b.n	8008ec6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d111      	bne.n	8008dc0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00a      	beq.n	8008db8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da6:	f383 8811 	msr	BASEPRI, r3
 8008daa:	f3bf 8f6f 	isb	sy
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	617b      	str	r3, [r7, #20]
}
 8008db4:	bf00      	nop
 8008db6:	e7fe      	b.n	8008db6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008db8:	f002 fbe4 	bl	800b584 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	e082      	b.n	8008ec6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d106      	bne.n	8008dd4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008dc6:	f107 030c 	add.w	r3, r7, #12
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f001 fa9e 	bl	800a30c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008dd4:	f002 fbd6 	bl	800b584 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008dd8:	f000 ffe4 	bl	8009da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ddc:	f002 fba2 	bl	800b524 <vPortEnterCritical>
 8008de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008de6:	b25b      	sxtb	r3, r3
 8008de8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dec:	d103      	bne.n	8008df6 <xQueueSemaphoreTake+0x13a>
 8008dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008dfc:	b25b      	sxtb	r3, r3
 8008dfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e02:	d103      	bne.n	8008e0c <xQueueSemaphoreTake+0x150>
 8008e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e0c:	f002 fbba 	bl	800b584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e10:	463a      	mov	r2, r7
 8008e12:	f107 030c 	add.w	r3, r7, #12
 8008e16:	4611      	mov	r1, r2
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f001 fa8d 	bl	800a338 <xTaskCheckForTimeOut>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d132      	bne.n	8008e8a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e26:	f000 f94f 	bl	80090c8 <prvIsQueueEmpty>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d026      	beq.n	8008e7e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d109      	bne.n	8008e4c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008e38:	f002 fb74 	bl	800b524 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	4618      	mov	r0, r3
 8008e42:	f001 fbef 	bl	800a624 <xTaskPriorityInherit>
 8008e46:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008e48:	f002 fb9c 	bl	800b584 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e4e:	3324      	adds	r3, #36	; 0x24
 8008e50:	683a      	ldr	r2, [r7, #0]
 8008e52:	4611      	mov	r1, r2
 8008e54:	4618      	mov	r0, r3
 8008e56:	f001 f97f 	bl	800a158 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e5c:	f000 f8e2 	bl	8009024 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e60:	f000 ffae 	bl	8009dc0 <xTaskResumeAll>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	f47f af68 	bne.w	8008d3c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008e6c:	4b18      	ldr	r3, [pc, #96]	; (8008ed0 <xQueueSemaphoreTake+0x214>)
 8008e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e72:	601a      	str	r2, [r3, #0]
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	e75e      	b.n	8008d3c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008e7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e80:	f000 f8d0 	bl	8009024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e84:	f000 ff9c 	bl	8009dc0 <xTaskResumeAll>
 8008e88:	e758      	b.n	8008d3c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008e8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e8c:	f000 f8ca 	bl	8009024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e90:	f000 ff96 	bl	8009dc0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e96:	f000 f917 	bl	80090c8 <prvIsQueueEmpty>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f43f af4d 	beq.w	8008d3c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00d      	beq.n	8008ec4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008ea8:	f002 fb3c 	bl	800b524 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008eac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008eae:	f000 f811 	bl	8008ed4 <prvGetDisinheritPriorityAfterTimeout>
 8008eb2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f001 fc88 	bl	800a7d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008ec0:	f002 fb60 	bl	800b584 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ec4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3738      	adds	r7, #56	; 0x38
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	e000ed04 	.word	0xe000ed04

08008ed4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b085      	sub	sp, #20
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d006      	beq.n	8008ef2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008eee:	60fb      	str	r3, [r7, #12]
 8008ef0:	e001      	b.n	8008ef6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
	}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008f10:	2300      	movs	r3, #0
 8008f12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d10d      	bne.n	8008f3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d14d      	bne.n	8008fc6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f001 fbe0 	bl	800a6f4 <xTaskPriorityDisinherit>
 8008f34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	609a      	str	r2, [r3, #8]
 8008f3c:	e043      	b.n	8008fc6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d119      	bne.n	8008f78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6858      	ldr	r0, [r3, #4]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	68b9      	ldr	r1, [r7, #8]
 8008f50:	f002 fe42 	bl	800bbd8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	685a      	ldr	r2, [r3, #4]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5c:	441a      	add	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	685a      	ldr	r2, [r3, #4]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d32b      	bcc.n	8008fc6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	605a      	str	r2, [r3, #4]
 8008f76:	e026      	b.n	8008fc6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	68d8      	ldr	r0, [r3, #12]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f80:	461a      	mov	r2, r3
 8008f82:	68b9      	ldr	r1, [r7, #8]
 8008f84:	f002 fe28 	bl	800bbd8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	68da      	ldr	r2, [r3, #12]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f90:	425b      	negs	r3, r3
 8008f92:	441a      	add	r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	68da      	ldr	r2, [r3, #12]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d207      	bcs.n	8008fb4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	689a      	ldr	r2, [r3, #8]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fac:	425b      	negs	r3, r3
 8008fae:	441a      	add	r2, r3
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2b02      	cmp	r3, #2
 8008fb8:	d105      	bne.n	8008fc6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d002      	beq.n	8008fc6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	1c5a      	adds	r2, r3, #1
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008fce:	697b      	ldr	r3, [r7, #20]
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3718      	adds	r7, #24
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d018      	beq.n	800901c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	68da      	ldr	r2, [r3, #12]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ff2:	441a      	add	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	68da      	ldr	r2, [r3, #12]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	429a      	cmp	r2, r3
 8009002:	d303      	bcc.n	800900c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681a      	ldr	r2, [r3, #0]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	68d9      	ldr	r1, [r3, #12]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009014:	461a      	mov	r2, r3
 8009016:	6838      	ldr	r0, [r7, #0]
 8009018:	f002 fdde 	bl	800bbd8 <memcpy>
	}
}
 800901c:	bf00      	nop
 800901e:	3708      	adds	r7, #8
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800902c:	f002 fa7a 	bl	800b524 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009036:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009038:	e011      	b.n	800905e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903e:	2b00      	cmp	r3, #0
 8009040:	d012      	beq.n	8009068 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	3324      	adds	r3, #36	; 0x24
 8009046:	4618      	mov	r0, r3
 8009048:	f001 f8d6 	bl	800a1f8 <xTaskRemoveFromEventList>
 800904c:	4603      	mov	r3, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	d001      	beq.n	8009056 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009052:	f001 f9d3 	bl	800a3fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009056:	7bfb      	ldrb	r3, [r7, #15]
 8009058:	3b01      	subs	r3, #1
 800905a:	b2db      	uxtb	r3, r3
 800905c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800905e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009062:	2b00      	cmp	r3, #0
 8009064:	dce9      	bgt.n	800903a <prvUnlockQueue+0x16>
 8009066:	e000      	b.n	800906a <prvUnlockQueue+0x46>
					break;
 8009068:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	22ff      	movs	r2, #255	; 0xff
 800906e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009072:	f002 fa87 	bl	800b584 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009076:	f002 fa55 	bl	800b524 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009080:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009082:	e011      	b.n	80090a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d012      	beq.n	80090b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	3310      	adds	r3, #16
 8009090:	4618      	mov	r0, r3
 8009092:	f001 f8b1 	bl	800a1f8 <xTaskRemoveFromEventList>
 8009096:	4603      	mov	r3, r0
 8009098:	2b00      	cmp	r3, #0
 800909a:	d001      	beq.n	80090a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800909c:	f001 f9ae 	bl	800a3fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80090a0:	7bbb      	ldrb	r3, [r7, #14]
 80090a2:	3b01      	subs	r3, #1
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	dce9      	bgt.n	8009084 <prvUnlockQueue+0x60>
 80090b0:	e000      	b.n	80090b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80090b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	22ff      	movs	r2, #255	; 0xff
 80090b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80090bc:	f002 fa62 	bl	800b584 <vPortExitCritical>
}
 80090c0:	bf00      	nop
 80090c2:	3710      	adds	r7, #16
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80090d0:	f002 fa28 	bl	800b524 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d102      	bne.n	80090e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80090dc:	2301      	movs	r3, #1
 80090de:	60fb      	str	r3, [r7, #12]
 80090e0:	e001      	b.n	80090e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80090e2:	2300      	movs	r3, #0
 80090e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80090e6:	f002 fa4d 	bl	800b584 <vPortExitCritical>

	return xReturn;
 80090ea:	68fb      	ldr	r3, [r7, #12]
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3710      	adds	r7, #16
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80090fc:	f002 fa12 	bl	800b524 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009108:	429a      	cmp	r2, r3
 800910a:	d102      	bne.n	8009112 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800910c:	2301      	movs	r3, #1
 800910e:	60fb      	str	r3, [r7, #12]
 8009110:	e001      	b.n	8009116 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009112:	2300      	movs	r3, #0
 8009114:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009116:	f002 fa35 	bl	800b584 <vPortExitCritical>

	return xReturn;
 800911a:	68fb      	ldr	r3, [r7, #12]
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800912e:	2300      	movs	r3, #0
 8009130:	60fb      	str	r3, [r7, #12]
 8009132:	e014      	b.n	800915e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009134:	4a0f      	ldr	r2, [pc, #60]	; (8009174 <vQueueAddToRegistry+0x50>)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d10b      	bne.n	8009158 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009140:	490c      	ldr	r1, [pc, #48]	; (8009174 <vQueueAddToRegistry+0x50>)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	683a      	ldr	r2, [r7, #0]
 8009146:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800914a:	4a0a      	ldr	r2, [pc, #40]	; (8009174 <vQueueAddToRegistry+0x50>)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	00db      	lsls	r3, r3, #3
 8009150:	4413      	add	r3, r2
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009156:	e006      	b.n	8009166 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	3301      	adds	r3, #1
 800915c:	60fb      	str	r3, [r7, #12]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2b07      	cmp	r3, #7
 8009162:	d9e7      	bls.n	8009134 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009164:	bf00      	nop
 8009166:	bf00      	nop
 8009168:	3714      	adds	r7, #20
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop
 8009174:	200009fc 	.word	0x200009fc

08009178 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009188:	f002 f9cc 	bl	800b524 <vPortEnterCritical>
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009192:	b25b      	sxtb	r3, r3
 8009194:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009198:	d103      	bne.n	80091a2 <vQueueWaitForMessageRestricted+0x2a>
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	2200      	movs	r2, #0
 800919e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091a8:	b25b      	sxtb	r3, r3
 80091aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091ae:	d103      	bne.n	80091b8 <vQueueWaitForMessageRestricted+0x40>
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091b8:	f002 f9e4 	bl	800b584 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d106      	bne.n	80091d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	3324      	adds	r3, #36	; 0x24
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	68b9      	ldr	r1, [r7, #8]
 80091cc:	4618      	mov	r0, r3
 80091ce:	f000 ffe7 	bl	800a1a0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80091d2:	6978      	ldr	r0, [r7, #20]
 80091d4:	f7ff ff26 	bl	8009024 <prvUnlockQueue>
	}
 80091d8:	bf00      	nop
 80091da:	3718      	adds	r7, #24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b08c      	sub	sp, #48	; 0x30
 80091e4:	af02      	add	r7, sp, #8
 80091e6:	60f8      	str	r0, [r7, #12]
 80091e8:	60b9      	str	r1, [r7, #8]
 80091ea:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2b01      	cmp	r3, #1
 80091f0:	d110      	bne.n	8009214 <xStreamBufferGenericCreate+0x34>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 80091f2:	2301      	movs	r3, #1
 80091f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2b04      	cmp	r3, #4
 80091fc:	d81b      	bhi.n	8009236 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 80091fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009202:	f383 8811 	msr	BASEPRI, r3
 8009206:	f3bf 8f6f 	isb	sy
 800920a:	f3bf 8f4f 	dsb	sy
 800920e:	61fb      	str	r3, [r7, #28]
}
 8009210:	bf00      	nop
 8009212:	e7fe      	b.n	8009212 <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8009214:	2300      	movs	r3, #0
 8009216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10a      	bne.n	8009236 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009224:	f383 8811 	msr	BASEPRI, r3
 8009228:	f3bf 8f6f 	isb	sy
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	61bb      	str	r3, [r7, #24]
}
 8009232:	bf00      	nop
 8009234:	e7fe      	b.n	8009234 <xStreamBufferGenericCreate+0x54>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8009236:	68ba      	ldr	r2, [r7, #8]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	429a      	cmp	r2, r3
 800923c:	d90a      	bls.n	8009254 <xStreamBufferGenericCreate+0x74>
	__asm volatile
 800923e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009242:	f383 8811 	msr	BASEPRI, r3
 8009246:	f3bf 8f6f 	isb	sy
 800924a:	f3bf 8f4f 	dsb	sy
 800924e:	617b      	str	r3, [r7, #20]
}
 8009250:	bf00      	nop
 8009252:	e7fe      	b.n	8009252 <xStreamBufferGenericCreate+0x72>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d101      	bne.n	800925e <xStreamBufferGenericCreate+0x7e>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800925a:	2301      	movs	r3, #1
 800925c:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	3301      	adds	r3, #1
 8009262:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	3324      	adds	r3, #36	; 0x24
 8009268:	4618      	mov	r0, r3
 800926a:	f002 fa7d 	bl	800b768 <pvPortMalloc>
 800926e:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8009270:	6a3b      	ldr	r3, [r7, #32]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00a      	beq.n	800928c <xStreamBufferGenericCreate+0xac>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8009276:	6a3b      	ldr	r3, [r7, #32]
 8009278:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800927c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009280:	9300      	str	r3, [sp, #0]
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	6a38      	ldr	r0, [r7, #32]
 8009288:	f000 fafd 	bl	8009886 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800928c:	6a3b      	ldr	r3, [r7, #32]
	}
 800928e:	4618      	mov	r0, r3
 8009290:	3728      	adds	r7, #40	; 0x28
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}

08009296 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8009296:	b480      	push	{r7}
 8009298:	b087      	sub	sp, #28
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10a      	bne.n	80092be <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 80092a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ac:	f383 8811 	msr	BASEPRI, r3
 80092b0:	f3bf 8f6f 	isb	sy
 80092b4:	f3bf 8f4f 	dsb	sy
 80092b8:	60fb      	str	r3, [r7, #12]
}
 80092ba:	bf00      	nop
 80092bc:	e7fe      	b.n	80092bc <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	689a      	ldr	r2, [r3, #8]
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4413      	add	r3, r2
 80092c8:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	1ad3      	subs	r3, r2, r3
 80092d2:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	3b01      	subs	r3, #1
 80092d8:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	697a      	ldr	r2, [r7, #20]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d304      	bcc.n	80092ee <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	697a      	ldr	r2, [r7, #20]
 80092ea:	1ad3      	subs	r3, r2, r3
 80092ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 80092ee:	697b      	ldr	r3, [r7, #20]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	371c      	adds	r7, #28
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b090      	sub	sp, #64	; 0x40
 8009300:	af02      	add	r7, sp, #8
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	607a      	str	r2, [r7, #4]
 8009308:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 800930e:	2300      	movs	r3, #0
 8009310:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d10a      	bne.n	8009332 <xStreamBufferSend+0x36>
	__asm volatile
 800931c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009320:	f383 8811 	msr	BASEPRI, r3
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800932e:	bf00      	nop
 8009330:	e7fe      	b.n	8009330 <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 8009332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009334:	2b00      	cmp	r3, #0
 8009336:	d10a      	bne.n	800934e <xStreamBufferSend+0x52>
	__asm volatile
 8009338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800933c:	f383 8811 	msr	BASEPRI, r3
 8009340:	f3bf 8f6f 	isb	sy
 8009344:	f3bf 8f4f 	dsb	sy
 8009348:	623b      	str	r3, [r7, #32]
}
 800934a:	bf00      	nop
 800934c:	e7fe      	b.n	800934c <xStreamBufferSend+0x50>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800934e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009350:	7f1b      	ldrb	r3, [r3, #28]
 8009352:	f003 0301 	and.w	r3, r3, #1
 8009356:	2b00      	cmp	r3, #0
 8009358:	d011      	beq.n	800937e <xStreamBufferSend+0x82>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800935a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800935c:	3304      	adds	r3, #4
 800935e:	633b      	str	r3, [r7, #48]	; 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 8009360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	429a      	cmp	r2, r3
 8009366:	d80a      	bhi.n	800937e <xStreamBufferSend+0x82>
	__asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800936c:	f383 8811 	msr	BASEPRI, r3
 8009370:	f3bf 8f6f 	isb	sy
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	61fb      	str	r3, [r7, #28]
}
 800937a:	bf00      	nop
 800937c:	e7fe      	b.n	800937c <xStreamBufferSend+0x80>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d03e      	beq.n	8009402 <xStreamBufferSend+0x106>
	{
		vTaskSetTimeOutState( &xTimeOut );
 8009384:	f107 0310 	add.w	r3, r7, #16
 8009388:	4618      	mov	r0, r3
 800938a:	f000 ff99 	bl	800a2c0 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 800938e:	f002 f8c9 	bl	800b524 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009392:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009394:	f7ff ff7f 	bl	8009296 <xStreamBufferSpacesAvailable>
 8009398:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 800939a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800939c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939e:	429a      	cmp	r2, r3
 80093a0:	d217      	bcs.n	80093d2 <xStreamBufferSend+0xd6>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 80093a2:	2000      	movs	r0, #0
 80093a4:	f001 fbc8 	bl	800ab38 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 80093a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093aa:	695b      	ldr	r3, [r3, #20]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d00a      	beq.n	80093c6 <xStreamBufferSend+0xca>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	61bb      	str	r3, [r7, #24]
}
 80093c2:	bf00      	nop
 80093c4:	e7fe      	b.n	80093c4 <xStreamBufferSend+0xc8>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 80093c6:	f001 f8ff 	bl	800a5c8 <xTaskGetCurrentTaskHandle>
 80093ca:	4602      	mov	r2, r0
 80093cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ce:	615a      	str	r2, [r3, #20]
 80093d0:	e002      	b.n	80093d8 <xStreamBufferSend+0xdc>
				}
				else
				{
					taskEXIT_CRITICAL();
 80093d2:	f002 f8d7 	bl	800b584 <vPortExitCritical>
					break;
 80093d6:	e014      	b.n	8009402 <xStreamBufferSend+0x106>
				}
			}
			taskEXIT_CRITICAL();
 80093d8:	f002 f8d4 	bl	800b584 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	2200      	movs	r2, #0
 80093e0:	2100      	movs	r1, #0
 80093e2:	2000      	movs	r0, #0
 80093e4:	f001 fa8a 	bl	800a8fc <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 80093e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ea:	2200      	movs	r2, #0
 80093ec:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 80093ee:	463a      	mov	r2, r7
 80093f0:	f107 0310 	add.w	r3, r7, #16
 80093f4:	4611      	mov	r1, r2
 80093f6:	4618      	mov	r0, r3
 80093f8:	f000 ff9e 	bl	800a338 <xTaskCheckForTimeOut>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d0c5      	beq.n	800938e <xStreamBufferSend+0x92>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 8009402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009404:	2b00      	cmp	r3, #0
 8009406:	d103      	bne.n	8009410 <xStreamBufferSend+0x114>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009408:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800940a:	f7ff ff44 	bl	8009296 <xStreamBufferSpacesAvailable>
 800940e:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8009410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	68b9      	ldr	r1, [r7, #8]
 800941a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800941c:	f000 f823 	bl	8009466 <prvWriteMessageToBuffer>
 8009420:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8009422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009424:	2b00      	cmp	r3, #0
 8009426:	d019      	beq.n	800945c <xStreamBufferSend+0x160>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8009428:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800942a:	f000 fa0c 	bl	8009846 <prvBytesInBuffer>
 800942e:	4602      	mov	r2, r0
 8009430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	429a      	cmp	r2, r3
 8009436:	d311      	bcc.n	800945c <xStreamBufferSend+0x160>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 8009438:	f000 fcb4 	bl	8009da4 <vTaskSuspendAll>
 800943c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d009      	beq.n	8009458 <xStreamBufferSend+0x15c>
 8009444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009446:	6918      	ldr	r0, [r3, #16]
 8009448:	2300      	movs	r3, #0
 800944a:	2200      	movs	r2, #0
 800944c:	2100      	movs	r1, #0
 800944e:	f001 fab5 	bl	800a9bc <xTaskGenericNotify>
 8009452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009454:	2200      	movs	r2, #0
 8009456:	611a      	str	r2, [r3, #16]
 8009458:	f000 fcb2 	bl	8009dc0 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 800945c:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800945e:	4618      	mov	r0, r3
 8009460:	3738      	adds	r7, #56	; 0x38
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b086      	sub	sp, #24
 800946a:	af00      	add	r7, sp, #0
 800946c:	60f8      	str	r0, [r7, #12]
 800946e:	60b9      	str	r1, [r7, #8]
 8009470:	607a      	str	r2, [r7, #4]
 8009472:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d102      	bne.n	8009480 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800947a:	2300      	movs	r3, #0
 800947c:	617b      	str	r3, [r7, #20]
 800947e:	e01d      	b.n	80094bc <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	7f1b      	ldrb	r3, [r3, #28]
 8009484:	f003 0301 	and.w	r3, r3, #1
 8009488:	2b00      	cmp	r3, #0
 800948a:	d108      	bne.n	800949e <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800948c:	2301      	movs	r3, #1
 800948e:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8009490:	687a      	ldr	r2, [r7, #4]
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	4293      	cmp	r3, r2
 8009496:	bf28      	it	cs
 8009498:	4613      	movcs	r3, r2
 800949a:	607b      	str	r3, [r7, #4]
 800949c:	e00e      	b.n	80094bc <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800949e:	683a      	ldr	r2, [r7, #0]
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d308      	bcc.n	80094b8 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 80094a6:	2301      	movs	r3, #1
 80094a8:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80094aa:	1d3b      	adds	r3, r7, #4
 80094ac:	2204      	movs	r2, #4
 80094ae:	4619      	mov	r1, r3
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f000 f8dc 	bl	800966e <prvWriteBytesToBuffer>
 80094b6:	e001      	b.n	80094bc <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 80094b8:	2300      	movs	r3, #0
 80094ba:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d007      	beq.n	80094d2 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	461a      	mov	r2, r3
 80094c6:	68b9      	ldr	r1, [r7, #8]
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 f8d0 	bl	800966e <prvWriteBytesToBuffer>
 80094ce:	6138      	str	r0, [r7, #16]
 80094d0:	e001      	b.n	80094d6 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 80094d2:	2300      	movs	r3, #0
 80094d4:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 80094d6:	693b      	ldr	r3, [r7, #16]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3718      	adds	r7, #24
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b08e      	sub	sp, #56	; 0x38
 80094e4:	af02      	add	r7, sp, #8
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	607a      	str	r2, [r7, #4]
 80094ec:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 80094f2:	2300      	movs	r3, #0
 80094f4:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10a      	bne.n	8009512 <xStreamBufferReceive+0x32>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	61fb      	str	r3, [r7, #28]
}
 800950e:	bf00      	nop
 8009510:	e7fe      	b.n	8009510 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 8009512:	6a3b      	ldr	r3, [r7, #32]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10a      	bne.n	800952e <xStreamBufferReceive+0x4e>
	__asm volatile
 8009518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800951c:	f383 8811 	msr	BASEPRI, r3
 8009520:	f3bf 8f6f 	isb	sy
 8009524:	f3bf 8f4f 	dsb	sy
 8009528:	61bb      	str	r3, [r7, #24]
}
 800952a:	bf00      	nop
 800952c:	e7fe      	b.n	800952c <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800952e:	6a3b      	ldr	r3, [r7, #32]
 8009530:	7f1b      	ldrb	r3, [r3, #28]
 8009532:	f003 0301 	and.w	r3, r3, #1
 8009536:	2b00      	cmp	r3, #0
 8009538:	d002      	beq.n	8009540 <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800953a:	2304      	movs	r3, #4
 800953c:	627b      	str	r3, [r7, #36]	; 0x24
 800953e:	e001      	b.n	8009544 <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8009540:	2300      	movs	r3, #0
 8009542:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d034      	beq.n	80095b4 <xStreamBufferReceive+0xd4>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800954a:	f001 ffeb 	bl	800b524 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800954e:	6a38      	ldr	r0, [r7, #32]
 8009550:	f000 f979 	bl	8009846 <prvBytesInBuffer>
 8009554:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8009556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800955a:	429a      	cmp	r2, r3
 800955c:	d816      	bhi.n	800958c <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800955e:	2000      	movs	r0, #0
 8009560:	f001 faea 	bl	800ab38 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8009564:	6a3b      	ldr	r3, [r7, #32]
 8009566:	691b      	ldr	r3, [r3, #16]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d00a      	beq.n	8009582 <xStreamBufferReceive+0xa2>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	617b      	str	r3, [r7, #20]
}
 800957e:	bf00      	nop
 8009580:	e7fe      	b.n	8009580 <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8009582:	f001 f821 	bl	800a5c8 <xTaskGetCurrentTaskHandle>
 8009586:	4602      	mov	r2, r0
 8009588:	6a3b      	ldr	r3, [r7, #32]
 800958a:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800958c:	f001 fffa 	bl	800b584 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8009590:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009594:	429a      	cmp	r2, r3
 8009596:	d811      	bhi.n	80095bc <xStreamBufferReceive+0xdc>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	2200      	movs	r2, #0
 800959c:	2100      	movs	r1, #0
 800959e:	2000      	movs	r0, #0
 80095a0:	f001 f9ac 	bl	800a8fc <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 80095a4:	6a3b      	ldr	r3, [r7, #32]
 80095a6:	2200      	movs	r2, #0
 80095a8:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80095aa:	6a38      	ldr	r0, [r7, #32]
 80095ac:	f000 f94b 	bl	8009846 <prvBytesInBuffer>
 80095b0:	62b8      	str	r0, [r7, #40]	; 0x28
 80095b2:	e003      	b.n	80095bc <xStreamBufferReceive+0xdc>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80095b4:	6a38      	ldr	r0, [r7, #32]
 80095b6:	f000 f946 	bl	8009846 <prvBytesInBuffer>
 80095ba:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 80095bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d91d      	bls.n	8009600 <xStreamBufferReceive+0x120>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 80095c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	68b9      	ldr	r1, [r7, #8]
 80095ce:	6a38      	ldr	r0, [r7, #32]
 80095d0:	f000 f81b 	bl	800960a <prvReadMessageFromBuffer>
 80095d4:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 80095d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d011      	beq.n	8009600 <xStreamBufferReceive+0x120>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 80095dc:	f000 fbe2 	bl	8009da4 <vTaskSuspendAll>
 80095e0:	6a3b      	ldr	r3, [r7, #32]
 80095e2:	695b      	ldr	r3, [r3, #20]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d009      	beq.n	80095fc <xStreamBufferReceive+0x11c>
 80095e8:	6a3b      	ldr	r3, [r7, #32]
 80095ea:	6958      	ldr	r0, [r3, #20]
 80095ec:	2300      	movs	r3, #0
 80095ee:	2200      	movs	r2, #0
 80095f0:	2100      	movs	r1, #0
 80095f2:	f001 f9e3 	bl	800a9bc <xTaskGenericNotify>
 80095f6:	6a3b      	ldr	r3, [r7, #32]
 80095f8:	2200      	movs	r2, #0
 80095fa:	615a      	str	r2, [r3, #20]
 80095fc:	f000 fbe0 	bl	8009dc0 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 8009600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009602:	4618      	mov	r0, r3
 8009604:	3730      	adds	r7, #48	; 0x30
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b088      	sub	sp, #32
 800960e:	af00      	add	r7, sp, #0
 8009610:	60f8      	str	r0, [r7, #12]
 8009612:	60b9      	str	r1, [r7, #8]
 8009614:	607a      	str	r2, [r7, #4]
 8009616:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 8009618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800961a:	2b00      	cmp	r3, #0
 800961c:	d019      	beq.n	8009652 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 8009624:	f107 0110 	add.w	r1, r7, #16
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	f000 f890 	bl	8009752 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8009636:	683a      	ldr	r2, [r7, #0]
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	1ad3      	subs	r3, r2, r3
 800963c:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800963e:	69fa      	ldr	r2, [r7, #28]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	429a      	cmp	r2, r3
 8009644:	d907      	bls.n	8009656 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	69ba      	ldr	r2, [r7, #24]
 800964a:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800964c:	2300      	movs	r3, #0
 800964e:	61fb      	str	r3, [r7, #28]
 8009650:	e001      	b.n	8009656 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	69fa      	ldr	r2, [r7, #28]
 800965a:	68b9      	ldr	r1, [r7, #8]
 800965c:	68f8      	ldr	r0, [r7, #12]
 800965e:	f000 f878 	bl	8009752 <prvReadBytesFromBuffer>
 8009662:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 8009664:	697b      	ldr	r3, [r7, #20]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3720      	adds	r7, #32
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b08a      	sub	sp, #40	; 0x28
 8009672:	af00      	add	r7, sp, #0
 8009674:	60f8      	str	r0, [r7, #12]
 8009676:	60b9      	str	r1, [r7, #8]
 8009678:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10a      	bne.n	8009696 <prvWriteBytesToBuffer+0x28>
	__asm volatile
 8009680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	61fb      	str	r3, [r7, #28]
}
 8009692:	bf00      	nop
 8009694:	e7fe      	b.n	8009694 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	689a      	ldr	r2, [r3, #8]
 80096a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	4293      	cmp	r3, r2
 80096a8:	bf28      	it	cs
 80096aa:	4613      	movcs	r3, r2
 80096ac:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 80096ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096b0:	6a3b      	ldr	r3, [r7, #32]
 80096b2:	441a      	add	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d90a      	bls.n	80096d2 <prvWriteBytesToBuffer+0x64>
	__asm volatile
 80096bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096c0:	f383 8811 	msr	BASEPRI, r3
 80096c4:	f3bf 8f6f 	isb	sy
 80096c8:	f3bf 8f4f 	dsb	sy
 80096cc:	61bb      	str	r3, [r7, #24]
}
 80096ce:	bf00      	nop
 80096d0:	e7fe      	b.n	80096d0 <prvWriteBytesToBuffer+0x62>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	699a      	ldr	r2, [r3, #24]
 80096d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d8:	4413      	add	r3, r2
 80096da:	6a3a      	ldr	r2, [r7, #32]
 80096dc:	68b9      	ldr	r1, [r7, #8]
 80096de:	4618      	mov	r0, r3
 80096e0:	f002 fa7a 	bl	800bbd8 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	6a3b      	ldr	r3, [r7, #32]
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d91c      	bls.n	8009726 <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	6a3b      	ldr	r3, [r7, #32]
 80096f0:	1ad2      	subs	r2, r2, r3
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d90a      	bls.n	8009710 <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 80096fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fe:	f383 8811 	msr	BASEPRI, r3
 8009702:	f3bf 8f6f 	isb	sy
 8009706:	f3bf 8f4f 	dsb	sy
 800970a:	617b      	str	r3, [r7, #20]
}
 800970c:	bf00      	nop
 800970e:	e7fe      	b.n	800970e <prvWriteBytesToBuffer+0xa0>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6998      	ldr	r0, [r3, #24]
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	18d1      	adds	r1, r2, r3
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	6a3b      	ldr	r3, [r7, #32]
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	461a      	mov	r2, r3
 8009722:	f002 fa59 	bl	800bbd8 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 8009726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4413      	add	r3, r2
 800972c:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009734:	429a      	cmp	r2, r3
 8009736:	d304      	bcc.n	8009742 <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800973e:	1ad3      	subs	r3, r2, r3
 8009740:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009746:	605a      	str	r2, [r3, #4]

	return xCount;
 8009748:	687b      	ldr	r3, [r7, #4]
}
 800974a:	4618      	mov	r0, r3
 800974c:	3728      	adds	r7, #40	; 0x28
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}

08009752 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b08a      	sub	sp, #40	; 0x28
 8009756:	af00      	add	r7, sp, #0
 8009758:	60f8      	str	r0, [r7, #12]
 800975a:	60b9      	str	r1, [r7, #8]
 800975c:	607a      	str	r2, [r7, #4]
 800975e:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	4293      	cmp	r3, r2
 8009766:	bf28      	it	cs
 8009768:	4613      	movcs	r3, r2
 800976a:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800976c:	6a3b      	ldr	r3, [r7, #32]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d064      	beq.n	800983c <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	689a      	ldr	r2, [r3, #8]
 800977c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	6a3a      	ldr	r2, [r7, #32]
 8009782:	4293      	cmp	r3, r2
 8009784:	bf28      	it	cs
 8009786:	4613      	movcs	r3, r2
 8009788:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800978a:	69fa      	ldr	r2, [r7, #28]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	429a      	cmp	r2, r3
 8009790:	d90a      	bls.n	80097a8 <prvReadBytesFromBuffer+0x56>
	__asm volatile
 8009792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009796:	f383 8811 	msr	BASEPRI, r3
 800979a:	f3bf 8f6f 	isb	sy
 800979e:	f3bf 8f4f 	dsb	sy
 80097a2:	61bb      	str	r3, [r7, #24]
}
 80097a4:	bf00      	nop
 80097a6:	e7fe      	b.n	80097a6 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 80097a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097aa:	69fb      	ldr	r3, [r7, #28]
 80097ac:	441a      	add	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d90a      	bls.n	80097cc <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 80097b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ba:	f383 8811 	msr	BASEPRI, r3
 80097be:	f3bf 8f6f 	isb	sy
 80097c2:	f3bf 8f4f 	dsb	sy
 80097c6:	617b      	str	r3, [r7, #20]
}
 80097c8:	bf00      	nop
 80097ca:	e7fe      	b.n	80097ca <prvReadBytesFromBuffer+0x78>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	699a      	ldr	r2, [r3, #24]
 80097d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d2:	4413      	add	r3, r2
 80097d4:	69fa      	ldr	r2, [r7, #28]
 80097d6:	4619      	mov	r1, r3
 80097d8:	68b8      	ldr	r0, [r7, #8]
 80097da:	f002 f9fd 	bl	800bbd8 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 80097de:	6a3a      	ldr	r2, [r7, #32]
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d919      	bls.n	800981a <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 80097e6:	6a3a      	ldr	r2, [r7, #32]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d90a      	bls.n	8009804 <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 80097ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f2:	f383 8811 	msr	BASEPRI, r3
 80097f6:	f3bf 8f6f 	isb	sy
 80097fa:	f3bf 8f4f 	dsb	sy
 80097fe:	613b      	str	r3, [r7, #16]
}
 8009800:	bf00      	nop
 8009802:	e7fe      	b.n	8009802 <prvReadBytesFromBuffer+0xb0>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8009804:	68ba      	ldr	r2, [r7, #8]
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	18d0      	adds	r0, r2, r3
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6999      	ldr	r1, [r3, #24]
 800980e:	6a3a      	ldr	r2, [r7, #32]
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	1ad3      	subs	r3, r2, r3
 8009814:	461a      	mov	r2, r3
 8009816:	f002 f9df 	bl	800bbd8 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800981a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800981c:	6a3b      	ldr	r3, [r7, #32]
 800981e:	4413      	add	r3, r2
 8009820:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	689b      	ldr	r3, [r3, #8]
 8009826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009828:	429a      	cmp	r2, r3
 800982a:	d304      	bcc.n	8009836 <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009832:	1ad3      	subs	r3, r2, r3
 8009834:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800983a:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800983c:	6a3b      	ldr	r3, [r7, #32]
}
 800983e:	4618      	mov	r0, r3
 8009840:	3728      	adds	r7, #40	; 0x28
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8009846:	b480      	push	{r7}
 8009848:	b085      	sub	sp, #20
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	689a      	ldr	r2, [r3, #8]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	4413      	add	r3, r2
 8009858:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	68fa      	ldr	r2, [r7, #12]
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	429a      	cmp	r2, r3
 800986c:	d304      	bcc.n	8009878 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	1ad3      	subs	r3, r2, r3
 8009876:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8009878:	68fb      	ldr	r3, [r7, #12]
}
 800987a:	4618      	mov	r0, r3
 800987c:	3714      	adds	r7, #20
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b086      	sub	sp, #24
 800988a:	af00      	add	r7, sp, #0
 800988c:	60f8      	str	r0, [r7, #12]
 800988e:	60b9      	str	r1, [r7, #8]
 8009890:	607a      	str	r2, [r7, #4]
 8009892:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 8009894:	2355      	movs	r3, #85	; 0x55
 8009896:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	6979      	ldr	r1, [r7, #20]
 800989c:	68b8      	ldr	r0, [r7, #8]
 800989e:	f002 f9a9 	bl	800bbf4 <memset>
 80098a2:	4602      	mov	r2, r0
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d00a      	beq.n	80098c0 <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	613b      	str	r3, [r7, #16]
}
 80098bc:	bf00      	nop
 80098be:	e7fe      	b.n	80098be <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 80098c0:	2224      	movs	r2, #36	; 0x24
 80098c2:	2100      	movs	r1, #0
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f002 f995 	bl	800bbf4 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	683a      	ldr	r2, [r7, #0]
 80098da:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f897 2020 	ldrb.w	r2, [r7, #32]
 80098e2:	771a      	strb	r2, [r3, #28]
}
 80098e4:	bf00      	nop
 80098e6:	3718      	adds	r7, #24
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b08e      	sub	sp, #56	; 0x38
 80098f0:	af04      	add	r7, sp, #16
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
 80098f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80098fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10a      	bne.n	8009916 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009904:	f383 8811 	msr	BASEPRI, r3
 8009908:	f3bf 8f6f 	isb	sy
 800990c:	f3bf 8f4f 	dsb	sy
 8009910:	623b      	str	r3, [r7, #32]
}
 8009912:	bf00      	nop
 8009914:	e7fe      	b.n	8009914 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10a      	bne.n	8009932 <xTaskCreateStatic+0x46>
	__asm volatile
 800991c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009920:	f383 8811 	msr	BASEPRI, r3
 8009924:	f3bf 8f6f 	isb	sy
 8009928:	f3bf 8f4f 	dsb	sy
 800992c:	61fb      	str	r3, [r7, #28]
}
 800992e:	bf00      	nop
 8009930:	e7fe      	b.n	8009930 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009932:	23bc      	movs	r3, #188	; 0xbc
 8009934:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	2bbc      	cmp	r3, #188	; 0xbc
 800993a:	d00a      	beq.n	8009952 <xTaskCreateStatic+0x66>
	__asm volatile
 800993c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009940:	f383 8811 	msr	BASEPRI, r3
 8009944:	f3bf 8f6f 	isb	sy
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	61bb      	str	r3, [r7, #24]
}
 800994e:	bf00      	nop
 8009950:	e7fe      	b.n	8009950 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009952:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009956:	2b00      	cmp	r3, #0
 8009958:	d01e      	beq.n	8009998 <xTaskCreateStatic+0xac>
 800995a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800995c:	2b00      	cmp	r3, #0
 800995e:	d01b      	beq.n	8009998 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009962:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009966:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009968:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800996a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996c:	2202      	movs	r2, #2
 800996e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009972:	2300      	movs	r3, #0
 8009974:	9303      	str	r3, [sp, #12]
 8009976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009978:	9302      	str	r3, [sp, #8]
 800997a:	f107 0314 	add.w	r3, r7, #20
 800997e:	9301      	str	r3, [sp, #4]
 8009980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	68b9      	ldr	r1, [r7, #8]
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f000 f850 	bl	8009a30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009990:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009992:	f000 f8f3 	bl	8009b7c <prvAddNewTaskToReadyList>
 8009996:	e001      	b.n	800999c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009998:	2300      	movs	r3, #0
 800999a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800999c:	697b      	ldr	r3, [r7, #20]
	}
 800999e:	4618      	mov	r0, r3
 80099a0:	3728      	adds	r7, #40	; 0x28
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b08c      	sub	sp, #48	; 0x30
 80099aa:	af04      	add	r7, sp, #16
 80099ac:	60f8      	str	r0, [r7, #12]
 80099ae:	60b9      	str	r1, [r7, #8]
 80099b0:	603b      	str	r3, [r7, #0]
 80099b2:	4613      	mov	r3, r2
 80099b4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80099b6:	88fb      	ldrh	r3, [r7, #6]
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	4618      	mov	r0, r3
 80099bc:	f001 fed4 	bl	800b768 <pvPortMalloc>
 80099c0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d00e      	beq.n	80099e6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80099c8:	20bc      	movs	r0, #188	; 0xbc
 80099ca:	f001 fecd 	bl	800b768 <pvPortMalloc>
 80099ce:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d003      	beq.n	80099de <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	697a      	ldr	r2, [r7, #20]
 80099da:	631a      	str	r2, [r3, #48]	; 0x30
 80099dc:	e005      	b.n	80099ea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80099de:	6978      	ldr	r0, [r7, #20]
 80099e0:	f001 ff8e 	bl	800b900 <vPortFree>
 80099e4:	e001      	b.n	80099ea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80099e6:	2300      	movs	r3, #0
 80099e8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80099ea:	69fb      	ldr	r3, [r7, #28]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d017      	beq.n	8009a20 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	2200      	movs	r2, #0
 80099f4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80099f8:	88fa      	ldrh	r2, [r7, #6]
 80099fa:	2300      	movs	r3, #0
 80099fc:	9303      	str	r3, [sp, #12]
 80099fe:	69fb      	ldr	r3, [r7, #28]
 8009a00:	9302      	str	r3, [sp, #8]
 8009a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a04:	9301      	str	r3, [sp, #4]
 8009a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a08:	9300      	str	r3, [sp, #0]
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	68b9      	ldr	r1, [r7, #8]
 8009a0e:	68f8      	ldr	r0, [r7, #12]
 8009a10:	f000 f80e 	bl	8009a30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a14:	69f8      	ldr	r0, [r7, #28]
 8009a16:	f000 f8b1 	bl	8009b7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	61bb      	str	r3, [r7, #24]
 8009a1e:	e002      	b.n	8009a26 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a24:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a26:	69bb      	ldr	r3, [r7, #24]
	}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3720      	adds	r7, #32
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b088      	sub	sp, #32
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	607a      	str	r2, [r7, #4]
 8009a3c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a40:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	461a      	mov	r2, r3
 8009a48:	21a5      	movs	r1, #165	; 0xa5
 8009a4a:	f002 f8d3 	bl	800bbf4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4413      	add	r3, r2
 8009a5e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	f023 0307 	bic.w	r3, r3, #7
 8009a66:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	f003 0307 	and.w	r3, r3, #7
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00a      	beq.n	8009a88 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	617b      	str	r3, [r7, #20]
}
 8009a84:	bf00      	nop
 8009a86:	e7fe      	b.n	8009a86 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d01f      	beq.n	8009ace <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a8e:	2300      	movs	r3, #0
 8009a90:	61fb      	str	r3, [r7, #28]
 8009a92:	e012      	b.n	8009aba <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a94:	68ba      	ldr	r2, [r7, #8]
 8009a96:	69fb      	ldr	r3, [r7, #28]
 8009a98:	4413      	add	r3, r2
 8009a9a:	7819      	ldrb	r1, [r3, #0]
 8009a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a9e:	69fb      	ldr	r3, [r7, #28]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	3334      	adds	r3, #52	; 0x34
 8009aa4:	460a      	mov	r2, r1
 8009aa6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009aa8:	68ba      	ldr	r2, [r7, #8]
 8009aaa:	69fb      	ldr	r3, [r7, #28]
 8009aac:	4413      	add	r3, r2
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d006      	beq.n	8009ac2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	61fb      	str	r3, [r7, #28]
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	2b0f      	cmp	r3, #15
 8009abe:	d9e9      	bls.n	8009a94 <prvInitialiseNewTask+0x64>
 8009ac0:	e000      	b.n	8009ac4 <prvInitialiseNewTask+0x94>
			{
				break;
 8009ac2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009acc:	e003      	b.n	8009ad6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad8:	2b37      	cmp	r3, #55	; 0x37
 8009ada:	d901      	bls.n	8009ae0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009adc:	2337      	movs	r3, #55	; 0x37
 8009ade:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ae4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009aea:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aee:	2200      	movs	r2, #0
 8009af0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af4:	3304      	adds	r3, #4
 8009af6:	4618      	mov	r0, r3
 8009af8:	f7fe fbd6 	bl	80082a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009afe:	3318      	adds	r3, #24
 8009b00:	4618      	mov	r0, r3
 8009b02:	f7fe fbd1 	bl	80082a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b0a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b14:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b1a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b26:	2200      	movs	r2, #0
 8009b28:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b2e:	3354      	adds	r3, #84	; 0x54
 8009b30:	2260      	movs	r2, #96	; 0x60
 8009b32:	2100      	movs	r1, #0
 8009b34:	4618      	mov	r0, r3
 8009b36:	f002 f85d 	bl	800bbf4 <memset>
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b3c:	4a0c      	ldr	r2, [pc, #48]	; (8009b70 <prvInitialiseNewTask+0x140>)
 8009b3e:	659a      	str	r2, [r3, #88]	; 0x58
 8009b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b42:	4a0c      	ldr	r2, [pc, #48]	; (8009b74 <prvInitialiseNewTask+0x144>)
 8009b44:	65da      	str	r2, [r3, #92]	; 0x5c
 8009b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b48:	4a0b      	ldr	r2, [pc, #44]	; (8009b78 <prvInitialiseNewTask+0x148>)
 8009b4a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b4c:	683a      	ldr	r2, [r7, #0]
 8009b4e:	68f9      	ldr	r1, [r7, #12]
 8009b50:	69b8      	ldr	r0, [r7, #24]
 8009b52:	f001 fbb9 	bl	800b2c8 <pxPortInitialiseStack>
 8009b56:	4602      	mov	r2, r0
 8009b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b5a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d002      	beq.n	8009b68 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b66:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b68:	bf00      	nop
 8009b6a:	3720      	adds	r7, #32
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	0800cc8c 	.word	0x0800cc8c
 8009b74:	0800ccac 	.word	0x0800ccac
 8009b78:	0800cc6c 	.word	0x0800cc6c

08009b7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b84:	f001 fcce 	bl	800b524 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b88:	4b2d      	ldr	r3, [pc, #180]	; (8009c40 <prvAddNewTaskToReadyList+0xc4>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	4a2c      	ldr	r2, [pc, #176]	; (8009c40 <prvAddNewTaskToReadyList+0xc4>)
 8009b90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b92:	4b2c      	ldr	r3, [pc, #176]	; (8009c44 <prvAddNewTaskToReadyList+0xc8>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d109      	bne.n	8009bae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009b9a:	4a2a      	ldr	r2, [pc, #168]	; (8009c44 <prvAddNewTaskToReadyList+0xc8>)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009ba0:	4b27      	ldr	r3, [pc, #156]	; (8009c40 <prvAddNewTaskToReadyList+0xc4>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	d110      	bne.n	8009bca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ba8:	f000 fc4c 	bl	800a444 <prvInitialiseTaskLists>
 8009bac:	e00d      	b.n	8009bca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009bae:	4b26      	ldr	r3, [pc, #152]	; (8009c48 <prvAddNewTaskToReadyList+0xcc>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d109      	bne.n	8009bca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009bb6:	4b23      	ldr	r3, [pc, #140]	; (8009c44 <prvAddNewTaskToReadyList+0xc8>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d802      	bhi.n	8009bca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009bc4:	4a1f      	ldr	r2, [pc, #124]	; (8009c44 <prvAddNewTaskToReadyList+0xc8>)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009bca:	4b20      	ldr	r3, [pc, #128]	; (8009c4c <prvAddNewTaskToReadyList+0xd0>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	3301      	adds	r3, #1
 8009bd0:	4a1e      	ldr	r2, [pc, #120]	; (8009c4c <prvAddNewTaskToReadyList+0xd0>)
 8009bd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009bd4:	4b1d      	ldr	r3, [pc, #116]	; (8009c4c <prvAddNewTaskToReadyList+0xd0>)
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009be0:	4b1b      	ldr	r3, [pc, #108]	; (8009c50 <prvAddNewTaskToReadyList+0xd4>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d903      	bls.n	8009bf0 <prvAddNewTaskToReadyList+0x74>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bec:	4a18      	ldr	r2, [pc, #96]	; (8009c50 <prvAddNewTaskToReadyList+0xd4>)
 8009bee:	6013      	str	r3, [r2, #0]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	4413      	add	r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	4a15      	ldr	r2, [pc, #84]	; (8009c54 <prvAddNewTaskToReadyList+0xd8>)
 8009bfe:	441a      	add	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	3304      	adds	r3, #4
 8009c04:	4619      	mov	r1, r3
 8009c06:	4610      	mov	r0, r2
 8009c08:	f7fe fb5b 	bl	80082c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c0c:	f001 fcba 	bl	800b584 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c10:	4b0d      	ldr	r3, [pc, #52]	; (8009c48 <prvAddNewTaskToReadyList+0xcc>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00e      	beq.n	8009c36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c18:	4b0a      	ldr	r3, [pc, #40]	; (8009c44 <prvAddNewTaskToReadyList+0xc8>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d207      	bcs.n	8009c36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c26:	4b0c      	ldr	r3, [pc, #48]	; (8009c58 <prvAddNewTaskToReadyList+0xdc>)
 8009c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	f3bf 8f4f 	dsb	sy
 8009c32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c36:	bf00      	nop
 8009c38:	3708      	adds	r7, #8
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	20000f10 	.word	0x20000f10
 8009c44:	20000a3c 	.word	0x20000a3c
 8009c48:	20000f1c 	.word	0x20000f1c
 8009c4c:	20000f2c 	.word	0x20000f2c
 8009c50:	20000f18 	.word	0x20000f18
 8009c54:	20000a40 	.word	0x20000a40
 8009c58:	e000ed04 	.word	0xe000ed04

08009c5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b084      	sub	sp, #16
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009c64:	2300      	movs	r3, #0
 8009c66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d017      	beq.n	8009c9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009c6e:	4b13      	ldr	r3, [pc, #76]	; (8009cbc <vTaskDelay+0x60>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d00a      	beq.n	8009c8c <vTaskDelay+0x30>
	__asm volatile
 8009c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c7a:	f383 8811 	msr	BASEPRI, r3
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	f3bf 8f4f 	dsb	sy
 8009c86:	60bb      	str	r3, [r7, #8]
}
 8009c88:	bf00      	nop
 8009c8a:	e7fe      	b.n	8009c8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c8c:	f000 f88a 	bl	8009da4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009c90:	2100      	movs	r1, #0
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 ff76 	bl	800ab84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c98:	f000 f892 	bl	8009dc0 <xTaskResumeAll>
 8009c9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d107      	bne.n	8009cb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009ca4:	4b06      	ldr	r3, [pc, #24]	; (8009cc0 <vTaskDelay+0x64>)
 8009ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009caa:	601a      	str	r2, [r3, #0]
 8009cac:	f3bf 8f4f 	dsb	sy
 8009cb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009cb4:	bf00      	nop
 8009cb6:	3710      	adds	r7, #16
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	20000f38 	.word	0x20000f38
 8009cc0:	e000ed04 	.word	0xe000ed04

08009cc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08a      	sub	sp, #40	; 0x28
 8009cc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009cd2:	463a      	mov	r2, r7
 8009cd4:	1d39      	adds	r1, r7, #4
 8009cd6:	f107 0308 	add.w	r3, r7, #8
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7fe fa90 	bl	8008200 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009ce0:	6839      	ldr	r1, [r7, #0]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	9202      	str	r2, [sp, #8]
 8009ce8:	9301      	str	r3, [sp, #4]
 8009cea:	2300      	movs	r3, #0
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	2300      	movs	r3, #0
 8009cf0:	460a      	mov	r2, r1
 8009cf2:	4924      	ldr	r1, [pc, #144]	; (8009d84 <vTaskStartScheduler+0xc0>)
 8009cf4:	4824      	ldr	r0, [pc, #144]	; (8009d88 <vTaskStartScheduler+0xc4>)
 8009cf6:	f7ff fdf9 	bl	80098ec <xTaskCreateStatic>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	4a23      	ldr	r2, [pc, #140]	; (8009d8c <vTaskStartScheduler+0xc8>)
 8009cfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009d00:	4b22      	ldr	r3, [pc, #136]	; (8009d8c <vTaskStartScheduler+0xc8>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d002      	beq.n	8009d0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	617b      	str	r3, [r7, #20]
 8009d0c:	e001      	b.n	8009d12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d102      	bne.n	8009d1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009d18:	f000 ff88 	bl	800ac2c <xTimerCreateTimerTask>
 8009d1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d11b      	bne.n	8009d5c <vTaskStartScheduler+0x98>
	__asm volatile
 8009d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d28:	f383 8811 	msr	BASEPRI, r3
 8009d2c:	f3bf 8f6f 	isb	sy
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	613b      	str	r3, [r7, #16]
}
 8009d36:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d38:	4b15      	ldr	r3, [pc, #84]	; (8009d90 <vTaskStartScheduler+0xcc>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	3354      	adds	r3, #84	; 0x54
 8009d3e:	4a15      	ldr	r2, [pc, #84]	; (8009d94 <vTaskStartScheduler+0xd0>)
 8009d40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009d42:	4b15      	ldr	r3, [pc, #84]	; (8009d98 <vTaskStartScheduler+0xd4>)
 8009d44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009d4a:	4b14      	ldr	r3, [pc, #80]	; (8009d9c <vTaskStartScheduler+0xd8>)
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009d50:	4b13      	ldr	r3, [pc, #76]	; (8009da0 <vTaskStartScheduler+0xdc>)
 8009d52:	2200      	movs	r2, #0
 8009d54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009d56:	f001 fb43 	bl	800b3e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009d5a:	e00e      	b.n	8009d7a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d62:	d10a      	bne.n	8009d7a <vTaskStartScheduler+0xb6>
	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	60fb      	str	r3, [r7, #12]
}
 8009d76:	bf00      	nop
 8009d78:	e7fe      	b.n	8009d78 <vTaskStartScheduler+0xb4>
}
 8009d7a:	bf00      	nop
 8009d7c:	3718      	adds	r7, #24
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	0800ca80 	.word	0x0800ca80
 8009d88:	0800a415 	.word	0x0800a415
 8009d8c:	20000f34 	.word	0x20000f34
 8009d90:	20000a3c 	.word	0x20000a3c
 8009d94:	20000018 	.word	0x20000018
 8009d98:	20000f30 	.word	0x20000f30
 8009d9c:	20000f1c 	.word	0x20000f1c
 8009da0:	20000f14 	.word	0x20000f14

08009da4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009da4:	b480      	push	{r7}
 8009da6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009da8:	4b04      	ldr	r3, [pc, #16]	; (8009dbc <vTaskSuspendAll+0x18>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	3301      	adds	r3, #1
 8009dae:	4a03      	ldr	r2, [pc, #12]	; (8009dbc <vTaskSuspendAll+0x18>)
 8009db0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009db2:	bf00      	nop
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	20000f38 	.word	0x20000f38

08009dc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009dce:	4b42      	ldr	r3, [pc, #264]	; (8009ed8 <xTaskResumeAll+0x118>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d10a      	bne.n	8009dec <xTaskResumeAll+0x2c>
	__asm volatile
 8009dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dda:	f383 8811 	msr	BASEPRI, r3
 8009dde:	f3bf 8f6f 	isb	sy
 8009de2:	f3bf 8f4f 	dsb	sy
 8009de6:	603b      	str	r3, [r7, #0]
}
 8009de8:	bf00      	nop
 8009dea:	e7fe      	b.n	8009dea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009dec:	f001 fb9a 	bl	800b524 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009df0:	4b39      	ldr	r3, [pc, #228]	; (8009ed8 <xTaskResumeAll+0x118>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	3b01      	subs	r3, #1
 8009df6:	4a38      	ldr	r2, [pc, #224]	; (8009ed8 <xTaskResumeAll+0x118>)
 8009df8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dfa:	4b37      	ldr	r3, [pc, #220]	; (8009ed8 <xTaskResumeAll+0x118>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d162      	bne.n	8009ec8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e02:	4b36      	ldr	r3, [pc, #216]	; (8009edc <xTaskResumeAll+0x11c>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d05e      	beq.n	8009ec8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e0a:	e02f      	b.n	8009e6c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e0c:	4b34      	ldr	r3, [pc, #208]	; (8009ee0 <xTaskResumeAll+0x120>)
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	3318      	adds	r3, #24
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7fe faaf 	bl	800837c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	3304      	adds	r3, #4
 8009e22:	4618      	mov	r0, r3
 8009e24:	f7fe faaa 	bl	800837c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e2c:	4b2d      	ldr	r3, [pc, #180]	; (8009ee4 <xTaskResumeAll+0x124>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d903      	bls.n	8009e3c <xTaskResumeAll+0x7c>
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e38:	4a2a      	ldr	r2, [pc, #168]	; (8009ee4 <xTaskResumeAll+0x124>)
 8009e3a:	6013      	str	r3, [r2, #0]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e40:	4613      	mov	r3, r2
 8009e42:	009b      	lsls	r3, r3, #2
 8009e44:	4413      	add	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4a27      	ldr	r2, [pc, #156]	; (8009ee8 <xTaskResumeAll+0x128>)
 8009e4a:	441a      	add	r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	3304      	adds	r3, #4
 8009e50:	4619      	mov	r1, r3
 8009e52:	4610      	mov	r0, r2
 8009e54:	f7fe fa35 	bl	80082c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e5c:	4b23      	ldr	r3, [pc, #140]	; (8009eec <xTaskResumeAll+0x12c>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d302      	bcc.n	8009e6c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009e66:	4b22      	ldr	r3, [pc, #136]	; (8009ef0 <xTaskResumeAll+0x130>)
 8009e68:	2201      	movs	r2, #1
 8009e6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e6c:	4b1c      	ldr	r3, [pc, #112]	; (8009ee0 <xTaskResumeAll+0x120>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1cb      	bne.n	8009e0c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d001      	beq.n	8009e7e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009e7a:	f000 fb85 	bl	800a588 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009e7e:	4b1d      	ldr	r3, [pc, #116]	; (8009ef4 <xTaskResumeAll+0x134>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d010      	beq.n	8009eac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009e8a:	f000 f847 	bl	8009f1c <xTaskIncrementTick>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d002      	beq.n	8009e9a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009e94:	4b16      	ldr	r3, [pc, #88]	; (8009ef0 <xTaskResumeAll+0x130>)
 8009e96:	2201      	movs	r2, #1
 8009e98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	3b01      	subs	r3, #1
 8009e9e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d1f1      	bne.n	8009e8a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009ea6:	4b13      	ldr	r3, [pc, #76]	; (8009ef4 <xTaskResumeAll+0x134>)
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009eac:	4b10      	ldr	r3, [pc, #64]	; (8009ef0 <xTaskResumeAll+0x130>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d009      	beq.n	8009ec8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009eb8:	4b0f      	ldr	r3, [pc, #60]	; (8009ef8 <xTaskResumeAll+0x138>)
 8009eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ebe:	601a      	str	r2, [r3, #0]
 8009ec0:	f3bf 8f4f 	dsb	sy
 8009ec4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ec8:	f001 fb5c 	bl	800b584 <vPortExitCritical>

	return xAlreadyYielded;
 8009ecc:	68bb      	ldr	r3, [r7, #8]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3710      	adds	r7, #16
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	20000f38 	.word	0x20000f38
 8009edc:	20000f10 	.word	0x20000f10
 8009ee0:	20000ed0 	.word	0x20000ed0
 8009ee4:	20000f18 	.word	0x20000f18
 8009ee8:	20000a40 	.word	0x20000a40
 8009eec:	20000a3c 	.word	0x20000a3c
 8009ef0:	20000f24 	.word	0x20000f24
 8009ef4:	20000f20 	.word	0x20000f20
 8009ef8:	e000ed04 	.word	0xe000ed04

08009efc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009f02:	4b05      	ldr	r3, [pc, #20]	; (8009f18 <xTaskGetTickCount+0x1c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009f08:	687b      	ldr	r3, [r7, #4]
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	370c      	adds	r7, #12
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr
 8009f16:	bf00      	nop
 8009f18:	20000f14 	.word	0x20000f14

08009f1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b086      	sub	sp, #24
 8009f20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009f22:	2300      	movs	r3, #0
 8009f24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f26:	4b4f      	ldr	r3, [pc, #316]	; (800a064 <xTaskIncrementTick+0x148>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f040 808f 	bne.w	800a04e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009f30:	4b4d      	ldr	r3, [pc, #308]	; (800a068 <xTaskIncrementTick+0x14c>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	3301      	adds	r3, #1
 8009f36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009f38:	4a4b      	ldr	r2, [pc, #300]	; (800a068 <xTaskIncrementTick+0x14c>)
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d120      	bne.n	8009f86 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009f44:	4b49      	ldr	r3, [pc, #292]	; (800a06c <xTaskIncrementTick+0x150>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00a      	beq.n	8009f64 <xTaskIncrementTick+0x48>
	__asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	603b      	str	r3, [r7, #0]
}
 8009f60:	bf00      	nop
 8009f62:	e7fe      	b.n	8009f62 <xTaskIncrementTick+0x46>
 8009f64:	4b41      	ldr	r3, [pc, #260]	; (800a06c <xTaskIncrementTick+0x150>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	60fb      	str	r3, [r7, #12]
 8009f6a:	4b41      	ldr	r3, [pc, #260]	; (800a070 <xTaskIncrementTick+0x154>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a3f      	ldr	r2, [pc, #252]	; (800a06c <xTaskIncrementTick+0x150>)
 8009f70:	6013      	str	r3, [r2, #0]
 8009f72:	4a3f      	ldr	r2, [pc, #252]	; (800a070 <xTaskIncrementTick+0x154>)
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6013      	str	r3, [r2, #0]
 8009f78:	4b3e      	ldr	r3, [pc, #248]	; (800a074 <xTaskIncrementTick+0x158>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	4a3d      	ldr	r2, [pc, #244]	; (800a074 <xTaskIncrementTick+0x158>)
 8009f80:	6013      	str	r3, [r2, #0]
 8009f82:	f000 fb01 	bl	800a588 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f86:	4b3c      	ldr	r3, [pc, #240]	; (800a078 <xTaskIncrementTick+0x15c>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	693a      	ldr	r2, [r7, #16]
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d349      	bcc.n	800a024 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f90:	4b36      	ldr	r3, [pc, #216]	; (800a06c <xTaskIncrementTick+0x150>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d104      	bne.n	8009fa4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f9a:	4b37      	ldr	r3, [pc, #220]	; (800a078 <xTaskIncrementTick+0x15c>)
 8009f9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009fa0:	601a      	str	r2, [r3, #0]
					break;
 8009fa2:	e03f      	b.n	800a024 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fa4:	4b31      	ldr	r3, [pc, #196]	; (800a06c <xTaskIncrementTick+0x150>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68db      	ldr	r3, [r3, #12]
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009fb4:	693a      	ldr	r2, [r7, #16]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d203      	bcs.n	8009fc4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009fbc:	4a2e      	ldr	r2, [pc, #184]	; (800a078 <xTaskIncrementTick+0x15c>)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009fc2:	e02f      	b.n	800a024 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	3304      	adds	r3, #4
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f7fe f9d7 	bl	800837c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d004      	beq.n	8009fe0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	3318      	adds	r3, #24
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f7fe f9ce 	bl	800837c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fe4:	4b25      	ldr	r3, [pc, #148]	; (800a07c <xTaskIncrementTick+0x160>)
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	d903      	bls.n	8009ff4 <xTaskIncrementTick+0xd8>
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff0:	4a22      	ldr	r2, [pc, #136]	; (800a07c <xTaskIncrementTick+0x160>)
 8009ff2:	6013      	str	r3, [r2, #0]
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ff8:	4613      	mov	r3, r2
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	4413      	add	r3, r2
 8009ffe:	009b      	lsls	r3, r3, #2
 800a000:	4a1f      	ldr	r2, [pc, #124]	; (800a080 <xTaskIncrementTick+0x164>)
 800a002:	441a      	add	r2, r3
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	3304      	adds	r3, #4
 800a008:	4619      	mov	r1, r3
 800a00a:	4610      	mov	r0, r2
 800a00c:	f7fe f959 	bl	80082c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a014:	4b1b      	ldr	r3, [pc, #108]	; (800a084 <xTaskIncrementTick+0x168>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d3b8      	bcc.n	8009f90 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a01e:	2301      	movs	r3, #1
 800a020:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a022:	e7b5      	b.n	8009f90 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a024:	4b17      	ldr	r3, [pc, #92]	; (800a084 <xTaskIncrementTick+0x168>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a02a:	4915      	ldr	r1, [pc, #84]	; (800a080 <xTaskIncrementTick+0x164>)
 800a02c:	4613      	mov	r3, r2
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	4413      	add	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	440b      	add	r3, r1
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d901      	bls.n	800a040 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a03c:	2301      	movs	r3, #1
 800a03e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a040:	4b11      	ldr	r3, [pc, #68]	; (800a088 <xTaskIncrementTick+0x16c>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d007      	beq.n	800a058 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a048:	2301      	movs	r3, #1
 800a04a:	617b      	str	r3, [r7, #20]
 800a04c:	e004      	b.n	800a058 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a04e:	4b0f      	ldr	r3, [pc, #60]	; (800a08c <xTaskIncrementTick+0x170>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	3301      	adds	r3, #1
 800a054:	4a0d      	ldr	r2, [pc, #52]	; (800a08c <xTaskIncrementTick+0x170>)
 800a056:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a058:	697b      	ldr	r3, [r7, #20]
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3718      	adds	r7, #24
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	20000f38 	.word	0x20000f38
 800a068:	20000f14 	.word	0x20000f14
 800a06c:	20000ec8 	.word	0x20000ec8
 800a070:	20000ecc 	.word	0x20000ecc
 800a074:	20000f28 	.word	0x20000f28
 800a078:	20000f30 	.word	0x20000f30
 800a07c:	20000f18 	.word	0x20000f18
 800a080:	20000a40 	.word	0x20000a40
 800a084:	20000a3c 	.word	0x20000a3c
 800a088:	20000f24 	.word	0x20000f24
 800a08c:	20000f20 	.word	0x20000f20

0800a090 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a096:	4b2a      	ldr	r3, [pc, #168]	; (800a140 <vTaskSwitchContext+0xb0>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d003      	beq.n	800a0a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a09e:	4b29      	ldr	r3, [pc, #164]	; (800a144 <vTaskSwitchContext+0xb4>)
 800a0a0:	2201      	movs	r2, #1
 800a0a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a0a4:	e046      	b.n	800a134 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a0a6:	4b27      	ldr	r3, [pc, #156]	; (800a144 <vTaskSwitchContext+0xb4>)
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ac:	4b26      	ldr	r3, [pc, #152]	; (800a148 <vTaskSwitchContext+0xb8>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	60fb      	str	r3, [r7, #12]
 800a0b2:	e010      	b.n	800a0d6 <vTaskSwitchContext+0x46>
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d10a      	bne.n	800a0d0 <vTaskSwitchContext+0x40>
	__asm volatile
 800a0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0be:	f383 8811 	msr	BASEPRI, r3
 800a0c2:	f3bf 8f6f 	isb	sy
 800a0c6:	f3bf 8f4f 	dsb	sy
 800a0ca:	607b      	str	r3, [r7, #4]
}
 800a0cc:	bf00      	nop
 800a0ce:	e7fe      	b.n	800a0ce <vTaskSwitchContext+0x3e>
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	3b01      	subs	r3, #1
 800a0d4:	60fb      	str	r3, [r7, #12]
 800a0d6:	491d      	ldr	r1, [pc, #116]	; (800a14c <vTaskSwitchContext+0xbc>)
 800a0d8:	68fa      	ldr	r2, [r7, #12]
 800a0da:	4613      	mov	r3, r2
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	4413      	add	r3, r2
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	440b      	add	r3, r1
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d0e4      	beq.n	800a0b4 <vTaskSwitchContext+0x24>
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	4613      	mov	r3, r2
 800a0ee:	009b      	lsls	r3, r3, #2
 800a0f0:	4413      	add	r3, r2
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	4a15      	ldr	r2, [pc, #84]	; (800a14c <vTaskSwitchContext+0xbc>)
 800a0f6:	4413      	add	r3, r2
 800a0f8:	60bb      	str	r3, [r7, #8]
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	685a      	ldr	r2, [r3, #4]
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	605a      	str	r2, [r3, #4]
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	685a      	ldr	r2, [r3, #4]
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	3308      	adds	r3, #8
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d104      	bne.n	800a11a <vTaskSwitchContext+0x8a>
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	685a      	ldr	r2, [r3, #4]
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	605a      	str	r2, [r3, #4]
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	4a0b      	ldr	r2, [pc, #44]	; (800a150 <vTaskSwitchContext+0xc0>)
 800a122:	6013      	str	r3, [r2, #0]
 800a124:	4a08      	ldr	r2, [pc, #32]	; (800a148 <vTaskSwitchContext+0xb8>)
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a12a:	4b09      	ldr	r3, [pc, #36]	; (800a150 <vTaskSwitchContext+0xc0>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3354      	adds	r3, #84	; 0x54
 800a130:	4a08      	ldr	r2, [pc, #32]	; (800a154 <vTaskSwitchContext+0xc4>)
 800a132:	6013      	str	r3, [r2, #0]
}
 800a134:	bf00      	nop
 800a136:	3714      	adds	r7, #20
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr
 800a140:	20000f38 	.word	0x20000f38
 800a144:	20000f24 	.word	0x20000f24
 800a148:	20000f18 	.word	0x20000f18
 800a14c:	20000a40 	.word	0x20000a40
 800a150:	20000a3c 	.word	0x20000a3c
 800a154:	20000018 	.word	0x20000018

0800a158 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
 800a160:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d10a      	bne.n	800a17e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a16c:	f383 8811 	msr	BASEPRI, r3
 800a170:	f3bf 8f6f 	isb	sy
 800a174:	f3bf 8f4f 	dsb	sy
 800a178:	60fb      	str	r3, [r7, #12]
}
 800a17a:	bf00      	nop
 800a17c:	e7fe      	b.n	800a17c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a17e:	4b07      	ldr	r3, [pc, #28]	; (800a19c <vTaskPlaceOnEventList+0x44>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3318      	adds	r3, #24
 800a184:	4619      	mov	r1, r3
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f7fe f8bf 	bl	800830a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a18c:	2101      	movs	r1, #1
 800a18e:	6838      	ldr	r0, [r7, #0]
 800a190:	f000 fcf8 	bl	800ab84 <prvAddCurrentTaskToDelayedList>
}
 800a194:	bf00      	nop
 800a196:	3710      	adds	r7, #16
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	20000a3c 	.word	0x20000a3c

0800a1a0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b086      	sub	sp, #24
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d10a      	bne.n	800a1c8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b6:	f383 8811 	msr	BASEPRI, r3
 800a1ba:	f3bf 8f6f 	isb	sy
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	617b      	str	r3, [r7, #20]
}
 800a1c4:	bf00      	nop
 800a1c6:	e7fe      	b.n	800a1c6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a1c8:	4b0a      	ldr	r3, [pc, #40]	; (800a1f4 <vTaskPlaceOnEventListRestricted+0x54>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	3318      	adds	r3, #24
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	68f8      	ldr	r0, [r7, #12]
 800a1d2:	f7fe f876 	bl	80082c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d002      	beq.n	800a1e2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a1dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1e0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a1e2:	6879      	ldr	r1, [r7, #4]
 800a1e4:	68b8      	ldr	r0, [r7, #8]
 800a1e6:	f000 fccd 	bl	800ab84 <prvAddCurrentTaskToDelayedList>
	}
 800a1ea:	bf00      	nop
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20000a3c 	.word	0x20000a3c

0800a1f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	68db      	ldr	r3, [r3, #12]
 800a206:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10a      	bne.n	800a224 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a212:	f383 8811 	msr	BASEPRI, r3
 800a216:	f3bf 8f6f 	isb	sy
 800a21a:	f3bf 8f4f 	dsb	sy
 800a21e:	60fb      	str	r3, [r7, #12]
}
 800a220:	bf00      	nop
 800a222:	e7fe      	b.n	800a222 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	3318      	adds	r3, #24
 800a228:	4618      	mov	r0, r3
 800a22a:	f7fe f8a7 	bl	800837c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a22e:	4b1e      	ldr	r3, [pc, #120]	; (800a2a8 <xTaskRemoveFromEventList+0xb0>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d11d      	bne.n	800a272 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	3304      	adds	r3, #4
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7fe f89e 	bl	800837c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a244:	4b19      	ldr	r3, [pc, #100]	; (800a2ac <xTaskRemoveFromEventList+0xb4>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d903      	bls.n	800a254 <xTaskRemoveFromEventList+0x5c>
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a250:	4a16      	ldr	r2, [pc, #88]	; (800a2ac <xTaskRemoveFromEventList+0xb4>)
 800a252:	6013      	str	r3, [r2, #0]
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a258:	4613      	mov	r3, r2
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4413      	add	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4a13      	ldr	r2, [pc, #76]	; (800a2b0 <xTaskRemoveFromEventList+0xb8>)
 800a262:	441a      	add	r2, r3
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	3304      	adds	r3, #4
 800a268:	4619      	mov	r1, r3
 800a26a:	4610      	mov	r0, r2
 800a26c:	f7fe f829 	bl	80082c2 <vListInsertEnd>
 800a270:	e005      	b.n	800a27e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	3318      	adds	r3, #24
 800a276:	4619      	mov	r1, r3
 800a278:	480e      	ldr	r0, [pc, #56]	; (800a2b4 <xTaskRemoveFromEventList+0xbc>)
 800a27a:	f7fe f822 	bl	80082c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a282:	4b0d      	ldr	r3, [pc, #52]	; (800a2b8 <xTaskRemoveFromEventList+0xc0>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a288:	429a      	cmp	r2, r3
 800a28a:	d905      	bls.n	800a298 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a28c:	2301      	movs	r3, #1
 800a28e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a290:	4b0a      	ldr	r3, [pc, #40]	; (800a2bc <xTaskRemoveFromEventList+0xc4>)
 800a292:	2201      	movs	r2, #1
 800a294:	601a      	str	r2, [r3, #0]
 800a296:	e001      	b.n	800a29c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a298:	2300      	movs	r3, #0
 800a29a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a29c:	697b      	ldr	r3, [r7, #20]
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3718      	adds	r7, #24
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	20000f38 	.word	0x20000f38
 800a2ac:	20000f18 	.word	0x20000f18
 800a2b0:	20000a40 	.word	0x20000a40
 800a2b4:	20000ed0 	.word	0x20000ed0
 800a2b8:	20000a3c 	.word	0x20000a3c
 800a2bc:	20000f24 	.word	0x20000f24

0800a2c0 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d10a      	bne.n	800a2e4 <vTaskSetTimeOutState+0x24>
	__asm volatile
 800a2ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d2:	f383 8811 	msr	BASEPRI, r3
 800a2d6:	f3bf 8f6f 	isb	sy
 800a2da:	f3bf 8f4f 	dsb	sy
 800a2de:	60fb      	str	r3, [r7, #12]
}
 800a2e0:	bf00      	nop
 800a2e2:	e7fe      	b.n	800a2e2 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800a2e4:	f001 f91e 	bl	800b524 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a2e8:	4b06      	ldr	r3, [pc, #24]	; (800a304 <vTaskSetTimeOutState+0x44>)
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800a2f0:	4b05      	ldr	r3, [pc, #20]	; (800a308 <vTaskSetTimeOutState+0x48>)
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800a2f8:	f001 f944 	bl	800b584 <vPortExitCritical>
}
 800a2fc:	bf00      	nop
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	20000f28 	.word	0x20000f28
 800a308:	20000f14 	.word	0x20000f14

0800a30c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a314:	4b06      	ldr	r3, [pc, #24]	; (800a330 <vTaskInternalSetTimeOutState+0x24>)
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a31c:	4b05      	ldr	r3, [pc, #20]	; (800a334 <vTaskInternalSetTimeOutState+0x28>)
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	605a      	str	r2, [r3, #4]
}
 800a324:	bf00      	nop
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	20000f28 	.word	0x20000f28
 800a334:	20000f14 	.word	0x20000f14

0800a338 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b088      	sub	sp, #32
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d10a      	bne.n	800a35e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a34c:	f383 8811 	msr	BASEPRI, r3
 800a350:	f3bf 8f6f 	isb	sy
 800a354:	f3bf 8f4f 	dsb	sy
 800a358:	613b      	str	r3, [r7, #16]
}
 800a35a:	bf00      	nop
 800a35c:	e7fe      	b.n	800a35c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d10a      	bne.n	800a37a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	60fb      	str	r3, [r7, #12]
}
 800a376:	bf00      	nop
 800a378:	e7fe      	b.n	800a378 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a37a:	f001 f8d3 	bl	800b524 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a37e:	4b1d      	ldr	r3, [pc, #116]	; (800a3f4 <xTaskCheckForTimeOut+0xbc>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	69ba      	ldr	r2, [r7, #24]
 800a38a:	1ad3      	subs	r3, r2, r3
 800a38c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a396:	d102      	bne.n	800a39e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a398:	2300      	movs	r3, #0
 800a39a:	61fb      	str	r3, [r7, #28]
 800a39c:	e023      	b.n	800a3e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	4b15      	ldr	r3, [pc, #84]	; (800a3f8 <xTaskCheckForTimeOut+0xc0>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d007      	beq.n	800a3ba <xTaskCheckForTimeOut+0x82>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	69ba      	ldr	r2, [r7, #24]
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d302      	bcc.n	800a3ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	61fb      	str	r3, [r7, #28]
 800a3b8:	e015      	b.n	800a3e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	697a      	ldr	r2, [r7, #20]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d20b      	bcs.n	800a3dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	1ad2      	subs	r2, r2, r3
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f7ff ff9b 	bl	800a30c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	61fb      	str	r3, [r7, #28]
 800a3da:	e004      	b.n	800a3e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a3e6:	f001 f8cd 	bl	800b584 <vPortExitCritical>

	return xReturn;
 800a3ea:	69fb      	ldr	r3, [r7, #28]
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3720      	adds	r7, #32
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	20000f14 	.word	0x20000f14
 800a3f8:	20000f28 	.word	0x20000f28

0800a3fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a400:	4b03      	ldr	r3, [pc, #12]	; (800a410 <vTaskMissedYield+0x14>)
 800a402:	2201      	movs	r2, #1
 800a404:	601a      	str	r2, [r3, #0]
}
 800a406:	bf00      	nop
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr
 800a410:	20000f24 	.word	0x20000f24

0800a414 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b082      	sub	sp, #8
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a41c:	f000 f852 	bl	800a4c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a420:	4b06      	ldr	r3, [pc, #24]	; (800a43c <prvIdleTask+0x28>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b01      	cmp	r3, #1
 800a426:	d9f9      	bls.n	800a41c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a428:	4b05      	ldr	r3, [pc, #20]	; (800a440 <prvIdleTask+0x2c>)
 800a42a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a42e:	601a      	str	r2, [r3, #0]
 800a430:	f3bf 8f4f 	dsb	sy
 800a434:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a438:	e7f0      	b.n	800a41c <prvIdleTask+0x8>
 800a43a:	bf00      	nop
 800a43c:	20000a40 	.word	0x20000a40
 800a440:	e000ed04 	.word	0xe000ed04

0800a444 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a44a:	2300      	movs	r3, #0
 800a44c:	607b      	str	r3, [r7, #4]
 800a44e:	e00c      	b.n	800a46a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a450:	687a      	ldr	r2, [r7, #4]
 800a452:	4613      	mov	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	4413      	add	r3, r2
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	4a12      	ldr	r2, [pc, #72]	; (800a4a4 <prvInitialiseTaskLists+0x60>)
 800a45c:	4413      	add	r3, r2
 800a45e:	4618      	mov	r0, r3
 800a460:	f7fd ff02 	bl	8008268 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	3301      	adds	r3, #1
 800a468:	607b      	str	r3, [r7, #4]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2b37      	cmp	r3, #55	; 0x37
 800a46e:	d9ef      	bls.n	800a450 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a470:	480d      	ldr	r0, [pc, #52]	; (800a4a8 <prvInitialiseTaskLists+0x64>)
 800a472:	f7fd fef9 	bl	8008268 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a476:	480d      	ldr	r0, [pc, #52]	; (800a4ac <prvInitialiseTaskLists+0x68>)
 800a478:	f7fd fef6 	bl	8008268 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a47c:	480c      	ldr	r0, [pc, #48]	; (800a4b0 <prvInitialiseTaskLists+0x6c>)
 800a47e:	f7fd fef3 	bl	8008268 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a482:	480c      	ldr	r0, [pc, #48]	; (800a4b4 <prvInitialiseTaskLists+0x70>)
 800a484:	f7fd fef0 	bl	8008268 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a488:	480b      	ldr	r0, [pc, #44]	; (800a4b8 <prvInitialiseTaskLists+0x74>)
 800a48a:	f7fd feed 	bl	8008268 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a48e:	4b0b      	ldr	r3, [pc, #44]	; (800a4bc <prvInitialiseTaskLists+0x78>)
 800a490:	4a05      	ldr	r2, [pc, #20]	; (800a4a8 <prvInitialiseTaskLists+0x64>)
 800a492:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a494:	4b0a      	ldr	r3, [pc, #40]	; (800a4c0 <prvInitialiseTaskLists+0x7c>)
 800a496:	4a05      	ldr	r2, [pc, #20]	; (800a4ac <prvInitialiseTaskLists+0x68>)
 800a498:	601a      	str	r2, [r3, #0]
}
 800a49a:	bf00      	nop
 800a49c:	3708      	adds	r7, #8
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	20000a40 	.word	0x20000a40
 800a4a8:	20000ea0 	.word	0x20000ea0
 800a4ac:	20000eb4 	.word	0x20000eb4
 800a4b0:	20000ed0 	.word	0x20000ed0
 800a4b4:	20000ee4 	.word	0x20000ee4
 800a4b8:	20000efc 	.word	0x20000efc
 800a4bc:	20000ec8 	.word	0x20000ec8
 800a4c0:	20000ecc 	.word	0x20000ecc

0800a4c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b082      	sub	sp, #8
 800a4c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a4ca:	e019      	b.n	800a500 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a4cc:	f001 f82a 	bl	800b524 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4d0:	4b10      	ldr	r3, [pc, #64]	; (800a514 <prvCheckTasksWaitingTermination+0x50>)
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	3304      	adds	r3, #4
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f7fd ff4d 	bl	800837c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a4e2:	4b0d      	ldr	r3, [pc, #52]	; (800a518 <prvCheckTasksWaitingTermination+0x54>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	3b01      	subs	r3, #1
 800a4e8:	4a0b      	ldr	r2, [pc, #44]	; (800a518 <prvCheckTasksWaitingTermination+0x54>)
 800a4ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a4ec:	4b0b      	ldr	r3, [pc, #44]	; (800a51c <prvCheckTasksWaitingTermination+0x58>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	3b01      	subs	r3, #1
 800a4f2:	4a0a      	ldr	r2, [pc, #40]	; (800a51c <prvCheckTasksWaitingTermination+0x58>)
 800a4f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a4f6:	f001 f845 	bl	800b584 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 f810 	bl	800a520 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a500:	4b06      	ldr	r3, [pc, #24]	; (800a51c <prvCheckTasksWaitingTermination+0x58>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1e1      	bne.n	800a4cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a508:	bf00      	nop
 800a50a:	bf00      	nop
 800a50c:	3708      	adds	r7, #8
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	20000ee4 	.word	0x20000ee4
 800a518:	20000f10 	.word	0x20000f10
 800a51c:	20000ef8 	.word	0x20000ef8

0800a520 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	3354      	adds	r3, #84	; 0x54
 800a52c:	4618      	mov	r0, r3
 800a52e:	f001 fc57 	bl	800bde0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d108      	bne.n	800a54e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a540:	4618      	mov	r0, r3
 800a542:	f001 f9dd 	bl	800b900 <vPortFree>
				vPortFree( pxTCB );
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f001 f9da 	bl	800b900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a54c:	e018      	b.n	800a580 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a554:	2b01      	cmp	r3, #1
 800a556:	d103      	bne.n	800a560 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f001 f9d1 	bl	800b900 <vPortFree>
	}
 800a55e:	e00f      	b.n	800a580 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a566:	2b02      	cmp	r3, #2
 800a568:	d00a      	beq.n	800a580 <prvDeleteTCB+0x60>
	__asm volatile
 800a56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a56e:	f383 8811 	msr	BASEPRI, r3
 800a572:	f3bf 8f6f 	isb	sy
 800a576:	f3bf 8f4f 	dsb	sy
 800a57a:	60fb      	str	r3, [r7, #12]
}
 800a57c:	bf00      	nop
 800a57e:	e7fe      	b.n	800a57e <prvDeleteTCB+0x5e>
	}
 800a580:	bf00      	nop
 800a582:	3710      	adds	r7, #16
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a58e:	4b0c      	ldr	r3, [pc, #48]	; (800a5c0 <prvResetNextTaskUnblockTime+0x38>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d104      	bne.n	800a5a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a598:	4b0a      	ldr	r3, [pc, #40]	; (800a5c4 <prvResetNextTaskUnblockTime+0x3c>)
 800a59a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a59e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a5a0:	e008      	b.n	800a5b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5a2:	4b07      	ldr	r3, [pc, #28]	; (800a5c0 <prvResetNextTaskUnblockTime+0x38>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	68db      	ldr	r3, [r3, #12]
 800a5a8:	68db      	ldr	r3, [r3, #12]
 800a5aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	4a04      	ldr	r2, [pc, #16]	; (800a5c4 <prvResetNextTaskUnblockTime+0x3c>)
 800a5b2:	6013      	str	r3, [r2, #0]
}
 800a5b4:	bf00      	nop
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr
 800a5c0:	20000ec8 	.word	0x20000ec8
 800a5c4:	20000f30 	.word	0x20000f30

0800a5c8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b083      	sub	sp, #12
 800a5cc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a5ce:	4b05      	ldr	r3, [pc, #20]	; (800a5e4 <xTaskGetCurrentTaskHandle+0x1c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a5d4:	687b      	ldr	r3, [r7, #4]
	}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	370c      	adds	r7, #12
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	20000a3c 	.word	0x20000a3c

0800a5e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b083      	sub	sp, #12
 800a5ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a5ee:	4b0b      	ldr	r3, [pc, #44]	; (800a61c <xTaskGetSchedulerState+0x34>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d102      	bne.n	800a5fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	607b      	str	r3, [r7, #4]
 800a5fa:	e008      	b.n	800a60e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5fc:	4b08      	ldr	r3, [pc, #32]	; (800a620 <xTaskGetSchedulerState+0x38>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d102      	bne.n	800a60a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a604:	2302      	movs	r3, #2
 800a606:	607b      	str	r3, [r7, #4]
 800a608:	e001      	b.n	800a60e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a60a:	2300      	movs	r3, #0
 800a60c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a60e:	687b      	ldr	r3, [r7, #4]
	}
 800a610:	4618      	mov	r0, r3
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	20000f1c 	.word	0x20000f1c
 800a620:	20000f38 	.word	0x20000f38

0800a624 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a630:	2300      	movs	r3, #0
 800a632:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d051      	beq.n	800a6de <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a63e:	4b2a      	ldr	r3, [pc, #168]	; (800a6e8 <xTaskPriorityInherit+0xc4>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a644:	429a      	cmp	r2, r3
 800a646:	d241      	bcs.n	800a6cc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	db06      	blt.n	800a65e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a650:	4b25      	ldr	r3, [pc, #148]	; (800a6e8 <xTaskPriorityInherit+0xc4>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a656:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	6959      	ldr	r1, [r3, #20]
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a666:	4613      	mov	r3, r2
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	4413      	add	r3, r2
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	4a1f      	ldr	r2, [pc, #124]	; (800a6ec <xTaskPriorityInherit+0xc8>)
 800a670:	4413      	add	r3, r2
 800a672:	4299      	cmp	r1, r3
 800a674:	d122      	bne.n	800a6bc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	3304      	adds	r3, #4
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fd fe7e 	bl	800837c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a680:	4b19      	ldr	r3, [pc, #100]	; (800a6e8 <xTaskPriorityInherit+0xc4>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a68e:	4b18      	ldr	r3, [pc, #96]	; (800a6f0 <xTaskPriorityInherit+0xcc>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	429a      	cmp	r2, r3
 800a694:	d903      	bls.n	800a69e <xTaskPriorityInherit+0x7a>
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a69a:	4a15      	ldr	r2, [pc, #84]	; (800a6f0 <xTaskPriorityInherit+0xcc>)
 800a69c:	6013      	str	r3, [r2, #0]
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	4413      	add	r3, r2
 800a6a8:	009b      	lsls	r3, r3, #2
 800a6aa:	4a10      	ldr	r2, [pc, #64]	; (800a6ec <xTaskPriorityInherit+0xc8>)
 800a6ac:	441a      	add	r2, r3
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	3304      	adds	r3, #4
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	4610      	mov	r0, r2
 800a6b6:	f7fd fe04 	bl	80082c2 <vListInsertEnd>
 800a6ba:	e004      	b.n	800a6c6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <xTaskPriorityInherit+0xc4>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	60fb      	str	r3, [r7, #12]
 800a6ca:	e008      	b.n	800a6de <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a6d0:	4b05      	ldr	r3, [pc, #20]	; (800a6e8 <xTaskPriorityInherit+0xc4>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d201      	bcs.n	800a6de <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6de:	68fb      	ldr	r3, [r7, #12]
	}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	20000a3c 	.word	0x20000a3c
 800a6ec:	20000a40 	.word	0x20000a40
 800a6f0:	20000f18 	.word	0x20000f18

0800a6f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b086      	sub	sp, #24
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a700:	2300      	movs	r3, #0
 800a702:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d056      	beq.n	800a7b8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a70a:	4b2e      	ldr	r3, [pc, #184]	; (800a7c4 <xTaskPriorityDisinherit+0xd0>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	429a      	cmp	r2, r3
 800a712:	d00a      	beq.n	800a72a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a718:	f383 8811 	msr	BASEPRI, r3
 800a71c:	f3bf 8f6f 	isb	sy
 800a720:	f3bf 8f4f 	dsb	sy
 800a724:	60fb      	str	r3, [r7, #12]
}
 800a726:	bf00      	nop
 800a728:	e7fe      	b.n	800a728 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d10a      	bne.n	800a748 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	60bb      	str	r3, [r7, #8]
}
 800a744:	bf00      	nop
 800a746:	e7fe      	b.n	800a746 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a74c:	1e5a      	subs	r2, r3, #1
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d02c      	beq.n	800a7b8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a762:	2b00      	cmp	r3, #0
 800a764:	d128      	bne.n	800a7b8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	3304      	adds	r3, #4
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fd fe06 	bl	800837c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a77c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a788:	4b0f      	ldr	r3, [pc, #60]	; (800a7c8 <xTaskPriorityDisinherit+0xd4>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d903      	bls.n	800a798 <xTaskPriorityDisinherit+0xa4>
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a794:	4a0c      	ldr	r2, [pc, #48]	; (800a7c8 <xTaskPriorityDisinherit+0xd4>)
 800a796:	6013      	str	r3, [r2, #0]
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a79c:	4613      	mov	r3, r2
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	4413      	add	r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	4a09      	ldr	r2, [pc, #36]	; (800a7cc <xTaskPriorityDisinherit+0xd8>)
 800a7a6:	441a      	add	r2, r3
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	3304      	adds	r3, #4
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	4610      	mov	r0, r2
 800a7b0:	f7fd fd87 	bl	80082c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a7b8:	697b      	ldr	r3, [r7, #20]
	}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3718      	adds	r7, #24
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	20000a3c 	.word	0x20000a3c
 800a7c8:	20000f18 	.word	0x20000f18
 800a7cc:	20000a40 	.word	0x20000a40

0800a7d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b088      	sub	sp, #32
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d06a      	beq.n	800a8be <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d10a      	bne.n	800a806 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	60fb      	str	r3, [r7, #12]
}
 800a802:	bf00      	nop
 800a804:	e7fe      	b.n	800a804 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a80a:	683a      	ldr	r2, [r7, #0]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d902      	bls.n	800a816 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	61fb      	str	r3, [r7, #28]
 800a814:	e002      	b.n	800a81c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a81a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a820:	69fa      	ldr	r2, [r7, #28]
 800a822:	429a      	cmp	r2, r3
 800a824:	d04b      	beq.n	800a8be <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a82a:	697a      	ldr	r2, [r7, #20]
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d146      	bne.n	800a8be <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a830:	4b25      	ldr	r3, [pc, #148]	; (800a8c8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	69ba      	ldr	r2, [r7, #24]
 800a836:	429a      	cmp	r2, r3
 800a838:	d10a      	bne.n	800a850 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a83a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a83e:	f383 8811 	msr	BASEPRI, r3
 800a842:	f3bf 8f6f 	isb	sy
 800a846:	f3bf 8f4f 	dsb	sy
 800a84a:	60bb      	str	r3, [r7, #8]
}
 800a84c:	bf00      	nop
 800a84e:	e7fe      	b.n	800a84e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a854:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	69fa      	ldr	r2, [r7, #28]
 800a85a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a85c:	69bb      	ldr	r3, [r7, #24]
 800a85e:	699b      	ldr	r3, [r3, #24]
 800a860:	2b00      	cmp	r3, #0
 800a862:	db04      	blt.n	800a86e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a86e:	69bb      	ldr	r3, [r7, #24]
 800a870:	6959      	ldr	r1, [r3, #20]
 800a872:	693a      	ldr	r2, [r7, #16]
 800a874:	4613      	mov	r3, r2
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	4413      	add	r3, r2
 800a87a:	009b      	lsls	r3, r3, #2
 800a87c:	4a13      	ldr	r2, [pc, #76]	; (800a8cc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a87e:	4413      	add	r3, r2
 800a880:	4299      	cmp	r1, r3
 800a882:	d11c      	bne.n	800a8be <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a884:	69bb      	ldr	r3, [r7, #24]
 800a886:	3304      	adds	r3, #4
 800a888:	4618      	mov	r0, r3
 800a88a:	f7fd fd77 	bl	800837c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a892:	4b0f      	ldr	r3, [pc, #60]	; (800a8d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	429a      	cmp	r2, r3
 800a898:	d903      	bls.n	800a8a2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a89e:	4a0c      	ldr	r2, [pc, #48]	; (800a8d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a8a0:	6013      	str	r3, [r2, #0]
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a6:	4613      	mov	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4413      	add	r3, r2
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	4a07      	ldr	r2, [pc, #28]	; (800a8cc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a8b0:	441a      	add	r2, r3
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	3304      	adds	r3, #4
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	4610      	mov	r0, r2
 800a8ba:	f7fd fd02 	bl	80082c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a8be:	bf00      	nop
 800a8c0:	3720      	adds	r7, #32
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20000a3c 	.word	0x20000a3c
 800a8cc:	20000a40 	.word	0x20000a40
 800a8d0:	20000f18 	.word	0x20000f18

0800a8d4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a8d4:	b480      	push	{r7}
 800a8d6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a8d8:	4b07      	ldr	r3, [pc, #28]	; (800a8f8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d004      	beq.n	800a8ea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a8e0:	4b05      	ldr	r3, [pc, #20]	; (800a8f8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a8e6:	3201      	adds	r2, #1
 800a8e8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a8ea:	4b03      	ldr	r3, [pc, #12]	; (800a8f8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
	}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr
 800a8f8:	20000a3c 	.word	0x20000a3c

0800a8fc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b086      	sub	sp, #24
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
 800a908:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a90a:	f000 fe0b 	bl	800b524 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a90e:	4b29      	ldr	r3, [pc, #164]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a916:	b2db      	uxtb	r3, r3
 800a918:	2b02      	cmp	r3, #2
 800a91a:	d01c      	beq.n	800a956 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a91c:	4b25      	ldr	r3, [pc, #148]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800a924:	68fa      	ldr	r2, [r7, #12]
 800a926:	43d2      	mvns	r2, r2
 800a928:	400a      	ands	r2, r1
 800a92a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a92e:	4b21      	ldr	r3, [pc, #132]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	2201      	movs	r2, #1
 800a934:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d00b      	beq.n	800a956 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a93e:	2101      	movs	r1, #1
 800a940:	6838      	ldr	r0, [r7, #0]
 800a942:	f000 f91f 	bl	800ab84 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a946:	4b1c      	ldr	r3, [pc, #112]	; (800a9b8 <xTaskNotifyWait+0xbc>)
 800a948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a94c:	601a      	str	r2, [r3, #0]
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a956:	f000 fe15 	bl	800b584 <vPortExitCritical>

		taskENTER_CRITICAL();
 800a95a:	f000 fde3 	bl	800b524 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d005      	beq.n	800a970 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a964:	4b13      	ldr	r3, [pc, #76]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a970:	4b10      	ldr	r3, [pc, #64]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	2b02      	cmp	r3, #2
 800a97c:	d002      	beq.n	800a984 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a97e:	2300      	movs	r3, #0
 800a980:	617b      	str	r3, [r7, #20]
 800a982:	e00a      	b.n	800a99a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a984:	4b0b      	ldr	r3, [pc, #44]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800a98c:	68ba      	ldr	r2, [r7, #8]
 800a98e:	43d2      	mvns	r2, r2
 800a990:	400a      	ands	r2, r1
 800a992:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800a996:	2301      	movs	r3, #1
 800a998:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a99a:	4b06      	ldr	r3, [pc, #24]	; (800a9b4 <xTaskNotifyWait+0xb8>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	2200      	movs	r2, #0
 800a9a0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800a9a4:	f000 fdee 	bl	800b584 <vPortExitCritical>

		return xReturn;
 800a9a8:	697b      	ldr	r3, [r7, #20]
	}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3718      	adds	r7, #24
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	20000a3c 	.word	0x20000a3c
 800a9b8:	e000ed04 	.word	0xe000ed04

0800a9bc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b08a      	sub	sp, #40	; 0x28
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60f8      	str	r0, [r7, #12]
 800a9c4:	60b9      	str	r1, [r7, #8]
 800a9c6:	603b      	str	r3, [r7, #0]
 800a9c8:	4613      	mov	r3, r2
 800a9ca:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d10a      	bne.n	800a9ec <xTaskGenericNotify+0x30>
	__asm volatile
 800a9d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9da:	f383 8811 	msr	BASEPRI, r3
 800a9de:	f3bf 8f6f 	isb	sy
 800a9e2:	f3bf 8f4f 	dsb	sy
 800a9e6:	61bb      	str	r3, [r7, #24]
}
 800a9e8:	bf00      	nop
 800a9ea:	e7fe      	b.n	800a9ea <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a9f0:	f000 fd98 	bl	800b524 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d004      	beq.n	800aa04 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a9fa:	6a3b      	ldr	r3, [r7, #32]
 800a9fc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800aa04:	6a3b      	ldr	r3, [r7, #32]
 800aa06:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800aa0a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800aa0c:	6a3b      	ldr	r3, [r7, #32]
 800aa0e:	2202      	movs	r2, #2
 800aa10:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800aa14:	79fb      	ldrb	r3, [r7, #7]
 800aa16:	2b04      	cmp	r3, #4
 800aa18:	d82d      	bhi.n	800aa76 <xTaskGenericNotify+0xba>
 800aa1a:	a201      	add	r2, pc, #4	; (adr r2, 800aa20 <xTaskGenericNotify+0x64>)
 800aa1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa20:	0800aa99 	.word	0x0800aa99
 800aa24:	0800aa35 	.word	0x0800aa35
 800aa28:	0800aa47 	.word	0x0800aa47
 800aa2c:	0800aa57 	.word	0x0800aa57
 800aa30:	0800aa61 	.word	0x0800aa61
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	431a      	orrs	r2, r3
 800aa3e:	6a3b      	ldr	r3, [r7, #32]
 800aa40:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800aa44:	e02b      	b.n	800aa9e <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800aa46:	6a3b      	ldr	r3, [r7, #32]
 800aa48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800aa4c:	1c5a      	adds	r2, r3, #1
 800aa4e:	6a3b      	ldr	r3, [r7, #32]
 800aa50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800aa54:	e023      	b.n	800aa9e <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800aa56:	6a3b      	ldr	r3, [r7, #32]
 800aa58:	68ba      	ldr	r2, [r7, #8]
 800aa5a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800aa5e:	e01e      	b.n	800aa9e <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800aa60:	7ffb      	ldrb	r3, [r7, #31]
 800aa62:	2b02      	cmp	r3, #2
 800aa64:	d004      	beq.n	800aa70 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800aa66:	6a3b      	ldr	r3, [r7, #32]
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800aa6e:	e016      	b.n	800aa9e <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800aa70:	2300      	movs	r3, #0
 800aa72:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800aa74:	e013      	b.n	800aa9e <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800aa76:	6a3b      	ldr	r3, [r7, #32]
 800aa78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800aa7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa80:	d00c      	beq.n	800aa9c <xTaskGenericNotify+0xe0>
	__asm volatile
 800aa82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	617b      	str	r3, [r7, #20]
}
 800aa94:	bf00      	nop
 800aa96:	e7fe      	b.n	800aa96 <xTaskGenericNotify+0xda>
					break;
 800aa98:	bf00      	nop
 800aa9a:	e000      	b.n	800aa9e <xTaskGenericNotify+0xe2>

					break;
 800aa9c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800aa9e:	7ffb      	ldrb	r3, [r7, #31]
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d13a      	bne.n	800ab1a <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aaa4:	6a3b      	ldr	r3, [r7, #32]
 800aaa6:	3304      	adds	r3, #4
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7fd fc67 	bl	800837c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800aaae:	6a3b      	ldr	r3, [r7, #32]
 800aab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aab2:	4b1d      	ldr	r3, [pc, #116]	; (800ab28 <xTaskGenericNotify+0x16c>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d903      	bls.n	800aac2 <xTaskGenericNotify+0x106>
 800aaba:	6a3b      	ldr	r3, [r7, #32]
 800aabc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aabe:	4a1a      	ldr	r2, [pc, #104]	; (800ab28 <xTaskGenericNotify+0x16c>)
 800aac0:	6013      	str	r3, [r2, #0]
 800aac2:	6a3b      	ldr	r3, [r7, #32]
 800aac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aac6:	4613      	mov	r3, r2
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	4413      	add	r3, r2
 800aacc:	009b      	lsls	r3, r3, #2
 800aace:	4a17      	ldr	r2, [pc, #92]	; (800ab2c <xTaskGenericNotify+0x170>)
 800aad0:	441a      	add	r2, r3
 800aad2:	6a3b      	ldr	r3, [r7, #32]
 800aad4:	3304      	adds	r3, #4
 800aad6:	4619      	mov	r1, r3
 800aad8:	4610      	mov	r0, r2
 800aada:	f7fd fbf2 	bl	80082c2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800aade:	6a3b      	ldr	r3, [r7, #32]
 800aae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d00a      	beq.n	800aafc <xTaskGenericNotify+0x140>
	__asm volatile
 800aae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaea:	f383 8811 	msr	BASEPRI, r3
 800aaee:	f3bf 8f6f 	isb	sy
 800aaf2:	f3bf 8f4f 	dsb	sy
 800aaf6:	613b      	str	r3, [r7, #16]
}
 800aaf8:	bf00      	nop
 800aafa:	e7fe      	b.n	800aafa <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aafc:	6a3b      	ldr	r3, [r7, #32]
 800aafe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab00:	4b0b      	ldr	r3, [pc, #44]	; (800ab30 <xTaskGenericNotify+0x174>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d907      	bls.n	800ab1a <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800ab0a:	4b0a      	ldr	r3, [pc, #40]	; (800ab34 <xTaskGenericNotify+0x178>)
 800ab0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab10:	601a      	str	r2, [r3, #0]
 800ab12:	f3bf 8f4f 	dsb	sy
 800ab16:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ab1a:	f000 fd33 	bl	800b584 <vPortExitCritical>

		return xReturn;
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3728      	adds	r7, #40	; 0x28
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}
 800ab28:	20000f18 	.word	0x20000f18
 800ab2c:	20000a40 	.word	0x20000a40
 800ab30:	20000a3c 	.word	0x20000a3c
 800ab34:	e000ed04 	.word	0xe000ed04

0800ab38 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d102      	bne.n	800ab4c <xTaskNotifyStateClear+0x14>
 800ab46:	4b0e      	ldr	r3, [pc, #56]	; (800ab80 <xTaskNotifyStateClear+0x48>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	e000      	b.n	800ab4e <xTaskNotifyStateClear+0x16>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800ab50:	f000 fce8 	bl	800b524 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	2b02      	cmp	r3, #2
 800ab5e:	d106      	bne.n	800ab6e <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	2200      	movs	r2, #0
 800ab64:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
				xReturn = pdPASS;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	60fb      	str	r3, [r7, #12]
 800ab6c:	e001      	b.n	800ab72 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800ab72:	f000 fd07 	bl	800b584 <vPortExitCritical>

		return xReturn;
 800ab76:	68fb      	ldr	r3, [r7, #12]
	}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3710      	adds	r7, #16
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	20000a3c 	.word	0x20000a3c

0800ab84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ab8e:	4b21      	ldr	r3, [pc, #132]	; (800ac14 <prvAddCurrentTaskToDelayedList+0x90>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab94:	4b20      	ldr	r3, [pc, #128]	; (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	3304      	adds	r3, #4
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7fd fbee 	bl	800837c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aba6:	d10a      	bne.n	800abbe <prvAddCurrentTaskToDelayedList+0x3a>
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d007      	beq.n	800abbe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abae:	4b1a      	ldr	r3, [pc, #104]	; (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	3304      	adds	r3, #4
 800abb4:	4619      	mov	r1, r3
 800abb6:	4819      	ldr	r0, [pc, #100]	; (800ac1c <prvAddCurrentTaskToDelayedList+0x98>)
 800abb8:	f7fd fb83 	bl	80082c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800abbc:	e026      	b.n	800ac0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4413      	add	r3, r2
 800abc4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800abc6:	4b14      	ldr	r3, [pc, #80]	; (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	68ba      	ldr	r2, [r7, #8]
 800abcc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800abce:	68ba      	ldr	r2, [r7, #8]
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d209      	bcs.n	800abea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abd6:	4b12      	ldr	r3, [pc, #72]	; (800ac20 <prvAddCurrentTaskToDelayedList+0x9c>)
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	4b0f      	ldr	r3, [pc, #60]	; (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	3304      	adds	r3, #4
 800abe0:	4619      	mov	r1, r3
 800abe2:	4610      	mov	r0, r2
 800abe4:	f7fd fb91 	bl	800830a <vListInsert>
}
 800abe8:	e010      	b.n	800ac0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abea:	4b0e      	ldr	r3, [pc, #56]	; (800ac24 <prvAddCurrentTaskToDelayedList+0xa0>)
 800abec:	681a      	ldr	r2, [r3, #0]
 800abee:	4b0a      	ldr	r3, [pc, #40]	; (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	3304      	adds	r3, #4
 800abf4:	4619      	mov	r1, r3
 800abf6:	4610      	mov	r0, r2
 800abf8:	f7fd fb87 	bl	800830a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800abfc:	4b0a      	ldr	r3, [pc, #40]	; (800ac28 <prvAddCurrentTaskToDelayedList+0xa4>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	68ba      	ldr	r2, [r7, #8]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d202      	bcs.n	800ac0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ac06:	4a08      	ldr	r2, [pc, #32]	; (800ac28 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	6013      	str	r3, [r2, #0]
}
 800ac0c:	bf00      	nop
 800ac0e:	3710      	adds	r7, #16
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	20000f14 	.word	0x20000f14
 800ac18:	20000a3c 	.word	0x20000a3c
 800ac1c:	20000efc 	.word	0x20000efc
 800ac20:	20000ecc 	.word	0x20000ecc
 800ac24:	20000ec8 	.word	0x20000ec8
 800ac28:	20000f30 	.word	0x20000f30

0800ac2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b08a      	sub	sp, #40	; 0x28
 800ac30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ac32:	2300      	movs	r3, #0
 800ac34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ac36:	f000 fb07 	bl	800b248 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ac3a:	4b1c      	ldr	r3, [pc, #112]	; (800acac <xTimerCreateTimerTask+0x80>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d021      	beq.n	800ac86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ac42:	2300      	movs	r3, #0
 800ac44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ac46:	2300      	movs	r3, #0
 800ac48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ac4a:	1d3a      	adds	r2, r7, #4
 800ac4c:	f107 0108 	add.w	r1, r7, #8
 800ac50:	f107 030c 	add.w	r3, r7, #12
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7fd faed 	bl	8008234 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ac5a:	6879      	ldr	r1, [r7, #4]
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	68fa      	ldr	r2, [r7, #12]
 800ac60:	9202      	str	r2, [sp, #8]
 800ac62:	9301      	str	r3, [sp, #4]
 800ac64:	2302      	movs	r3, #2
 800ac66:	9300      	str	r3, [sp, #0]
 800ac68:	2300      	movs	r3, #0
 800ac6a:	460a      	mov	r2, r1
 800ac6c:	4910      	ldr	r1, [pc, #64]	; (800acb0 <xTimerCreateTimerTask+0x84>)
 800ac6e:	4811      	ldr	r0, [pc, #68]	; (800acb4 <xTimerCreateTimerTask+0x88>)
 800ac70:	f7fe fe3c 	bl	80098ec <xTaskCreateStatic>
 800ac74:	4603      	mov	r3, r0
 800ac76:	4a10      	ldr	r2, [pc, #64]	; (800acb8 <xTimerCreateTimerTask+0x8c>)
 800ac78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ac7a:	4b0f      	ldr	r3, [pc, #60]	; (800acb8 <xTimerCreateTimerTask+0x8c>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d001      	beq.n	800ac86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ac82:	2301      	movs	r3, #1
 800ac84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d10a      	bne.n	800aca2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ac8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac90:	f383 8811 	msr	BASEPRI, r3
 800ac94:	f3bf 8f6f 	isb	sy
 800ac98:	f3bf 8f4f 	dsb	sy
 800ac9c:	613b      	str	r3, [r7, #16]
}
 800ac9e:	bf00      	nop
 800aca0:	e7fe      	b.n	800aca0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aca2:	697b      	ldr	r3, [r7, #20]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3718      	adds	r7, #24
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	20000f6c 	.word	0x20000f6c
 800acb0:	0800ca88 	.word	0x0800ca88
 800acb4:	0800adf1 	.word	0x0800adf1
 800acb8:	20000f70 	.word	0x20000f70

0800acbc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b08a      	sub	sp, #40	; 0x28
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	607a      	str	r2, [r7, #4]
 800acc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800acca:	2300      	movs	r3, #0
 800accc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d10a      	bne.n	800acea <xTimerGenericCommand+0x2e>
	__asm volatile
 800acd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd8:	f383 8811 	msr	BASEPRI, r3
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	623b      	str	r3, [r7, #32]
}
 800ace6:	bf00      	nop
 800ace8:	e7fe      	b.n	800ace8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800acea:	4b1a      	ldr	r3, [pc, #104]	; (800ad54 <xTimerGenericCommand+0x98>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d02a      	beq.n	800ad48 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2b05      	cmp	r3, #5
 800ad02:	dc18      	bgt.n	800ad36 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ad04:	f7ff fc70 	bl	800a5e8 <xTaskGetSchedulerState>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2b02      	cmp	r3, #2
 800ad0c:	d109      	bne.n	800ad22 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ad0e:	4b11      	ldr	r3, [pc, #68]	; (800ad54 <xTimerGenericCommand+0x98>)
 800ad10:	6818      	ldr	r0, [r3, #0]
 800ad12:	f107 0110 	add.w	r1, r7, #16
 800ad16:	2300      	movs	r3, #0
 800ad18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad1a:	f7fd fcc9 	bl	80086b0 <xQueueGenericSend>
 800ad1e:	6278      	str	r0, [r7, #36]	; 0x24
 800ad20:	e012      	b.n	800ad48 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ad22:	4b0c      	ldr	r3, [pc, #48]	; (800ad54 <xTimerGenericCommand+0x98>)
 800ad24:	6818      	ldr	r0, [r3, #0]
 800ad26:	f107 0110 	add.w	r1, r7, #16
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	f7fd fcbf 	bl	80086b0 <xQueueGenericSend>
 800ad32:	6278      	str	r0, [r7, #36]	; 0x24
 800ad34:	e008      	b.n	800ad48 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ad36:	4b07      	ldr	r3, [pc, #28]	; (800ad54 <xTimerGenericCommand+0x98>)
 800ad38:	6818      	ldr	r0, [r3, #0]
 800ad3a:	f107 0110 	add.w	r1, r7, #16
 800ad3e:	2300      	movs	r3, #0
 800ad40:	683a      	ldr	r2, [r7, #0]
 800ad42:	f7fd fdb3 	bl	80088ac <xQueueGenericSendFromISR>
 800ad46:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ad48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	3728      	adds	r7, #40	; 0x28
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	20000f6c 	.word	0x20000f6c

0800ad58 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b088      	sub	sp, #32
 800ad5c:	af02      	add	r7, sp, #8
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad62:	4b22      	ldr	r3, [pc, #136]	; (800adec <prvProcessExpiredTimer+0x94>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	68db      	ldr	r3, [r3, #12]
 800ad68:	68db      	ldr	r3, [r3, #12]
 800ad6a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	3304      	adds	r3, #4
 800ad70:	4618      	mov	r0, r3
 800ad72:	f7fd fb03 	bl	800837c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad7c:	f003 0304 	and.w	r3, r3, #4
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d022      	beq.n	800adca <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	699a      	ldr	r2, [r3, #24]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	18d1      	adds	r1, r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	6978      	ldr	r0, [r7, #20]
 800ad92:	f000 f8d1 	bl	800af38 <prvInsertTimerInActiveList>
 800ad96:	4603      	mov	r3, r0
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d01f      	beq.n	800addc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	9300      	str	r3, [sp, #0]
 800ada0:	2300      	movs	r3, #0
 800ada2:	687a      	ldr	r2, [r7, #4]
 800ada4:	2100      	movs	r1, #0
 800ada6:	6978      	ldr	r0, [r7, #20]
 800ada8:	f7ff ff88 	bl	800acbc <xTimerGenericCommand>
 800adac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d113      	bne.n	800addc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800adb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adb8:	f383 8811 	msr	BASEPRI, r3
 800adbc:	f3bf 8f6f 	isb	sy
 800adc0:	f3bf 8f4f 	dsb	sy
 800adc4:	60fb      	str	r3, [r7, #12]
}
 800adc6:	bf00      	nop
 800adc8:	e7fe      	b.n	800adc8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800add0:	f023 0301 	bic.w	r3, r3, #1
 800add4:	b2da      	uxtb	r2, r3
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	6a1b      	ldr	r3, [r3, #32]
 800ade0:	6978      	ldr	r0, [r7, #20]
 800ade2:	4798      	blx	r3
}
 800ade4:	bf00      	nop
 800ade6:	3718      	adds	r7, #24
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}
 800adec:	20000f64 	.word	0x20000f64

0800adf0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b084      	sub	sp, #16
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800adf8:	f107 0308 	add.w	r3, r7, #8
 800adfc:	4618      	mov	r0, r3
 800adfe:	f000 f857 	bl	800aeb0 <prvGetNextExpireTime>
 800ae02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	4619      	mov	r1, r3
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	f000 f803 	bl	800ae14 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ae0e:	f000 f8d5 	bl	800afbc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ae12:	e7f1      	b.n	800adf8 <prvTimerTask+0x8>

0800ae14 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b084      	sub	sp, #16
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
 800ae1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ae1e:	f7fe ffc1 	bl	8009da4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ae22:	f107 0308 	add.w	r3, r7, #8
 800ae26:	4618      	mov	r0, r3
 800ae28:	f000 f866 	bl	800aef8 <prvSampleTimeNow>
 800ae2c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d130      	bne.n	800ae96 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d10a      	bne.n	800ae50 <prvProcessTimerOrBlockTask+0x3c>
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d806      	bhi.n	800ae50 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ae42:	f7fe ffbd 	bl	8009dc0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ae46:	68f9      	ldr	r1, [r7, #12]
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f7ff ff85 	bl	800ad58 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ae4e:	e024      	b.n	800ae9a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d008      	beq.n	800ae68 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ae56:	4b13      	ldr	r3, [pc, #76]	; (800aea4 <prvProcessTimerOrBlockTask+0x90>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d101      	bne.n	800ae64 <prvProcessTimerOrBlockTask+0x50>
 800ae60:	2301      	movs	r3, #1
 800ae62:	e000      	b.n	800ae66 <prvProcessTimerOrBlockTask+0x52>
 800ae64:	2300      	movs	r3, #0
 800ae66:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ae68:	4b0f      	ldr	r3, [pc, #60]	; (800aea8 <prvProcessTimerOrBlockTask+0x94>)
 800ae6a:	6818      	ldr	r0, [r3, #0]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	1ad3      	subs	r3, r2, r3
 800ae72:	683a      	ldr	r2, [r7, #0]
 800ae74:	4619      	mov	r1, r3
 800ae76:	f7fe f97f 	bl	8009178 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ae7a:	f7fe ffa1 	bl	8009dc0 <xTaskResumeAll>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d10a      	bne.n	800ae9a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ae84:	4b09      	ldr	r3, [pc, #36]	; (800aeac <prvProcessTimerOrBlockTask+0x98>)
 800ae86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae8a:	601a      	str	r2, [r3, #0]
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	f3bf 8f6f 	isb	sy
}
 800ae94:	e001      	b.n	800ae9a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ae96:	f7fe ff93 	bl	8009dc0 <xTaskResumeAll>
}
 800ae9a:	bf00      	nop
 800ae9c:	3710      	adds	r7, #16
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	20000f68 	.word	0x20000f68
 800aea8:	20000f6c 	.word	0x20000f6c
 800aeac:	e000ed04 	.word	0xe000ed04

0800aeb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b085      	sub	sp, #20
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aeb8:	4b0e      	ldr	r3, [pc, #56]	; (800aef4 <prvGetNextExpireTime+0x44>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d101      	bne.n	800aec6 <prvGetNextExpireTime+0x16>
 800aec2:	2201      	movs	r2, #1
 800aec4:	e000      	b.n	800aec8 <prvGetNextExpireTime+0x18>
 800aec6:	2200      	movs	r2, #0
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d105      	bne.n	800aee0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aed4:	4b07      	ldr	r3, [pc, #28]	; (800aef4 <prvGetNextExpireTime+0x44>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	68db      	ldr	r3, [r3, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	60fb      	str	r3, [r7, #12]
 800aede:	e001      	b.n	800aee4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aee0:	2300      	movs	r3, #0
 800aee2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aee4:	68fb      	ldr	r3, [r7, #12]
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	3714      	adds	r7, #20
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr
 800aef2:	bf00      	nop
 800aef4:	20000f64 	.word	0x20000f64

0800aef8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800af00:	f7fe fffc 	bl	8009efc <xTaskGetTickCount>
 800af04:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800af06:	4b0b      	ldr	r3, [pc, #44]	; (800af34 <prvSampleTimeNow+0x3c>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	429a      	cmp	r2, r3
 800af0e:	d205      	bcs.n	800af1c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800af10:	f000 f936 	bl	800b180 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2201      	movs	r2, #1
 800af18:	601a      	str	r2, [r3, #0]
 800af1a:	e002      	b.n	800af22 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800af22:	4a04      	ldr	r2, [pc, #16]	; (800af34 <prvSampleTimeNow+0x3c>)
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800af28:	68fb      	ldr	r3, [r7, #12]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	20000f74 	.word	0x20000f74

0800af38 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b086      	sub	sp, #24
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	60f8      	str	r0, [r7, #12]
 800af40:	60b9      	str	r1, [r7, #8]
 800af42:	607a      	str	r2, [r7, #4]
 800af44:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800af46:	2300      	movs	r3, #0
 800af48:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	68fa      	ldr	r2, [r7, #12]
 800af54:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800af56:	68ba      	ldr	r2, [r7, #8]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d812      	bhi.n	800af84 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af5e:	687a      	ldr	r2, [r7, #4]
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	1ad2      	subs	r2, r2, r3
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	699b      	ldr	r3, [r3, #24]
 800af68:	429a      	cmp	r2, r3
 800af6a:	d302      	bcc.n	800af72 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800af6c:	2301      	movs	r3, #1
 800af6e:	617b      	str	r3, [r7, #20]
 800af70:	e01b      	b.n	800afaa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800af72:	4b10      	ldr	r3, [pc, #64]	; (800afb4 <prvInsertTimerInActiveList+0x7c>)
 800af74:	681a      	ldr	r2, [r3, #0]
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	3304      	adds	r3, #4
 800af7a:	4619      	mov	r1, r3
 800af7c:	4610      	mov	r0, r2
 800af7e:	f7fd f9c4 	bl	800830a <vListInsert>
 800af82:	e012      	b.n	800afaa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	429a      	cmp	r2, r3
 800af8a:	d206      	bcs.n	800af9a <prvInsertTimerInActiveList+0x62>
 800af8c:	68ba      	ldr	r2, [r7, #8]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	429a      	cmp	r2, r3
 800af92:	d302      	bcc.n	800af9a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800af94:	2301      	movs	r3, #1
 800af96:	617b      	str	r3, [r7, #20]
 800af98:	e007      	b.n	800afaa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800af9a:	4b07      	ldr	r3, [pc, #28]	; (800afb8 <prvInsertTimerInActiveList+0x80>)
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	3304      	adds	r3, #4
 800afa2:	4619      	mov	r1, r3
 800afa4:	4610      	mov	r0, r2
 800afa6:	f7fd f9b0 	bl	800830a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800afaa:	697b      	ldr	r3, [r7, #20]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3718      	adds	r7, #24
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	20000f68 	.word	0x20000f68
 800afb8:	20000f64 	.word	0x20000f64

0800afbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b08e      	sub	sp, #56	; 0x38
 800afc0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800afc2:	e0ca      	b.n	800b15a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	da18      	bge.n	800affc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800afca:	1d3b      	adds	r3, r7, #4
 800afcc:	3304      	adds	r3, #4
 800afce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800afd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d10a      	bne.n	800afec <prvProcessReceivedCommands+0x30>
	__asm volatile
 800afd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afda:	f383 8811 	msr	BASEPRI, r3
 800afde:	f3bf 8f6f 	isb	sy
 800afe2:	f3bf 8f4f 	dsb	sy
 800afe6:	61fb      	str	r3, [r7, #28]
}
 800afe8:	bf00      	nop
 800afea:	e7fe      	b.n	800afea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800afec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aff2:	6850      	ldr	r0, [r2, #4]
 800aff4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aff6:	6892      	ldr	r2, [r2, #8]
 800aff8:	4611      	mov	r1, r2
 800affa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2b00      	cmp	r3, #0
 800b000:	f2c0 80aa 	blt.w	800b158 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b00a:	695b      	ldr	r3, [r3, #20]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d004      	beq.n	800b01a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b012:	3304      	adds	r3, #4
 800b014:	4618      	mov	r0, r3
 800b016:	f7fd f9b1 	bl	800837c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b01a:	463b      	mov	r3, r7
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7ff ff6b 	bl	800aef8 <prvSampleTimeNow>
 800b022:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2b09      	cmp	r3, #9
 800b028:	f200 8097 	bhi.w	800b15a <prvProcessReceivedCommands+0x19e>
 800b02c:	a201      	add	r2, pc, #4	; (adr r2, 800b034 <prvProcessReceivedCommands+0x78>)
 800b02e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b032:	bf00      	nop
 800b034:	0800b05d 	.word	0x0800b05d
 800b038:	0800b05d 	.word	0x0800b05d
 800b03c:	0800b05d 	.word	0x0800b05d
 800b040:	0800b0d1 	.word	0x0800b0d1
 800b044:	0800b0e5 	.word	0x0800b0e5
 800b048:	0800b12f 	.word	0x0800b12f
 800b04c:	0800b05d 	.word	0x0800b05d
 800b050:	0800b05d 	.word	0x0800b05d
 800b054:	0800b0d1 	.word	0x0800b0d1
 800b058:	0800b0e5 	.word	0x0800b0e5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b05c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b05e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b062:	f043 0301 	orr.w	r3, r3, #1
 800b066:	b2da      	uxtb	r2, r3
 800b068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b06a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b06e:	68ba      	ldr	r2, [r7, #8]
 800b070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b072:	699b      	ldr	r3, [r3, #24]
 800b074:	18d1      	adds	r1, r2, r3
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b07a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b07c:	f7ff ff5c 	bl	800af38 <prvInsertTimerInActiveList>
 800b080:	4603      	mov	r3, r0
 800b082:	2b00      	cmp	r3, #0
 800b084:	d069      	beq.n	800b15a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b088:	6a1b      	ldr	r3, [r3, #32]
 800b08a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b08c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b090:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b094:	f003 0304 	and.w	r3, r3, #4
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d05e      	beq.n	800b15a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b09c:	68ba      	ldr	r2, [r7, #8]
 800b09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a0:	699b      	ldr	r3, [r3, #24]
 800b0a2:	441a      	add	r2, r3
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	2100      	movs	r1, #0
 800b0ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0ae:	f7ff fe05 	bl	800acbc <xTimerGenericCommand>
 800b0b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b0b4:	6a3b      	ldr	r3, [r7, #32]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d14f      	bne.n	800b15a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0be:	f383 8811 	msr	BASEPRI, r3
 800b0c2:	f3bf 8f6f 	isb	sy
 800b0c6:	f3bf 8f4f 	dsb	sy
 800b0ca:	61bb      	str	r3, [r7, #24]
}
 800b0cc:	bf00      	nop
 800b0ce:	e7fe      	b.n	800b0ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0d6:	f023 0301 	bic.w	r3, r3, #1
 800b0da:	b2da      	uxtb	r2, r3
 800b0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b0e2:	e03a      	b.n	800b15a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0ea:	f043 0301 	orr.w	r3, r3, #1
 800b0ee:	b2da      	uxtb	r2, r3
 800b0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b0f6:	68ba      	ldr	r2, [r7, #8]
 800b0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0fa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0fe:	699b      	ldr	r3, [r3, #24]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d10a      	bne.n	800b11a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b108:	f383 8811 	msr	BASEPRI, r3
 800b10c:	f3bf 8f6f 	isb	sy
 800b110:	f3bf 8f4f 	dsb	sy
 800b114:	617b      	str	r3, [r7, #20]
}
 800b116:	bf00      	nop
 800b118:	e7fe      	b.n	800b118 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b11c:	699a      	ldr	r2, [r3, #24]
 800b11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b120:	18d1      	adds	r1, r2, r3
 800b122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b126:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b128:	f7ff ff06 	bl	800af38 <prvInsertTimerInActiveList>
					break;
 800b12c:	e015      	b.n	800b15a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b12e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b130:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b134:	f003 0302 	and.w	r3, r3, #2
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d103      	bne.n	800b144 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b13c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b13e:	f000 fbdf 	bl	800b900 <vPortFree>
 800b142:	e00a      	b.n	800b15a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b146:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b14a:	f023 0301 	bic.w	r3, r3, #1
 800b14e:	b2da      	uxtb	r2, r3
 800b150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b152:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b156:	e000      	b.n	800b15a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b158:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b15a:	4b08      	ldr	r3, [pc, #32]	; (800b17c <prvProcessReceivedCommands+0x1c0>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	1d39      	adds	r1, r7, #4
 800b160:	2200      	movs	r2, #0
 800b162:	4618      	mov	r0, r3
 800b164:	f7fd fcca 	bl	8008afc <xQueueReceive>
 800b168:	4603      	mov	r3, r0
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	f47f af2a 	bne.w	800afc4 <prvProcessReceivedCommands+0x8>
	}
}
 800b170:	bf00      	nop
 800b172:	bf00      	nop
 800b174:	3730      	adds	r7, #48	; 0x30
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	20000f6c 	.word	0x20000f6c

0800b180 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b088      	sub	sp, #32
 800b184:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b186:	e048      	b.n	800b21a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b188:	4b2d      	ldr	r3, [pc, #180]	; (800b240 <prvSwitchTimerLists+0xc0>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b192:	4b2b      	ldr	r3, [pc, #172]	; (800b240 <prvSwitchTimerLists+0xc0>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	68db      	ldr	r3, [r3, #12]
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	3304      	adds	r3, #4
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f7fd f8eb 	bl	800837c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6a1b      	ldr	r3, [r3, #32]
 800b1aa:	68f8      	ldr	r0, [r7, #12]
 800b1ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b1b4:	f003 0304 	and.w	r3, r3, #4
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d02e      	beq.n	800b21a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	699b      	ldr	r3, [r3, #24]
 800b1c0:	693a      	ldr	r2, [r7, #16]
 800b1c2:	4413      	add	r3, r2
 800b1c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b1c6:	68ba      	ldr	r2, [r7, #8]
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	d90e      	bls.n	800b1ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	68ba      	ldr	r2, [r7, #8]
 800b1d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	68fa      	ldr	r2, [r7, #12]
 800b1d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b1da:	4b19      	ldr	r3, [pc, #100]	; (800b240 <prvSwitchTimerLists+0xc0>)
 800b1dc:	681a      	ldr	r2, [r3, #0]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	3304      	adds	r3, #4
 800b1e2:	4619      	mov	r1, r3
 800b1e4:	4610      	mov	r0, r2
 800b1e6:	f7fd f890 	bl	800830a <vListInsert>
 800b1ea:	e016      	b.n	800b21a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	9300      	str	r3, [sp, #0]
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	693a      	ldr	r2, [r7, #16]
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	68f8      	ldr	r0, [r7, #12]
 800b1f8:	f7ff fd60 	bl	800acbc <xTimerGenericCommand>
 800b1fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d10a      	bne.n	800b21a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	603b      	str	r3, [r7, #0]
}
 800b216:	bf00      	nop
 800b218:	e7fe      	b.n	800b218 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b21a:	4b09      	ldr	r3, [pc, #36]	; (800b240 <prvSwitchTimerLists+0xc0>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d1b1      	bne.n	800b188 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b224:	4b06      	ldr	r3, [pc, #24]	; (800b240 <prvSwitchTimerLists+0xc0>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b22a:	4b06      	ldr	r3, [pc, #24]	; (800b244 <prvSwitchTimerLists+0xc4>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	4a04      	ldr	r2, [pc, #16]	; (800b240 <prvSwitchTimerLists+0xc0>)
 800b230:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b232:	4a04      	ldr	r2, [pc, #16]	; (800b244 <prvSwitchTimerLists+0xc4>)
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	6013      	str	r3, [r2, #0]
}
 800b238:	bf00      	nop
 800b23a:	3718      	adds	r7, #24
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}
 800b240:	20000f64 	.word	0x20000f64
 800b244:	20000f68 	.word	0x20000f68

0800b248 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b082      	sub	sp, #8
 800b24c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b24e:	f000 f969 	bl	800b524 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b252:	4b15      	ldr	r3, [pc, #84]	; (800b2a8 <prvCheckForValidListAndQueue+0x60>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d120      	bne.n	800b29c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b25a:	4814      	ldr	r0, [pc, #80]	; (800b2ac <prvCheckForValidListAndQueue+0x64>)
 800b25c:	f7fd f804 	bl	8008268 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b260:	4813      	ldr	r0, [pc, #76]	; (800b2b0 <prvCheckForValidListAndQueue+0x68>)
 800b262:	f7fd f801 	bl	8008268 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b266:	4b13      	ldr	r3, [pc, #76]	; (800b2b4 <prvCheckForValidListAndQueue+0x6c>)
 800b268:	4a10      	ldr	r2, [pc, #64]	; (800b2ac <prvCheckForValidListAndQueue+0x64>)
 800b26a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b26c:	4b12      	ldr	r3, [pc, #72]	; (800b2b8 <prvCheckForValidListAndQueue+0x70>)
 800b26e:	4a10      	ldr	r2, [pc, #64]	; (800b2b0 <prvCheckForValidListAndQueue+0x68>)
 800b270:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b272:	2300      	movs	r3, #0
 800b274:	9300      	str	r3, [sp, #0]
 800b276:	4b11      	ldr	r3, [pc, #68]	; (800b2bc <prvCheckForValidListAndQueue+0x74>)
 800b278:	4a11      	ldr	r2, [pc, #68]	; (800b2c0 <prvCheckForValidListAndQueue+0x78>)
 800b27a:	2110      	movs	r1, #16
 800b27c:	200a      	movs	r0, #10
 800b27e:	f7fd f90f 	bl	80084a0 <xQueueGenericCreateStatic>
 800b282:	4603      	mov	r3, r0
 800b284:	4a08      	ldr	r2, [pc, #32]	; (800b2a8 <prvCheckForValidListAndQueue+0x60>)
 800b286:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b288:	4b07      	ldr	r3, [pc, #28]	; (800b2a8 <prvCheckForValidListAndQueue+0x60>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d005      	beq.n	800b29c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b290:	4b05      	ldr	r3, [pc, #20]	; (800b2a8 <prvCheckForValidListAndQueue+0x60>)
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	490b      	ldr	r1, [pc, #44]	; (800b2c4 <prvCheckForValidListAndQueue+0x7c>)
 800b296:	4618      	mov	r0, r3
 800b298:	f7fd ff44 	bl	8009124 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b29c:	f000 f972 	bl	800b584 <vPortExitCritical>
}
 800b2a0:	bf00      	nop
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	20000f6c 	.word	0x20000f6c
 800b2ac:	20000f3c 	.word	0x20000f3c
 800b2b0:	20000f50 	.word	0x20000f50
 800b2b4:	20000f64 	.word	0x20000f64
 800b2b8:	20000f68 	.word	0x20000f68
 800b2bc:	20001018 	.word	0x20001018
 800b2c0:	20000f78 	.word	0x20000f78
 800b2c4:	0800ca90 	.word	0x0800ca90

0800b2c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b085      	sub	sp, #20
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	60f8      	str	r0, [r7, #12]
 800b2d0:	60b9      	str	r1, [r7, #8]
 800b2d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	3b04      	subs	r3, #4
 800b2d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b2e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	3b04      	subs	r3, #4
 800b2e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	f023 0201 	bic.w	r2, r3, #1
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	3b04      	subs	r3, #4
 800b2f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b2f8:	4a0c      	ldr	r2, [pc, #48]	; (800b32c <pxPortInitialiseStack+0x64>)
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	3b14      	subs	r3, #20
 800b302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	3b04      	subs	r3, #4
 800b30e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f06f 0202 	mvn.w	r2, #2
 800b316:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	3b20      	subs	r3, #32
 800b31c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b31e:	68fb      	ldr	r3, [r7, #12]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3714      	adds	r7, #20
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr
 800b32c:	0800b331 	.word	0x0800b331

0800b330 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b336:	2300      	movs	r3, #0
 800b338:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b33a:	4b12      	ldr	r3, [pc, #72]	; (800b384 <prvTaskExitError+0x54>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b342:	d00a      	beq.n	800b35a <prvTaskExitError+0x2a>
	__asm volatile
 800b344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b348:	f383 8811 	msr	BASEPRI, r3
 800b34c:	f3bf 8f6f 	isb	sy
 800b350:	f3bf 8f4f 	dsb	sy
 800b354:	60fb      	str	r3, [r7, #12]
}
 800b356:	bf00      	nop
 800b358:	e7fe      	b.n	800b358 <prvTaskExitError+0x28>
	__asm volatile
 800b35a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	60bb      	str	r3, [r7, #8]
}
 800b36c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b36e:	bf00      	nop
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d0fc      	beq.n	800b370 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b376:	bf00      	nop
 800b378:	bf00      	nop
 800b37a:	3714      	adds	r7, #20
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr
 800b384:	20000014 	.word	0x20000014
	...

0800b390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b390:	4b07      	ldr	r3, [pc, #28]	; (800b3b0 <pxCurrentTCBConst2>)
 800b392:	6819      	ldr	r1, [r3, #0]
 800b394:	6808      	ldr	r0, [r1, #0]
 800b396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39a:	f380 8809 	msr	PSP, r0
 800b39e:	f3bf 8f6f 	isb	sy
 800b3a2:	f04f 0000 	mov.w	r0, #0
 800b3a6:	f380 8811 	msr	BASEPRI, r0
 800b3aa:	4770      	bx	lr
 800b3ac:	f3af 8000 	nop.w

0800b3b0 <pxCurrentTCBConst2>:
 800b3b0:	20000a3c 	.word	0x20000a3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b3b4:	bf00      	nop
 800b3b6:	bf00      	nop

0800b3b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b3b8:	4808      	ldr	r0, [pc, #32]	; (800b3dc <prvPortStartFirstTask+0x24>)
 800b3ba:	6800      	ldr	r0, [r0, #0]
 800b3bc:	6800      	ldr	r0, [r0, #0]
 800b3be:	f380 8808 	msr	MSP, r0
 800b3c2:	f04f 0000 	mov.w	r0, #0
 800b3c6:	f380 8814 	msr	CONTROL, r0
 800b3ca:	b662      	cpsie	i
 800b3cc:	b661      	cpsie	f
 800b3ce:	f3bf 8f4f 	dsb	sy
 800b3d2:	f3bf 8f6f 	isb	sy
 800b3d6:	df00      	svc	0
 800b3d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b3da:	bf00      	nop
 800b3dc:	e000ed08 	.word	0xe000ed08

0800b3e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b086      	sub	sp, #24
 800b3e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b3e6:	4b46      	ldr	r3, [pc, #280]	; (800b500 <xPortStartScheduler+0x120>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	4a46      	ldr	r2, [pc, #280]	; (800b504 <xPortStartScheduler+0x124>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d10a      	bne.n	800b406 <xPortStartScheduler+0x26>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	613b      	str	r3, [r7, #16]
}
 800b402:	bf00      	nop
 800b404:	e7fe      	b.n	800b404 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b406:	4b3e      	ldr	r3, [pc, #248]	; (800b500 <xPortStartScheduler+0x120>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4a3f      	ldr	r2, [pc, #252]	; (800b508 <xPortStartScheduler+0x128>)
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d10a      	bne.n	800b426 <xPortStartScheduler+0x46>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b414:	f383 8811 	msr	BASEPRI, r3
 800b418:	f3bf 8f6f 	isb	sy
 800b41c:	f3bf 8f4f 	dsb	sy
 800b420:	60fb      	str	r3, [r7, #12]
}
 800b422:	bf00      	nop
 800b424:	e7fe      	b.n	800b424 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b426:	4b39      	ldr	r3, [pc, #228]	; (800b50c <xPortStartScheduler+0x12c>)
 800b428:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	b2db      	uxtb	r3, r3
 800b430:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	22ff      	movs	r2, #255	; 0xff
 800b436:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b440:	78fb      	ldrb	r3, [r7, #3]
 800b442:	b2db      	uxtb	r3, r3
 800b444:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b448:	b2da      	uxtb	r2, r3
 800b44a:	4b31      	ldr	r3, [pc, #196]	; (800b510 <xPortStartScheduler+0x130>)
 800b44c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b44e:	4b31      	ldr	r3, [pc, #196]	; (800b514 <xPortStartScheduler+0x134>)
 800b450:	2207      	movs	r2, #7
 800b452:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b454:	e009      	b.n	800b46a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b456:	4b2f      	ldr	r3, [pc, #188]	; (800b514 <xPortStartScheduler+0x134>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	3b01      	subs	r3, #1
 800b45c:	4a2d      	ldr	r2, [pc, #180]	; (800b514 <xPortStartScheduler+0x134>)
 800b45e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b460:	78fb      	ldrb	r3, [r7, #3]
 800b462:	b2db      	uxtb	r3, r3
 800b464:	005b      	lsls	r3, r3, #1
 800b466:	b2db      	uxtb	r3, r3
 800b468:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b46a:	78fb      	ldrb	r3, [r7, #3]
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b472:	2b80      	cmp	r3, #128	; 0x80
 800b474:	d0ef      	beq.n	800b456 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b476:	4b27      	ldr	r3, [pc, #156]	; (800b514 <xPortStartScheduler+0x134>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f1c3 0307 	rsb	r3, r3, #7
 800b47e:	2b04      	cmp	r3, #4
 800b480:	d00a      	beq.n	800b498 <xPortStartScheduler+0xb8>
	__asm volatile
 800b482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b486:	f383 8811 	msr	BASEPRI, r3
 800b48a:	f3bf 8f6f 	isb	sy
 800b48e:	f3bf 8f4f 	dsb	sy
 800b492:	60bb      	str	r3, [r7, #8]
}
 800b494:	bf00      	nop
 800b496:	e7fe      	b.n	800b496 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b498:	4b1e      	ldr	r3, [pc, #120]	; (800b514 <xPortStartScheduler+0x134>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	021b      	lsls	r3, r3, #8
 800b49e:	4a1d      	ldr	r2, [pc, #116]	; (800b514 <xPortStartScheduler+0x134>)
 800b4a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b4a2:	4b1c      	ldr	r3, [pc, #112]	; (800b514 <xPortStartScheduler+0x134>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b4aa:	4a1a      	ldr	r2, [pc, #104]	; (800b514 <xPortStartScheduler+0x134>)
 800b4ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	b2da      	uxtb	r2, r3
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b4b6:	4b18      	ldr	r3, [pc, #96]	; (800b518 <xPortStartScheduler+0x138>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	4a17      	ldr	r2, [pc, #92]	; (800b518 <xPortStartScheduler+0x138>)
 800b4bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b4c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b4c2:	4b15      	ldr	r3, [pc, #84]	; (800b518 <xPortStartScheduler+0x138>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4a14      	ldr	r2, [pc, #80]	; (800b518 <xPortStartScheduler+0x138>)
 800b4c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b4cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b4ce:	f000 f8dd 	bl	800b68c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b4d2:	4b12      	ldr	r3, [pc, #72]	; (800b51c <xPortStartScheduler+0x13c>)
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b4d8:	f000 f8fc 	bl	800b6d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b4dc:	4b10      	ldr	r3, [pc, #64]	; (800b520 <xPortStartScheduler+0x140>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a0f      	ldr	r2, [pc, #60]	; (800b520 <xPortStartScheduler+0x140>)
 800b4e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b4e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b4e8:	f7ff ff66 	bl	800b3b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b4ec:	f7fe fdd0 	bl	800a090 <vTaskSwitchContext>
	prvTaskExitError();
 800b4f0:	f7ff ff1e 	bl	800b330 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3718      	adds	r7, #24
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	e000ed00 	.word	0xe000ed00
 800b504:	410fc271 	.word	0x410fc271
 800b508:	410fc270 	.word	0x410fc270
 800b50c:	e000e400 	.word	0xe000e400
 800b510:	20001068 	.word	0x20001068
 800b514:	2000106c 	.word	0x2000106c
 800b518:	e000ed20 	.word	0xe000ed20
 800b51c:	20000014 	.word	0x20000014
 800b520:	e000ef34 	.word	0xe000ef34

0800b524 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
	__asm volatile
 800b52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b52e:	f383 8811 	msr	BASEPRI, r3
 800b532:	f3bf 8f6f 	isb	sy
 800b536:	f3bf 8f4f 	dsb	sy
 800b53a:	607b      	str	r3, [r7, #4]
}
 800b53c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b53e:	4b0f      	ldr	r3, [pc, #60]	; (800b57c <vPortEnterCritical+0x58>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	3301      	adds	r3, #1
 800b544:	4a0d      	ldr	r2, [pc, #52]	; (800b57c <vPortEnterCritical+0x58>)
 800b546:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b548:	4b0c      	ldr	r3, [pc, #48]	; (800b57c <vPortEnterCritical+0x58>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	d10f      	bne.n	800b570 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b550:	4b0b      	ldr	r3, [pc, #44]	; (800b580 <vPortEnterCritical+0x5c>)
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	b2db      	uxtb	r3, r3
 800b556:	2b00      	cmp	r3, #0
 800b558:	d00a      	beq.n	800b570 <vPortEnterCritical+0x4c>
	__asm volatile
 800b55a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b55e:	f383 8811 	msr	BASEPRI, r3
 800b562:	f3bf 8f6f 	isb	sy
 800b566:	f3bf 8f4f 	dsb	sy
 800b56a:	603b      	str	r3, [r7, #0]
}
 800b56c:	bf00      	nop
 800b56e:	e7fe      	b.n	800b56e <vPortEnterCritical+0x4a>
	}
}
 800b570:	bf00      	nop
 800b572:	370c      	adds	r7, #12
 800b574:	46bd      	mov	sp, r7
 800b576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57a:	4770      	bx	lr
 800b57c:	20000014 	.word	0x20000014
 800b580:	e000ed04 	.word	0xe000ed04

0800b584 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b584:	b480      	push	{r7}
 800b586:	b083      	sub	sp, #12
 800b588:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b58a:	4b12      	ldr	r3, [pc, #72]	; (800b5d4 <vPortExitCritical+0x50>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d10a      	bne.n	800b5a8 <vPortExitCritical+0x24>
	__asm volatile
 800b592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b596:	f383 8811 	msr	BASEPRI, r3
 800b59a:	f3bf 8f6f 	isb	sy
 800b59e:	f3bf 8f4f 	dsb	sy
 800b5a2:	607b      	str	r3, [r7, #4]
}
 800b5a4:	bf00      	nop
 800b5a6:	e7fe      	b.n	800b5a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b5a8:	4b0a      	ldr	r3, [pc, #40]	; (800b5d4 <vPortExitCritical+0x50>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	4a09      	ldr	r2, [pc, #36]	; (800b5d4 <vPortExitCritical+0x50>)
 800b5b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b5b2:	4b08      	ldr	r3, [pc, #32]	; (800b5d4 <vPortExitCritical+0x50>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d105      	bne.n	800b5c6 <vPortExitCritical+0x42>
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	f383 8811 	msr	BASEPRI, r3
}
 800b5c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b5c6:	bf00      	nop
 800b5c8:	370c      	adds	r7, #12
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr
 800b5d2:	bf00      	nop
 800b5d4:	20000014 	.word	0x20000014
	...

0800b5e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b5e0:	f3ef 8009 	mrs	r0, PSP
 800b5e4:	f3bf 8f6f 	isb	sy
 800b5e8:	4b15      	ldr	r3, [pc, #84]	; (800b640 <pxCurrentTCBConst>)
 800b5ea:	681a      	ldr	r2, [r3, #0]
 800b5ec:	f01e 0f10 	tst.w	lr, #16
 800b5f0:	bf08      	it	eq
 800b5f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b5f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5fa:	6010      	str	r0, [r2, #0]
 800b5fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b600:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b604:	f380 8811 	msr	BASEPRI, r0
 800b608:	f3bf 8f4f 	dsb	sy
 800b60c:	f3bf 8f6f 	isb	sy
 800b610:	f7fe fd3e 	bl	800a090 <vTaskSwitchContext>
 800b614:	f04f 0000 	mov.w	r0, #0
 800b618:	f380 8811 	msr	BASEPRI, r0
 800b61c:	bc09      	pop	{r0, r3}
 800b61e:	6819      	ldr	r1, [r3, #0]
 800b620:	6808      	ldr	r0, [r1, #0]
 800b622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b626:	f01e 0f10 	tst.w	lr, #16
 800b62a:	bf08      	it	eq
 800b62c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b630:	f380 8809 	msr	PSP, r0
 800b634:	f3bf 8f6f 	isb	sy
 800b638:	4770      	bx	lr
 800b63a:	bf00      	nop
 800b63c:	f3af 8000 	nop.w

0800b640 <pxCurrentTCBConst>:
 800b640:	20000a3c 	.word	0x20000a3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b644:	bf00      	nop
 800b646:	bf00      	nop

0800b648 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b082      	sub	sp, #8
 800b64c:	af00      	add	r7, sp, #0
	__asm volatile
 800b64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b652:	f383 8811 	msr	BASEPRI, r3
 800b656:	f3bf 8f6f 	isb	sy
 800b65a:	f3bf 8f4f 	dsb	sy
 800b65e:	607b      	str	r3, [r7, #4]
}
 800b660:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b662:	f7fe fc5b 	bl	8009f1c <xTaskIncrementTick>
 800b666:	4603      	mov	r3, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d003      	beq.n	800b674 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b66c:	4b06      	ldr	r3, [pc, #24]	; (800b688 <xPortSysTickHandler+0x40>)
 800b66e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b672:	601a      	str	r2, [r3, #0]
 800b674:	2300      	movs	r3, #0
 800b676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	f383 8811 	msr	BASEPRI, r3
}
 800b67e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b680:	bf00      	nop
 800b682:	3708      	adds	r7, #8
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}
 800b688:	e000ed04 	.word	0xe000ed04

0800b68c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b68c:	b480      	push	{r7}
 800b68e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b690:	4b0b      	ldr	r3, [pc, #44]	; (800b6c0 <vPortSetupTimerInterrupt+0x34>)
 800b692:	2200      	movs	r2, #0
 800b694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b696:	4b0b      	ldr	r3, [pc, #44]	; (800b6c4 <vPortSetupTimerInterrupt+0x38>)
 800b698:	2200      	movs	r2, #0
 800b69a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b69c:	4b0a      	ldr	r3, [pc, #40]	; (800b6c8 <vPortSetupTimerInterrupt+0x3c>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a0a      	ldr	r2, [pc, #40]	; (800b6cc <vPortSetupTimerInterrupt+0x40>)
 800b6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6a6:	099b      	lsrs	r3, r3, #6
 800b6a8:	4a09      	ldr	r2, [pc, #36]	; (800b6d0 <vPortSetupTimerInterrupt+0x44>)
 800b6aa:	3b01      	subs	r3, #1
 800b6ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b6ae:	4b04      	ldr	r3, [pc, #16]	; (800b6c0 <vPortSetupTimerInterrupt+0x34>)
 800b6b0:	2207      	movs	r2, #7
 800b6b2:	601a      	str	r2, [r3, #0]
}
 800b6b4:	bf00      	nop
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop
 800b6c0:	e000e010 	.word	0xe000e010
 800b6c4:	e000e018 	.word	0xe000e018
 800b6c8:	20000000 	.word	0x20000000
 800b6cc:	10624dd3 	.word	0x10624dd3
 800b6d0:	e000e014 	.word	0xe000e014

0800b6d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b6d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b6e4 <vPortEnableVFP+0x10>
 800b6d8:	6801      	ldr	r1, [r0, #0]
 800b6da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b6de:	6001      	str	r1, [r0, #0]
 800b6e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b6e2:	bf00      	nop
 800b6e4:	e000ed88 	.word	0xe000ed88

0800b6e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b085      	sub	sp, #20
 800b6ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b6ee:	f3ef 8305 	mrs	r3, IPSR
 800b6f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2b0f      	cmp	r3, #15
 800b6f8:	d914      	bls.n	800b724 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b6fa:	4a17      	ldr	r2, [pc, #92]	; (800b758 <vPortValidateInterruptPriority+0x70>)
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	4413      	add	r3, r2
 800b700:	781b      	ldrb	r3, [r3, #0]
 800b702:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b704:	4b15      	ldr	r3, [pc, #84]	; (800b75c <vPortValidateInterruptPriority+0x74>)
 800b706:	781b      	ldrb	r3, [r3, #0]
 800b708:	7afa      	ldrb	r2, [r7, #11]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d20a      	bcs.n	800b724 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b712:	f383 8811 	msr	BASEPRI, r3
 800b716:	f3bf 8f6f 	isb	sy
 800b71a:	f3bf 8f4f 	dsb	sy
 800b71e:	607b      	str	r3, [r7, #4]
}
 800b720:	bf00      	nop
 800b722:	e7fe      	b.n	800b722 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b724:	4b0e      	ldr	r3, [pc, #56]	; (800b760 <vPortValidateInterruptPriority+0x78>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b72c:	4b0d      	ldr	r3, [pc, #52]	; (800b764 <vPortValidateInterruptPriority+0x7c>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	429a      	cmp	r2, r3
 800b732:	d90a      	bls.n	800b74a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b738:	f383 8811 	msr	BASEPRI, r3
 800b73c:	f3bf 8f6f 	isb	sy
 800b740:	f3bf 8f4f 	dsb	sy
 800b744:	603b      	str	r3, [r7, #0]
}
 800b746:	bf00      	nop
 800b748:	e7fe      	b.n	800b748 <vPortValidateInterruptPriority+0x60>
	}
 800b74a:	bf00      	nop
 800b74c:	3714      	adds	r7, #20
 800b74e:	46bd      	mov	sp, r7
 800b750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	e000e3f0 	.word	0xe000e3f0
 800b75c:	20001068 	.word	0x20001068
 800b760:	e000ed0c 	.word	0xe000ed0c
 800b764:	2000106c 	.word	0x2000106c

0800b768 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b08a      	sub	sp, #40	; 0x28
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b770:	2300      	movs	r3, #0
 800b772:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b774:	f7fe fb16 	bl	8009da4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b778:	4b5b      	ldr	r3, [pc, #364]	; (800b8e8 <pvPortMalloc+0x180>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d101      	bne.n	800b784 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b780:	f000 f920 	bl	800b9c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b784:	4b59      	ldr	r3, [pc, #356]	; (800b8ec <pvPortMalloc+0x184>)
 800b786:	681a      	ldr	r2, [r3, #0]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	4013      	ands	r3, r2
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f040 8093 	bne.w	800b8b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d01d      	beq.n	800b7d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b798:	2208      	movs	r2, #8
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	4413      	add	r3, r2
 800b79e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f003 0307 	and.w	r3, r3, #7
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d014      	beq.n	800b7d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f023 0307 	bic.w	r3, r3, #7
 800b7b0:	3308      	adds	r3, #8
 800b7b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f003 0307 	and.w	r3, r3, #7
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d00a      	beq.n	800b7d4 <pvPortMalloc+0x6c>
	__asm volatile
 800b7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c2:	f383 8811 	msr	BASEPRI, r3
 800b7c6:	f3bf 8f6f 	isb	sy
 800b7ca:	f3bf 8f4f 	dsb	sy
 800b7ce:	617b      	str	r3, [r7, #20]
}
 800b7d0:	bf00      	nop
 800b7d2:	e7fe      	b.n	800b7d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d06e      	beq.n	800b8b8 <pvPortMalloc+0x150>
 800b7da:	4b45      	ldr	r3, [pc, #276]	; (800b8f0 <pvPortMalloc+0x188>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d869      	bhi.n	800b8b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b7e4:	4b43      	ldr	r3, [pc, #268]	; (800b8f4 <pvPortMalloc+0x18c>)
 800b7e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b7e8:	4b42      	ldr	r3, [pc, #264]	; (800b8f4 <pvPortMalloc+0x18c>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b7ee:	e004      	b.n	800b7fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	429a      	cmp	r2, r3
 800b802:	d903      	bls.n	800b80c <pvPortMalloc+0xa4>
 800b804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d1f1      	bne.n	800b7f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b80c:	4b36      	ldr	r3, [pc, #216]	; (800b8e8 <pvPortMalloc+0x180>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b812:	429a      	cmp	r2, r3
 800b814:	d050      	beq.n	800b8b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b816:	6a3b      	ldr	r3, [r7, #32]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	2208      	movs	r2, #8
 800b81c:	4413      	add	r3, r2
 800b81e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b822:	681a      	ldr	r2, [r3, #0]
 800b824:	6a3b      	ldr	r3, [r7, #32]
 800b826:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b82a:	685a      	ldr	r2, [r3, #4]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	1ad2      	subs	r2, r2, r3
 800b830:	2308      	movs	r3, #8
 800b832:	005b      	lsls	r3, r3, #1
 800b834:	429a      	cmp	r2, r3
 800b836:	d91f      	bls.n	800b878 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4413      	add	r3, r2
 800b83e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b840:	69bb      	ldr	r3, [r7, #24]
 800b842:	f003 0307 	and.w	r3, r3, #7
 800b846:	2b00      	cmp	r3, #0
 800b848:	d00a      	beq.n	800b860 <pvPortMalloc+0xf8>
	__asm volatile
 800b84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b84e:	f383 8811 	msr	BASEPRI, r3
 800b852:	f3bf 8f6f 	isb	sy
 800b856:	f3bf 8f4f 	dsb	sy
 800b85a:	613b      	str	r3, [r7, #16]
}
 800b85c:	bf00      	nop
 800b85e:	e7fe      	b.n	800b85e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b862:	685a      	ldr	r2, [r3, #4]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	1ad2      	subs	r2, r2, r3
 800b868:	69bb      	ldr	r3, [r7, #24]
 800b86a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b86c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b872:	69b8      	ldr	r0, [r7, #24]
 800b874:	f000 f908 	bl	800ba88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b878:	4b1d      	ldr	r3, [pc, #116]	; (800b8f0 <pvPortMalloc+0x188>)
 800b87a:	681a      	ldr	r2, [r3, #0]
 800b87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	1ad3      	subs	r3, r2, r3
 800b882:	4a1b      	ldr	r2, [pc, #108]	; (800b8f0 <pvPortMalloc+0x188>)
 800b884:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b886:	4b1a      	ldr	r3, [pc, #104]	; (800b8f0 <pvPortMalloc+0x188>)
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	4b1b      	ldr	r3, [pc, #108]	; (800b8f8 <pvPortMalloc+0x190>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d203      	bcs.n	800b89a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b892:	4b17      	ldr	r3, [pc, #92]	; (800b8f0 <pvPortMalloc+0x188>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	4a18      	ldr	r2, [pc, #96]	; (800b8f8 <pvPortMalloc+0x190>)
 800b898:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b89c:	685a      	ldr	r2, [r3, #4]
 800b89e:	4b13      	ldr	r3, [pc, #76]	; (800b8ec <pvPortMalloc+0x184>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	431a      	orrs	r2, r3
 800b8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b8ae:	4b13      	ldr	r3, [pc, #76]	; (800b8fc <pvPortMalloc+0x194>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	4a11      	ldr	r2, [pc, #68]	; (800b8fc <pvPortMalloc+0x194>)
 800b8b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b8b8:	f7fe fa82 	bl	8009dc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8bc:	69fb      	ldr	r3, [r7, #28]
 800b8be:	f003 0307 	and.w	r3, r3, #7
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d00a      	beq.n	800b8dc <pvPortMalloc+0x174>
	__asm volatile
 800b8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ca:	f383 8811 	msr	BASEPRI, r3
 800b8ce:	f3bf 8f6f 	isb	sy
 800b8d2:	f3bf 8f4f 	dsb	sy
 800b8d6:	60fb      	str	r3, [r7, #12]
}
 800b8d8:	bf00      	nop
 800b8da:	e7fe      	b.n	800b8da <pvPortMalloc+0x172>
	return pvReturn;
 800b8dc:	69fb      	ldr	r3, [r7, #28]
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3728      	adds	r7, #40	; 0x28
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
 800b8e6:	bf00      	nop
 800b8e8:	20006e38 	.word	0x20006e38
 800b8ec:	20006e4c 	.word	0x20006e4c
 800b8f0:	20006e3c 	.word	0x20006e3c
 800b8f4:	20006e30 	.word	0x20006e30
 800b8f8:	20006e40 	.word	0x20006e40
 800b8fc:	20006e44 	.word	0x20006e44

0800b900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b086      	sub	sp, #24
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d04d      	beq.n	800b9ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b912:	2308      	movs	r3, #8
 800b914:	425b      	negs	r3, r3
 800b916:	697a      	ldr	r2, [r7, #20]
 800b918:	4413      	add	r3, r2
 800b91a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	685a      	ldr	r2, [r3, #4]
 800b924:	4b24      	ldr	r3, [pc, #144]	; (800b9b8 <vPortFree+0xb8>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	4013      	ands	r3, r2
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d10a      	bne.n	800b944 <vPortFree+0x44>
	__asm volatile
 800b92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b932:	f383 8811 	msr	BASEPRI, r3
 800b936:	f3bf 8f6f 	isb	sy
 800b93a:	f3bf 8f4f 	dsb	sy
 800b93e:	60fb      	str	r3, [r7, #12]
}
 800b940:	bf00      	nop
 800b942:	e7fe      	b.n	800b942 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d00a      	beq.n	800b962 <vPortFree+0x62>
	__asm volatile
 800b94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b950:	f383 8811 	msr	BASEPRI, r3
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	60bb      	str	r3, [r7, #8]
}
 800b95e:	bf00      	nop
 800b960:	e7fe      	b.n	800b960 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	685a      	ldr	r2, [r3, #4]
 800b966:	4b14      	ldr	r3, [pc, #80]	; (800b9b8 <vPortFree+0xb8>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	4013      	ands	r3, r2
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d01e      	beq.n	800b9ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b970:	693b      	ldr	r3, [r7, #16]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d11a      	bne.n	800b9ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	685a      	ldr	r2, [r3, #4]
 800b97c:	4b0e      	ldr	r3, [pc, #56]	; (800b9b8 <vPortFree+0xb8>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	43db      	mvns	r3, r3
 800b982:	401a      	ands	r2, r3
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b988:	f7fe fa0c 	bl	8009da4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	685a      	ldr	r2, [r3, #4]
 800b990:	4b0a      	ldr	r3, [pc, #40]	; (800b9bc <vPortFree+0xbc>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4413      	add	r3, r2
 800b996:	4a09      	ldr	r2, [pc, #36]	; (800b9bc <vPortFree+0xbc>)
 800b998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b99a:	6938      	ldr	r0, [r7, #16]
 800b99c:	f000 f874 	bl	800ba88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b9a0:	4b07      	ldr	r3, [pc, #28]	; (800b9c0 <vPortFree+0xc0>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	4a06      	ldr	r2, [pc, #24]	; (800b9c0 <vPortFree+0xc0>)
 800b9a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b9aa:	f7fe fa09 	bl	8009dc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b9ae:	bf00      	nop
 800b9b0:	3718      	adds	r7, #24
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	20006e4c 	.word	0x20006e4c
 800b9bc:	20006e3c 	.word	0x20006e3c
 800b9c0:	20006e48 	.word	0x20006e48

0800b9c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b085      	sub	sp, #20
 800b9c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b9ca:	f645 53c0 	movw	r3, #24000	; 0x5dc0
 800b9ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b9d0:	4b27      	ldr	r3, [pc, #156]	; (800ba70 <prvHeapInit+0xac>)
 800b9d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f003 0307 	and.w	r3, r3, #7
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d00c      	beq.n	800b9f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	3307      	adds	r3, #7
 800b9e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	f023 0307 	bic.w	r3, r3, #7
 800b9ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b9ec:	68ba      	ldr	r2, [r7, #8]
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	1ad3      	subs	r3, r2, r3
 800b9f2:	4a1f      	ldr	r2, [pc, #124]	; (800ba70 <prvHeapInit+0xac>)
 800b9f4:	4413      	add	r3, r2
 800b9f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b9fc:	4a1d      	ldr	r2, [pc, #116]	; (800ba74 <prvHeapInit+0xb0>)
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ba02:	4b1c      	ldr	r3, [pc, #112]	; (800ba74 <prvHeapInit+0xb0>)
 800ba04:	2200      	movs	r2, #0
 800ba06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	68ba      	ldr	r2, [r7, #8]
 800ba0c:	4413      	add	r3, r2
 800ba0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ba10:	2208      	movs	r2, #8
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	1a9b      	subs	r3, r3, r2
 800ba16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f023 0307 	bic.w	r3, r3, #7
 800ba1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	4a15      	ldr	r2, [pc, #84]	; (800ba78 <prvHeapInit+0xb4>)
 800ba24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ba26:	4b14      	ldr	r3, [pc, #80]	; (800ba78 <prvHeapInit+0xb4>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ba2e:	4b12      	ldr	r3, [pc, #72]	; (800ba78 <prvHeapInit+0xb4>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	2200      	movs	r2, #0
 800ba34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	68fa      	ldr	r2, [r7, #12]
 800ba3e:	1ad2      	subs	r2, r2, r3
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ba44:	4b0c      	ldr	r3, [pc, #48]	; (800ba78 <prvHeapInit+0xb4>)
 800ba46:	681a      	ldr	r2, [r3, #0]
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	4a0a      	ldr	r2, [pc, #40]	; (800ba7c <prvHeapInit+0xb8>)
 800ba52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	4a09      	ldr	r2, [pc, #36]	; (800ba80 <prvHeapInit+0xbc>)
 800ba5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ba5c:	4b09      	ldr	r3, [pc, #36]	; (800ba84 <prvHeapInit+0xc0>)
 800ba5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ba62:	601a      	str	r2, [r3, #0]
}
 800ba64:	bf00      	nop
 800ba66:	3714      	adds	r7, #20
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr
 800ba70:	20001070 	.word	0x20001070
 800ba74:	20006e30 	.word	0x20006e30
 800ba78:	20006e38 	.word	0x20006e38
 800ba7c:	20006e40 	.word	0x20006e40
 800ba80:	20006e3c 	.word	0x20006e3c
 800ba84:	20006e4c 	.word	0x20006e4c

0800ba88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b085      	sub	sp, #20
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ba90:	4b28      	ldr	r3, [pc, #160]	; (800bb34 <prvInsertBlockIntoFreeList+0xac>)
 800ba92:	60fb      	str	r3, [r7, #12]
 800ba94:	e002      	b.n	800ba9c <prvInsertBlockIntoFreeList+0x14>
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	60fb      	str	r3, [r7, #12]
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	429a      	cmp	r2, r3
 800baa4:	d8f7      	bhi.n	800ba96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	68ba      	ldr	r2, [r7, #8]
 800bab0:	4413      	add	r3, r2
 800bab2:	687a      	ldr	r2, [r7, #4]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d108      	bne.n	800baca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	685a      	ldr	r2, [r3, #4]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	441a      	add	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	685b      	ldr	r3, [r3, #4]
 800bad2:	68ba      	ldr	r2, [r7, #8]
 800bad4:	441a      	add	r2, r3
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	429a      	cmp	r2, r3
 800badc:	d118      	bne.n	800bb10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	4b15      	ldr	r3, [pc, #84]	; (800bb38 <prvInsertBlockIntoFreeList+0xb0>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	429a      	cmp	r2, r3
 800bae8:	d00d      	beq.n	800bb06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	685a      	ldr	r2, [r3, #4]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	441a      	add	r2, r3
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	681a      	ldr	r2, [r3, #0]
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	601a      	str	r2, [r3, #0]
 800bb04:	e008      	b.n	800bb18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bb06:	4b0c      	ldr	r3, [pc, #48]	; (800bb38 <prvInsertBlockIntoFreeList+0xb0>)
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	601a      	str	r2, [r3, #0]
 800bb0e:	e003      	b.n	800bb18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bb18:	68fa      	ldr	r2, [r7, #12]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	429a      	cmp	r2, r3
 800bb1e:	d002      	beq.n	800bb26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb26:	bf00      	nop
 800bb28:	3714      	adds	r7, #20
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop
 800bb34:	20006e30 	.word	0x20006e30
 800bb38:	20006e38 	.word	0x20006e38

0800bb3c <__errno>:
 800bb3c:	4b01      	ldr	r3, [pc, #4]	; (800bb44 <__errno+0x8>)
 800bb3e:	6818      	ldr	r0, [r3, #0]
 800bb40:	4770      	bx	lr
 800bb42:	bf00      	nop
 800bb44:	20000018 	.word	0x20000018

0800bb48 <__libc_init_array>:
 800bb48:	b570      	push	{r4, r5, r6, lr}
 800bb4a:	4d0d      	ldr	r5, [pc, #52]	; (800bb80 <__libc_init_array+0x38>)
 800bb4c:	4c0d      	ldr	r4, [pc, #52]	; (800bb84 <__libc_init_array+0x3c>)
 800bb4e:	1b64      	subs	r4, r4, r5
 800bb50:	10a4      	asrs	r4, r4, #2
 800bb52:	2600      	movs	r6, #0
 800bb54:	42a6      	cmp	r6, r4
 800bb56:	d109      	bne.n	800bb6c <__libc_init_array+0x24>
 800bb58:	4d0b      	ldr	r5, [pc, #44]	; (800bb88 <__libc_init_array+0x40>)
 800bb5a:	4c0c      	ldr	r4, [pc, #48]	; (800bb8c <__libc_init_array+0x44>)
 800bb5c:	f000 ff3c 	bl	800c9d8 <_init>
 800bb60:	1b64      	subs	r4, r4, r5
 800bb62:	10a4      	asrs	r4, r4, #2
 800bb64:	2600      	movs	r6, #0
 800bb66:	42a6      	cmp	r6, r4
 800bb68:	d105      	bne.n	800bb76 <__libc_init_array+0x2e>
 800bb6a:	bd70      	pop	{r4, r5, r6, pc}
 800bb6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb70:	4798      	blx	r3
 800bb72:	3601      	adds	r6, #1
 800bb74:	e7ee      	b.n	800bb54 <__libc_init_array+0xc>
 800bb76:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb7a:	4798      	blx	r3
 800bb7c:	3601      	adds	r6, #1
 800bb7e:	e7f2      	b.n	800bb66 <__libc_init_array+0x1e>
 800bb80:	0800ce1c 	.word	0x0800ce1c
 800bb84:	0800ce1c 	.word	0x0800ce1c
 800bb88:	0800ce1c 	.word	0x0800ce1c
 800bb8c:	0800ce20 	.word	0x0800ce20

0800bb90 <__itoa>:
 800bb90:	1e93      	subs	r3, r2, #2
 800bb92:	2b22      	cmp	r3, #34	; 0x22
 800bb94:	b510      	push	{r4, lr}
 800bb96:	460c      	mov	r4, r1
 800bb98:	d904      	bls.n	800bba4 <__itoa+0x14>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	700b      	strb	r3, [r1, #0]
 800bb9e:	461c      	mov	r4, r3
 800bba0:	4620      	mov	r0, r4
 800bba2:	bd10      	pop	{r4, pc}
 800bba4:	2a0a      	cmp	r2, #10
 800bba6:	d109      	bne.n	800bbbc <__itoa+0x2c>
 800bba8:	2800      	cmp	r0, #0
 800bbaa:	da07      	bge.n	800bbbc <__itoa+0x2c>
 800bbac:	232d      	movs	r3, #45	; 0x2d
 800bbae:	700b      	strb	r3, [r1, #0]
 800bbb0:	4240      	negs	r0, r0
 800bbb2:	2101      	movs	r1, #1
 800bbb4:	4421      	add	r1, r4
 800bbb6:	f000 f9b5 	bl	800bf24 <__utoa>
 800bbba:	e7f1      	b.n	800bba0 <__itoa+0x10>
 800bbbc:	2100      	movs	r1, #0
 800bbbe:	e7f9      	b.n	800bbb4 <__itoa+0x24>

0800bbc0 <itoa>:
 800bbc0:	f7ff bfe6 	b.w	800bb90 <__itoa>

0800bbc4 <__retarget_lock_acquire_recursive>:
 800bbc4:	4770      	bx	lr

0800bbc6 <__retarget_lock_release_recursive>:
 800bbc6:	4770      	bx	lr

0800bbc8 <malloc>:
 800bbc8:	4b02      	ldr	r3, [pc, #8]	; (800bbd4 <malloc+0xc>)
 800bbca:	4601      	mov	r1, r0
 800bbcc:	6818      	ldr	r0, [r3, #0]
 800bbce:	f000 b885 	b.w	800bcdc <_malloc_r>
 800bbd2:	bf00      	nop
 800bbd4:	20000018 	.word	0x20000018

0800bbd8 <memcpy>:
 800bbd8:	440a      	add	r2, r1
 800bbda:	4291      	cmp	r1, r2
 800bbdc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bbe0:	d100      	bne.n	800bbe4 <memcpy+0xc>
 800bbe2:	4770      	bx	lr
 800bbe4:	b510      	push	{r4, lr}
 800bbe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bbea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bbee:	4291      	cmp	r1, r2
 800bbf0:	d1f9      	bne.n	800bbe6 <memcpy+0xe>
 800bbf2:	bd10      	pop	{r4, pc}

0800bbf4 <memset>:
 800bbf4:	4402      	add	r2, r0
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d100      	bne.n	800bbfe <memset+0xa>
 800bbfc:	4770      	bx	lr
 800bbfe:	f803 1b01 	strb.w	r1, [r3], #1
 800bc02:	e7f9      	b.n	800bbf8 <memset+0x4>

0800bc04 <_free_r>:
 800bc04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc06:	2900      	cmp	r1, #0
 800bc08:	d044      	beq.n	800bc94 <_free_r+0x90>
 800bc0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc0e:	9001      	str	r0, [sp, #4]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	f1a1 0404 	sub.w	r4, r1, #4
 800bc16:	bfb8      	it	lt
 800bc18:	18e4      	addlt	r4, r4, r3
 800bc1a:	f000 f9c5 	bl	800bfa8 <__malloc_lock>
 800bc1e:	4a1e      	ldr	r2, [pc, #120]	; (800bc98 <_free_r+0x94>)
 800bc20:	9801      	ldr	r0, [sp, #4]
 800bc22:	6813      	ldr	r3, [r2, #0]
 800bc24:	b933      	cbnz	r3, 800bc34 <_free_r+0x30>
 800bc26:	6063      	str	r3, [r4, #4]
 800bc28:	6014      	str	r4, [r2, #0]
 800bc2a:	b003      	add	sp, #12
 800bc2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc30:	f000 b9c0 	b.w	800bfb4 <__malloc_unlock>
 800bc34:	42a3      	cmp	r3, r4
 800bc36:	d908      	bls.n	800bc4a <_free_r+0x46>
 800bc38:	6825      	ldr	r5, [r4, #0]
 800bc3a:	1961      	adds	r1, r4, r5
 800bc3c:	428b      	cmp	r3, r1
 800bc3e:	bf01      	itttt	eq
 800bc40:	6819      	ldreq	r1, [r3, #0]
 800bc42:	685b      	ldreq	r3, [r3, #4]
 800bc44:	1949      	addeq	r1, r1, r5
 800bc46:	6021      	streq	r1, [r4, #0]
 800bc48:	e7ed      	b.n	800bc26 <_free_r+0x22>
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	b10b      	cbz	r3, 800bc54 <_free_r+0x50>
 800bc50:	42a3      	cmp	r3, r4
 800bc52:	d9fa      	bls.n	800bc4a <_free_r+0x46>
 800bc54:	6811      	ldr	r1, [r2, #0]
 800bc56:	1855      	adds	r5, r2, r1
 800bc58:	42a5      	cmp	r5, r4
 800bc5a:	d10b      	bne.n	800bc74 <_free_r+0x70>
 800bc5c:	6824      	ldr	r4, [r4, #0]
 800bc5e:	4421      	add	r1, r4
 800bc60:	1854      	adds	r4, r2, r1
 800bc62:	42a3      	cmp	r3, r4
 800bc64:	6011      	str	r1, [r2, #0]
 800bc66:	d1e0      	bne.n	800bc2a <_free_r+0x26>
 800bc68:	681c      	ldr	r4, [r3, #0]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	6053      	str	r3, [r2, #4]
 800bc6e:	4421      	add	r1, r4
 800bc70:	6011      	str	r1, [r2, #0]
 800bc72:	e7da      	b.n	800bc2a <_free_r+0x26>
 800bc74:	d902      	bls.n	800bc7c <_free_r+0x78>
 800bc76:	230c      	movs	r3, #12
 800bc78:	6003      	str	r3, [r0, #0]
 800bc7a:	e7d6      	b.n	800bc2a <_free_r+0x26>
 800bc7c:	6825      	ldr	r5, [r4, #0]
 800bc7e:	1961      	adds	r1, r4, r5
 800bc80:	428b      	cmp	r3, r1
 800bc82:	bf04      	itt	eq
 800bc84:	6819      	ldreq	r1, [r3, #0]
 800bc86:	685b      	ldreq	r3, [r3, #4]
 800bc88:	6063      	str	r3, [r4, #4]
 800bc8a:	bf04      	itt	eq
 800bc8c:	1949      	addeq	r1, r1, r5
 800bc8e:	6021      	streq	r1, [r4, #0]
 800bc90:	6054      	str	r4, [r2, #4]
 800bc92:	e7ca      	b.n	800bc2a <_free_r+0x26>
 800bc94:	b003      	add	sp, #12
 800bc96:	bd30      	pop	{r4, r5, pc}
 800bc98:	20006e54 	.word	0x20006e54

0800bc9c <sbrk_aligned>:
 800bc9c:	b570      	push	{r4, r5, r6, lr}
 800bc9e:	4e0e      	ldr	r6, [pc, #56]	; (800bcd8 <sbrk_aligned+0x3c>)
 800bca0:	460c      	mov	r4, r1
 800bca2:	6831      	ldr	r1, [r6, #0]
 800bca4:	4605      	mov	r5, r0
 800bca6:	b911      	cbnz	r1, 800bcae <sbrk_aligned+0x12>
 800bca8:	f000 f8f6 	bl	800be98 <_sbrk_r>
 800bcac:	6030      	str	r0, [r6, #0]
 800bcae:	4621      	mov	r1, r4
 800bcb0:	4628      	mov	r0, r5
 800bcb2:	f000 f8f1 	bl	800be98 <_sbrk_r>
 800bcb6:	1c43      	adds	r3, r0, #1
 800bcb8:	d00a      	beq.n	800bcd0 <sbrk_aligned+0x34>
 800bcba:	1cc4      	adds	r4, r0, #3
 800bcbc:	f024 0403 	bic.w	r4, r4, #3
 800bcc0:	42a0      	cmp	r0, r4
 800bcc2:	d007      	beq.n	800bcd4 <sbrk_aligned+0x38>
 800bcc4:	1a21      	subs	r1, r4, r0
 800bcc6:	4628      	mov	r0, r5
 800bcc8:	f000 f8e6 	bl	800be98 <_sbrk_r>
 800bccc:	3001      	adds	r0, #1
 800bcce:	d101      	bne.n	800bcd4 <sbrk_aligned+0x38>
 800bcd0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	bd70      	pop	{r4, r5, r6, pc}
 800bcd8:	20006e58 	.word	0x20006e58

0800bcdc <_malloc_r>:
 800bcdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bce0:	1ccd      	adds	r5, r1, #3
 800bce2:	f025 0503 	bic.w	r5, r5, #3
 800bce6:	3508      	adds	r5, #8
 800bce8:	2d0c      	cmp	r5, #12
 800bcea:	bf38      	it	cc
 800bcec:	250c      	movcc	r5, #12
 800bcee:	2d00      	cmp	r5, #0
 800bcf0:	4607      	mov	r7, r0
 800bcf2:	db01      	blt.n	800bcf8 <_malloc_r+0x1c>
 800bcf4:	42a9      	cmp	r1, r5
 800bcf6:	d905      	bls.n	800bd04 <_malloc_r+0x28>
 800bcf8:	230c      	movs	r3, #12
 800bcfa:	603b      	str	r3, [r7, #0]
 800bcfc:	2600      	movs	r6, #0
 800bcfe:	4630      	mov	r0, r6
 800bd00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd04:	4e2e      	ldr	r6, [pc, #184]	; (800bdc0 <_malloc_r+0xe4>)
 800bd06:	f000 f94f 	bl	800bfa8 <__malloc_lock>
 800bd0a:	6833      	ldr	r3, [r6, #0]
 800bd0c:	461c      	mov	r4, r3
 800bd0e:	bb34      	cbnz	r4, 800bd5e <_malloc_r+0x82>
 800bd10:	4629      	mov	r1, r5
 800bd12:	4638      	mov	r0, r7
 800bd14:	f7ff ffc2 	bl	800bc9c <sbrk_aligned>
 800bd18:	1c43      	adds	r3, r0, #1
 800bd1a:	4604      	mov	r4, r0
 800bd1c:	d14d      	bne.n	800bdba <_malloc_r+0xde>
 800bd1e:	6834      	ldr	r4, [r6, #0]
 800bd20:	4626      	mov	r6, r4
 800bd22:	2e00      	cmp	r6, #0
 800bd24:	d140      	bne.n	800bda8 <_malloc_r+0xcc>
 800bd26:	6823      	ldr	r3, [r4, #0]
 800bd28:	4631      	mov	r1, r6
 800bd2a:	4638      	mov	r0, r7
 800bd2c:	eb04 0803 	add.w	r8, r4, r3
 800bd30:	f000 f8b2 	bl	800be98 <_sbrk_r>
 800bd34:	4580      	cmp	r8, r0
 800bd36:	d13a      	bne.n	800bdae <_malloc_r+0xd2>
 800bd38:	6821      	ldr	r1, [r4, #0]
 800bd3a:	3503      	adds	r5, #3
 800bd3c:	1a6d      	subs	r5, r5, r1
 800bd3e:	f025 0503 	bic.w	r5, r5, #3
 800bd42:	3508      	adds	r5, #8
 800bd44:	2d0c      	cmp	r5, #12
 800bd46:	bf38      	it	cc
 800bd48:	250c      	movcc	r5, #12
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	4638      	mov	r0, r7
 800bd4e:	f7ff ffa5 	bl	800bc9c <sbrk_aligned>
 800bd52:	3001      	adds	r0, #1
 800bd54:	d02b      	beq.n	800bdae <_malloc_r+0xd2>
 800bd56:	6823      	ldr	r3, [r4, #0]
 800bd58:	442b      	add	r3, r5
 800bd5a:	6023      	str	r3, [r4, #0]
 800bd5c:	e00e      	b.n	800bd7c <_malloc_r+0xa0>
 800bd5e:	6822      	ldr	r2, [r4, #0]
 800bd60:	1b52      	subs	r2, r2, r5
 800bd62:	d41e      	bmi.n	800bda2 <_malloc_r+0xc6>
 800bd64:	2a0b      	cmp	r2, #11
 800bd66:	d916      	bls.n	800bd96 <_malloc_r+0xba>
 800bd68:	1961      	adds	r1, r4, r5
 800bd6a:	42a3      	cmp	r3, r4
 800bd6c:	6025      	str	r5, [r4, #0]
 800bd6e:	bf18      	it	ne
 800bd70:	6059      	strne	r1, [r3, #4]
 800bd72:	6863      	ldr	r3, [r4, #4]
 800bd74:	bf08      	it	eq
 800bd76:	6031      	streq	r1, [r6, #0]
 800bd78:	5162      	str	r2, [r4, r5]
 800bd7a:	604b      	str	r3, [r1, #4]
 800bd7c:	4638      	mov	r0, r7
 800bd7e:	f104 060b 	add.w	r6, r4, #11
 800bd82:	f000 f917 	bl	800bfb4 <__malloc_unlock>
 800bd86:	f026 0607 	bic.w	r6, r6, #7
 800bd8a:	1d23      	adds	r3, r4, #4
 800bd8c:	1af2      	subs	r2, r6, r3
 800bd8e:	d0b6      	beq.n	800bcfe <_malloc_r+0x22>
 800bd90:	1b9b      	subs	r3, r3, r6
 800bd92:	50a3      	str	r3, [r4, r2]
 800bd94:	e7b3      	b.n	800bcfe <_malloc_r+0x22>
 800bd96:	6862      	ldr	r2, [r4, #4]
 800bd98:	42a3      	cmp	r3, r4
 800bd9a:	bf0c      	ite	eq
 800bd9c:	6032      	streq	r2, [r6, #0]
 800bd9e:	605a      	strne	r2, [r3, #4]
 800bda0:	e7ec      	b.n	800bd7c <_malloc_r+0xa0>
 800bda2:	4623      	mov	r3, r4
 800bda4:	6864      	ldr	r4, [r4, #4]
 800bda6:	e7b2      	b.n	800bd0e <_malloc_r+0x32>
 800bda8:	4634      	mov	r4, r6
 800bdaa:	6876      	ldr	r6, [r6, #4]
 800bdac:	e7b9      	b.n	800bd22 <_malloc_r+0x46>
 800bdae:	230c      	movs	r3, #12
 800bdb0:	603b      	str	r3, [r7, #0]
 800bdb2:	4638      	mov	r0, r7
 800bdb4:	f000 f8fe 	bl	800bfb4 <__malloc_unlock>
 800bdb8:	e7a1      	b.n	800bcfe <_malloc_r+0x22>
 800bdba:	6025      	str	r5, [r4, #0]
 800bdbc:	e7de      	b.n	800bd7c <_malloc_r+0xa0>
 800bdbe:	bf00      	nop
 800bdc0:	20006e54 	.word	0x20006e54

0800bdc4 <cleanup_glue>:
 800bdc4:	b538      	push	{r3, r4, r5, lr}
 800bdc6:	460c      	mov	r4, r1
 800bdc8:	6809      	ldr	r1, [r1, #0]
 800bdca:	4605      	mov	r5, r0
 800bdcc:	b109      	cbz	r1, 800bdd2 <cleanup_glue+0xe>
 800bdce:	f7ff fff9 	bl	800bdc4 <cleanup_glue>
 800bdd2:	4621      	mov	r1, r4
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdda:	f7ff bf13 	b.w	800bc04 <_free_r>
	...

0800bde0 <_reclaim_reent>:
 800bde0:	4b2c      	ldr	r3, [pc, #176]	; (800be94 <_reclaim_reent+0xb4>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4283      	cmp	r3, r0
 800bde6:	b570      	push	{r4, r5, r6, lr}
 800bde8:	4604      	mov	r4, r0
 800bdea:	d051      	beq.n	800be90 <_reclaim_reent+0xb0>
 800bdec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bdee:	b143      	cbz	r3, 800be02 <_reclaim_reent+0x22>
 800bdf0:	68db      	ldr	r3, [r3, #12]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d14a      	bne.n	800be8c <_reclaim_reent+0xac>
 800bdf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdf8:	6819      	ldr	r1, [r3, #0]
 800bdfa:	b111      	cbz	r1, 800be02 <_reclaim_reent+0x22>
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	f7ff ff01 	bl	800bc04 <_free_r>
 800be02:	6961      	ldr	r1, [r4, #20]
 800be04:	b111      	cbz	r1, 800be0c <_reclaim_reent+0x2c>
 800be06:	4620      	mov	r0, r4
 800be08:	f7ff fefc 	bl	800bc04 <_free_r>
 800be0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800be0e:	b111      	cbz	r1, 800be16 <_reclaim_reent+0x36>
 800be10:	4620      	mov	r0, r4
 800be12:	f7ff fef7 	bl	800bc04 <_free_r>
 800be16:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800be18:	b111      	cbz	r1, 800be20 <_reclaim_reent+0x40>
 800be1a:	4620      	mov	r0, r4
 800be1c:	f7ff fef2 	bl	800bc04 <_free_r>
 800be20:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800be22:	b111      	cbz	r1, 800be2a <_reclaim_reent+0x4a>
 800be24:	4620      	mov	r0, r4
 800be26:	f7ff feed 	bl	800bc04 <_free_r>
 800be2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800be2c:	b111      	cbz	r1, 800be34 <_reclaim_reent+0x54>
 800be2e:	4620      	mov	r0, r4
 800be30:	f7ff fee8 	bl	800bc04 <_free_r>
 800be34:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800be36:	b111      	cbz	r1, 800be3e <_reclaim_reent+0x5e>
 800be38:	4620      	mov	r0, r4
 800be3a:	f7ff fee3 	bl	800bc04 <_free_r>
 800be3e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800be40:	b111      	cbz	r1, 800be48 <_reclaim_reent+0x68>
 800be42:	4620      	mov	r0, r4
 800be44:	f7ff fede 	bl	800bc04 <_free_r>
 800be48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be4a:	b111      	cbz	r1, 800be52 <_reclaim_reent+0x72>
 800be4c:	4620      	mov	r0, r4
 800be4e:	f7ff fed9 	bl	800bc04 <_free_r>
 800be52:	69a3      	ldr	r3, [r4, #24]
 800be54:	b1e3      	cbz	r3, 800be90 <_reclaim_reent+0xb0>
 800be56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800be58:	4620      	mov	r0, r4
 800be5a:	4798      	blx	r3
 800be5c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800be5e:	b1b9      	cbz	r1, 800be90 <_reclaim_reent+0xb0>
 800be60:	4620      	mov	r0, r4
 800be62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800be66:	f7ff bfad 	b.w	800bdc4 <cleanup_glue>
 800be6a:	5949      	ldr	r1, [r1, r5]
 800be6c:	b941      	cbnz	r1, 800be80 <_reclaim_reent+0xa0>
 800be6e:	3504      	adds	r5, #4
 800be70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be72:	2d80      	cmp	r5, #128	; 0x80
 800be74:	68d9      	ldr	r1, [r3, #12]
 800be76:	d1f8      	bne.n	800be6a <_reclaim_reent+0x8a>
 800be78:	4620      	mov	r0, r4
 800be7a:	f7ff fec3 	bl	800bc04 <_free_r>
 800be7e:	e7ba      	b.n	800bdf6 <_reclaim_reent+0x16>
 800be80:	680e      	ldr	r6, [r1, #0]
 800be82:	4620      	mov	r0, r4
 800be84:	f7ff febe 	bl	800bc04 <_free_r>
 800be88:	4631      	mov	r1, r6
 800be8a:	e7ef      	b.n	800be6c <_reclaim_reent+0x8c>
 800be8c:	2500      	movs	r5, #0
 800be8e:	e7ef      	b.n	800be70 <_reclaim_reent+0x90>
 800be90:	bd70      	pop	{r4, r5, r6, pc}
 800be92:	bf00      	nop
 800be94:	20000018 	.word	0x20000018

0800be98 <_sbrk_r>:
 800be98:	b538      	push	{r3, r4, r5, lr}
 800be9a:	4d06      	ldr	r5, [pc, #24]	; (800beb4 <_sbrk_r+0x1c>)
 800be9c:	2300      	movs	r3, #0
 800be9e:	4604      	mov	r4, r0
 800bea0:	4608      	mov	r0, r1
 800bea2:	602b      	str	r3, [r5, #0]
 800bea4:	f7f5 fd4a 	bl	800193c <_sbrk>
 800bea8:	1c43      	adds	r3, r0, #1
 800beaa:	d102      	bne.n	800beb2 <_sbrk_r+0x1a>
 800beac:	682b      	ldr	r3, [r5, #0]
 800beae:	b103      	cbz	r3, 800beb2 <_sbrk_r+0x1a>
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	20006e5c 	.word	0x20006e5c

0800beb8 <siscanf>:
 800beb8:	b40e      	push	{r1, r2, r3}
 800beba:	b510      	push	{r4, lr}
 800bebc:	b09f      	sub	sp, #124	; 0x7c
 800bebe:	ac21      	add	r4, sp, #132	; 0x84
 800bec0:	f44f 7101 	mov.w	r1, #516	; 0x204
 800bec4:	f854 2b04 	ldr.w	r2, [r4], #4
 800bec8:	9201      	str	r2, [sp, #4]
 800beca:	f8ad 101c 	strh.w	r1, [sp, #28]
 800bece:	9004      	str	r0, [sp, #16]
 800bed0:	9008      	str	r0, [sp, #32]
 800bed2:	f7f4 f97d 	bl	80001d0 <strlen>
 800bed6:	4b0c      	ldr	r3, [pc, #48]	; (800bf08 <siscanf+0x50>)
 800bed8:	9005      	str	r0, [sp, #20]
 800beda:	9009      	str	r0, [sp, #36]	; 0x24
 800bedc:	930d      	str	r3, [sp, #52]	; 0x34
 800bede:	480b      	ldr	r0, [pc, #44]	; (800bf0c <siscanf+0x54>)
 800bee0:	9a01      	ldr	r2, [sp, #4]
 800bee2:	6800      	ldr	r0, [r0, #0]
 800bee4:	9403      	str	r4, [sp, #12]
 800bee6:	2300      	movs	r3, #0
 800bee8:	9311      	str	r3, [sp, #68]	; 0x44
 800beea:	9316      	str	r3, [sp, #88]	; 0x58
 800beec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bef0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800bef4:	a904      	add	r1, sp, #16
 800bef6:	4623      	mov	r3, r4
 800bef8:	f000 f8bc 	bl	800c074 <__ssvfiscanf_r>
 800befc:	b01f      	add	sp, #124	; 0x7c
 800befe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf02:	b003      	add	sp, #12
 800bf04:	4770      	bx	lr
 800bf06:	bf00      	nop
 800bf08:	0800bf11 	.word	0x0800bf11
 800bf0c:	20000018 	.word	0x20000018

0800bf10 <__seofread>:
 800bf10:	2000      	movs	r0, #0
 800bf12:	4770      	bx	lr

0800bf14 <strcpy>:
 800bf14:	4603      	mov	r3, r0
 800bf16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf1a:	f803 2b01 	strb.w	r2, [r3], #1
 800bf1e:	2a00      	cmp	r2, #0
 800bf20:	d1f9      	bne.n	800bf16 <strcpy+0x2>
 800bf22:	4770      	bx	lr

0800bf24 <__utoa>:
 800bf24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf26:	4c1f      	ldr	r4, [pc, #124]	; (800bfa4 <__utoa+0x80>)
 800bf28:	b08b      	sub	sp, #44	; 0x2c
 800bf2a:	4605      	mov	r5, r0
 800bf2c:	460b      	mov	r3, r1
 800bf2e:	466e      	mov	r6, sp
 800bf30:	f104 0c20 	add.w	ip, r4, #32
 800bf34:	6820      	ldr	r0, [r4, #0]
 800bf36:	6861      	ldr	r1, [r4, #4]
 800bf38:	4637      	mov	r7, r6
 800bf3a:	c703      	stmia	r7!, {r0, r1}
 800bf3c:	3408      	adds	r4, #8
 800bf3e:	4564      	cmp	r4, ip
 800bf40:	463e      	mov	r6, r7
 800bf42:	d1f7      	bne.n	800bf34 <__utoa+0x10>
 800bf44:	7921      	ldrb	r1, [r4, #4]
 800bf46:	7139      	strb	r1, [r7, #4]
 800bf48:	1e91      	subs	r1, r2, #2
 800bf4a:	6820      	ldr	r0, [r4, #0]
 800bf4c:	6038      	str	r0, [r7, #0]
 800bf4e:	2922      	cmp	r1, #34	; 0x22
 800bf50:	f04f 0100 	mov.w	r1, #0
 800bf54:	d904      	bls.n	800bf60 <__utoa+0x3c>
 800bf56:	7019      	strb	r1, [r3, #0]
 800bf58:	460b      	mov	r3, r1
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	b00b      	add	sp, #44	; 0x2c
 800bf5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf60:	1e58      	subs	r0, r3, #1
 800bf62:	4684      	mov	ip, r0
 800bf64:	fbb5 f7f2 	udiv	r7, r5, r2
 800bf68:	fb02 5617 	mls	r6, r2, r7, r5
 800bf6c:	3628      	adds	r6, #40	; 0x28
 800bf6e:	446e      	add	r6, sp
 800bf70:	460c      	mov	r4, r1
 800bf72:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800bf76:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800bf7a:	462e      	mov	r6, r5
 800bf7c:	42b2      	cmp	r2, r6
 800bf7e:	f101 0101 	add.w	r1, r1, #1
 800bf82:	463d      	mov	r5, r7
 800bf84:	d9ee      	bls.n	800bf64 <__utoa+0x40>
 800bf86:	2200      	movs	r2, #0
 800bf88:	545a      	strb	r2, [r3, r1]
 800bf8a:	1919      	adds	r1, r3, r4
 800bf8c:	1aa5      	subs	r5, r4, r2
 800bf8e:	42aa      	cmp	r2, r5
 800bf90:	dae3      	bge.n	800bf5a <__utoa+0x36>
 800bf92:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800bf96:	780e      	ldrb	r6, [r1, #0]
 800bf98:	7006      	strb	r6, [r0, #0]
 800bf9a:	3201      	adds	r2, #1
 800bf9c:	f801 5901 	strb.w	r5, [r1], #-1
 800bfa0:	e7f4      	b.n	800bf8c <__utoa+0x68>
 800bfa2:	bf00      	nop
 800bfa4:	0800cccc 	.word	0x0800cccc

0800bfa8 <__malloc_lock>:
 800bfa8:	4801      	ldr	r0, [pc, #4]	; (800bfb0 <__malloc_lock+0x8>)
 800bfaa:	f7ff be0b 	b.w	800bbc4 <__retarget_lock_acquire_recursive>
 800bfae:	bf00      	nop
 800bfb0:	20006e50 	.word	0x20006e50

0800bfb4 <__malloc_unlock>:
 800bfb4:	4801      	ldr	r0, [pc, #4]	; (800bfbc <__malloc_unlock+0x8>)
 800bfb6:	f7ff be06 	b.w	800bbc6 <__retarget_lock_release_recursive>
 800bfba:	bf00      	nop
 800bfbc:	20006e50 	.word	0x20006e50

0800bfc0 <_sungetc_r>:
 800bfc0:	b538      	push	{r3, r4, r5, lr}
 800bfc2:	1c4b      	adds	r3, r1, #1
 800bfc4:	4614      	mov	r4, r2
 800bfc6:	d103      	bne.n	800bfd0 <_sungetc_r+0x10>
 800bfc8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800bfcc:	4628      	mov	r0, r5
 800bfce:	bd38      	pop	{r3, r4, r5, pc}
 800bfd0:	8993      	ldrh	r3, [r2, #12]
 800bfd2:	f023 0320 	bic.w	r3, r3, #32
 800bfd6:	8193      	strh	r3, [r2, #12]
 800bfd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bfda:	6852      	ldr	r2, [r2, #4]
 800bfdc:	b2cd      	uxtb	r5, r1
 800bfde:	b18b      	cbz	r3, 800c004 <_sungetc_r+0x44>
 800bfe0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	dd08      	ble.n	800bff8 <_sungetc_r+0x38>
 800bfe6:	6823      	ldr	r3, [r4, #0]
 800bfe8:	1e5a      	subs	r2, r3, #1
 800bfea:	6022      	str	r2, [r4, #0]
 800bfec:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bff0:	6863      	ldr	r3, [r4, #4]
 800bff2:	3301      	adds	r3, #1
 800bff4:	6063      	str	r3, [r4, #4]
 800bff6:	e7e9      	b.n	800bfcc <_sungetc_r+0xc>
 800bff8:	4621      	mov	r1, r4
 800bffa:	f000 fc35 	bl	800c868 <__submore>
 800bffe:	2800      	cmp	r0, #0
 800c000:	d0f1      	beq.n	800bfe6 <_sungetc_r+0x26>
 800c002:	e7e1      	b.n	800bfc8 <_sungetc_r+0x8>
 800c004:	6921      	ldr	r1, [r4, #16]
 800c006:	6823      	ldr	r3, [r4, #0]
 800c008:	b151      	cbz	r1, 800c020 <_sungetc_r+0x60>
 800c00a:	4299      	cmp	r1, r3
 800c00c:	d208      	bcs.n	800c020 <_sungetc_r+0x60>
 800c00e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c012:	42a9      	cmp	r1, r5
 800c014:	d104      	bne.n	800c020 <_sungetc_r+0x60>
 800c016:	3b01      	subs	r3, #1
 800c018:	3201      	adds	r2, #1
 800c01a:	6023      	str	r3, [r4, #0]
 800c01c:	6062      	str	r2, [r4, #4]
 800c01e:	e7d5      	b.n	800bfcc <_sungetc_r+0xc>
 800c020:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c028:	6363      	str	r3, [r4, #52]	; 0x34
 800c02a:	2303      	movs	r3, #3
 800c02c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c02e:	4623      	mov	r3, r4
 800c030:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	2301      	movs	r3, #1
 800c038:	e7dc      	b.n	800bff4 <_sungetc_r+0x34>

0800c03a <__ssrefill_r>:
 800c03a:	b510      	push	{r4, lr}
 800c03c:	460c      	mov	r4, r1
 800c03e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c040:	b169      	cbz	r1, 800c05e <__ssrefill_r+0x24>
 800c042:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c046:	4299      	cmp	r1, r3
 800c048:	d001      	beq.n	800c04e <__ssrefill_r+0x14>
 800c04a:	f7ff fddb 	bl	800bc04 <_free_r>
 800c04e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c050:	6063      	str	r3, [r4, #4]
 800c052:	2000      	movs	r0, #0
 800c054:	6360      	str	r0, [r4, #52]	; 0x34
 800c056:	b113      	cbz	r3, 800c05e <__ssrefill_r+0x24>
 800c058:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c05a:	6023      	str	r3, [r4, #0]
 800c05c:	bd10      	pop	{r4, pc}
 800c05e:	6923      	ldr	r3, [r4, #16]
 800c060:	6023      	str	r3, [r4, #0]
 800c062:	2300      	movs	r3, #0
 800c064:	6063      	str	r3, [r4, #4]
 800c066:	89a3      	ldrh	r3, [r4, #12]
 800c068:	f043 0320 	orr.w	r3, r3, #32
 800c06c:	81a3      	strh	r3, [r4, #12]
 800c06e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c072:	e7f3      	b.n	800c05c <__ssrefill_r+0x22>

0800c074 <__ssvfiscanf_r>:
 800c074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c078:	460c      	mov	r4, r1
 800c07a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c07e:	2100      	movs	r1, #0
 800c080:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c084:	49a6      	ldr	r1, [pc, #664]	; (800c320 <__ssvfiscanf_r+0x2ac>)
 800c086:	91a0      	str	r1, [sp, #640]	; 0x280
 800c088:	f10d 0804 	add.w	r8, sp, #4
 800c08c:	49a5      	ldr	r1, [pc, #660]	; (800c324 <__ssvfiscanf_r+0x2b0>)
 800c08e:	4fa6      	ldr	r7, [pc, #664]	; (800c328 <__ssvfiscanf_r+0x2b4>)
 800c090:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c32c <__ssvfiscanf_r+0x2b8>
 800c094:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c098:	4606      	mov	r6, r0
 800c09a:	91a1      	str	r1, [sp, #644]	; 0x284
 800c09c:	9300      	str	r3, [sp, #0]
 800c09e:	7813      	ldrb	r3, [r2, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	f000 815a 	beq.w	800c35a <__ssvfiscanf_r+0x2e6>
 800c0a6:	5dd9      	ldrb	r1, [r3, r7]
 800c0a8:	f011 0108 	ands.w	r1, r1, #8
 800c0ac:	f102 0501 	add.w	r5, r2, #1
 800c0b0:	d019      	beq.n	800c0e6 <__ssvfiscanf_r+0x72>
 800c0b2:	6863      	ldr	r3, [r4, #4]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	dd0f      	ble.n	800c0d8 <__ssvfiscanf_r+0x64>
 800c0b8:	6823      	ldr	r3, [r4, #0]
 800c0ba:	781a      	ldrb	r2, [r3, #0]
 800c0bc:	5cba      	ldrb	r2, [r7, r2]
 800c0be:	0712      	lsls	r2, r2, #28
 800c0c0:	d401      	bmi.n	800c0c6 <__ssvfiscanf_r+0x52>
 800c0c2:	462a      	mov	r2, r5
 800c0c4:	e7eb      	b.n	800c09e <__ssvfiscanf_r+0x2a>
 800c0c6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c0c8:	3201      	adds	r2, #1
 800c0ca:	9245      	str	r2, [sp, #276]	; 0x114
 800c0cc:	6862      	ldr	r2, [r4, #4]
 800c0ce:	3301      	adds	r3, #1
 800c0d0:	3a01      	subs	r2, #1
 800c0d2:	6062      	str	r2, [r4, #4]
 800c0d4:	6023      	str	r3, [r4, #0]
 800c0d6:	e7ec      	b.n	800c0b2 <__ssvfiscanf_r+0x3e>
 800c0d8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c0da:	4621      	mov	r1, r4
 800c0dc:	4630      	mov	r0, r6
 800c0de:	4798      	blx	r3
 800c0e0:	2800      	cmp	r0, #0
 800c0e2:	d0e9      	beq.n	800c0b8 <__ssvfiscanf_r+0x44>
 800c0e4:	e7ed      	b.n	800c0c2 <__ssvfiscanf_r+0x4e>
 800c0e6:	2b25      	cmp	r3, #37	; 0x25
 800c0e8:	d012      	beq.n	800c110 <__ssvfiscanf_r+0x9c>
 800c0ea:	469a      	mov	sl, r3
 800c0ec:	6863      	ldr	r3, [r4, #4]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	f340 8091 	ble.w	800c216 <__ssvfiscanf_r+0x1a2>
 800c0f4:	6822      	ldr	r2, [r4, #0]
 800c0f6:	7813      	ldrb	r3, [r2, #0]
 800c0f8:	4553      	cmp	r3, sl
 800c0fa:	f040 812e 	bne.w	800c35a <__ssvfiscanf_r+0x2e6>
 800c0fe:	6863      	ldr	r3, [r4, #4]
 800c100:	3b01      	subs	r3, #1
 800c102:	6063      	str	r3, [r4, #4]
 800c104:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c106:	3201      	adds	r2, #1
 800c108:	3301      	adds	r3, #1
 800c10a:	6022      	str	r2, [r4, #0]
 800c10c:	9345      	str	r3, [sp, #276]	; 0x114
 800c10e:	e7d8      	b.n	800c0c2 <__ssvfiscanf_r+0x4e>
 800c110:	9141      	str	r1, [sp, #260]	; 0x104
 800c112:	9143      	str	r1, [sp, #268]	; 0x10c
 800c114:	7853      	ldrb	r3, [r2, #1]
 800c116:	2b2a      	cmp	r3, #42	; 0x2a
 800c118:	bf02      	ittt	eq
 800c11a:	2310      	moveq	r3, #16
 800c11c:	1c95      	addeq	r5, r2, #2
 800c11e:	9341      	streq	r3, [sp, #260]	; 0x104
 800c120:	220a      	movs	r2, #10
 800c122:	46aa      	mov	sl, r5
 800c124:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c128:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c12c:	2b09      	cmp	r3, #9
 800c12e:	d91d      	bls.n	800c16c <__ssvfiscanf_r+0xf8>
 800c130:	487e      	ldr	r0, [pc, #504]	; (800c32c <__ssvfiscanf_r+0x2b8>)
 800c132:	2203      	movs	r2, #3
 800c134:	f7f4 f854 	bl	80001e0 <memchr>
 800c138:	b140      	cbz	r0, 800c14c <__ssvfiscanf_r+0xd8>
 800c13a:	2301      	movs	r3, #1
 800c13c:	eba0 0009 	sub.w	r0, r0, r9
 800c140:	fa03 f000 	lsl.w	r0, r3, r0
 800c144:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c146:	4318      	orrs	r0, r3
 800c148:	9041      	str	r0, [sp, #260]	; 0x104
 800c14a:	4655      	mov	r5, sl
 800c14c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c150:	2b78      	cmp	r3, #120	; 0x78
 800c152:	d806      	bhi.n	800c162 <__ssvfiscanf_r+0xee>
 800c154:	2b57      	cmp	r3, #87	; 0x57
 800c156:	d810      	bhi.n	800c17a <__ssvfiscanf_r+0x106>
 800c158:	2b25      	cmp	r3, #37	; 0x25
 800c15a:	d0c6      	beq.n	800c0ea <__ssvfiscanf_r+0x76>
 800c15c:	d856      	bhi.n	800c20c <__ssvfiscanf_r+0x198>
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d064      	beq.n	800c22c <__ssvfiscanf_r+0x1b8>
 800c162:	2303      	movs	r3, #3
 800c164:	9347      	str	r3, [sp, #284]	; 0x11c
 800c166:	230a      	movs	r3, #10
 800c168:	9342      	str	r3, [sp, #264]	; 0x108
 800c16a:	e071      	b.n	800c250 <__ssvfiscanf_r+0x1dc>
 800c16c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c16e:	fb02 1103 	mla	r1, r2, r3, r1
 800c172:	3930      	subs	r1, #48	; 0x30
 800c174:	9143      	str	r1, [sp, #268]	; 0x10c
 800c176:	4655      	mov	r5, sl
 800c178:	e7d3      	b.n	800c122 <__ssvfiscanf_r+0xae>
 800c17a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c17e:	2a20      	cmp	r2, #32
 800c180:	d8ef      	bhi.n	800c162 <__ssvfiscanf_r+0xee>
 800c182:	a101      	add	r1, pc, #4	; (adr r1, 800c188 <__ssvfiscanf_r+0x114>)
 800c184:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c188:	0800c23b 	.word	0x0800c23b
 800c18c:	0800c163 	.word	0x0800c163
 800c190:	0800c163 	.word	0x0800c163
 800c194:	0800c299 	.word	0x0800c299
 800c198:	0800c163 	.word	0x0800c163
 800c19c:	0800c163 	.word	0x0800c163
 800c1a0:	0800c163 	.word	0x0800c163
 800c1a4:	0800c163 	.word	0x0800c163
 800c1a8:	0800c163 	.word	0x0800c163
 800c1ac:	0800c163 	.word	0x0800c163
 800c1b0:	0800c163 	.word	0x0800c163
 800c1b4:	0800c2af 	.word	0x0800c2af
 800c1b8:	0800c285 	.word	0x0800c285
 800c1bc:	0800c213 	.word	0x0800c213
 800c1c0:	0800c213 	.word	0x0800c213
 800c1c4:	0800c213 	.word	0x0800c213
 800c1c8:	0800c163 	.word	0x0800c163
 800c1cc:	0800c289 	.word	0x0800c289
 800c1d0:	0800c163 	.word	0x0800c163
 800c1d4:	0800c163 	.word	0x0800c163
 800c1d8:	0800c163 	.word	0x0800c163
 800c1dc:	0800c163 	.word	0x0800c163
 800c1e0:	0800c2bf 	.word	0x0800c2bf
 800c1e4:	0800c291 	.word	0x0800c291
 800c1e8:	0800c233 	.word	0x0800c233
 800c1ec:	0800c163 	.word	0x0800c163
 800c1f0:	0800c163 	.word	0x0800c163
 800c1f4:	0800c2bb 	.word	0x0800c2bb
 800c1f8:	0800c163 	.word	0x0800c163
 800c1fc:	0800c285 	.word	0x0800c285
 800c200:	0800c163 	.word	0x0800c163
 800c204:	0800c163 	.word	0x0800c163
 800c208:	0800c23b 	.word	0x0800c23b
 800c20c:	3b45      	subs	r3, #69	; 0x45
 800c20e:	2b02      	cmp	r3, #2
 800c210:	d8a7      	bhi.n	800c162 <__ssvfiscanf_r+0xee>
 800c212:	2305      	movs	r3, #5
 800c214:	e01b      	b.n	800c24e <__ssvfiscanf_r+0x1da>
 800c216:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c218:	4621      	mov	r1, r4
 800c21a:	4630      	mov	r0, r6
 800c21c:	4798      	blx	r3
 800c21e:	2800      	cmp	r0, #0
 800c220:	f43f af68 	beq.w	800c0f4 <__ssvfiscanf_r+0x80>
 800c224:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c226:	2800      	cmp	r0, #0
 800c228:	f040 808d 	bne.w	800c346 <__ssvfiscanf_r+0x2d2>
 800c22c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c230:	e08f      	b.n	800c352 <__ssvfiscanf_r+0x2de>
 800c232:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c234:	f042 0220 	orr.w	r2, r2, #32
 800c238:	9241      	str	r2, [sp, #260]	; 0x104
 800c23a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c23c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c240:	9241      	str	r2, [sp, #260]	; 0x104
 800c242:	2210      	movs	r2, #16
 800c244:	2b6f      	cmp	r3, #111	; 0x6f
 800c246:	9242      	str	r2, [sp, #264]	; 0x108
 800c248:	bf34      	ite	cc
 800c24a:	2303      	movcc	r3, #3
 800c24c:	2304      	movcs	r3, #4
 800c24e:	9347      	str	r3, [sp, #284]	; 0x11c
 800c250:	6863      	ldr	r3, [r4, #4]
 800c252:	2b00      	cmp	r3, #0
 800c254:	dd42      	ble.n	800c2dc <__ssvfiscanf_r+0x268>
 800c256:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c258:	0659      	lsls	r1, r3, #25
 800c25a:	d404      	bmi.n	800c266 <__ssvfiscanf_r+0x1f2>
 800c25c:	6823      	ldr	r3, [r4, #0]
 800c25e:	781a      	ldrb	r2, [r3, #0]
 800c260:	5cba      	ldrb	r2, [r7, r2]
 800c262:	0712      	lsls	r2, r2, #28
 800c264:	d441      	bmi.n	800c2ea <__ssvfiscanf_r+0x276>
 800c266:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c268:	2b02      	cmp	r3, #2
 800c26a:	dc50      	bgt.n	800c30e <__ssvfiscanf_r+0x29a>
 800c26c:	466b      	mov	r3, sp
 800c26e:	4622      	mov	r2, r4
 800c270:	a941      	add	r1, sp, #260	; 0x104
 800c272:	4630      	mov	r0, r6
 800c274:	f000 f876 	bl	800c364 <_scanf_chars>
 800c278:	2801      	cmp	r0, #1
 800c27a:	d06e      	beq.n	800c35a <__ssvfiscanf_r+0x2e6>
 800c27c:	2802      	cmp	r0, #2
 800c27e:	f47f af20 	bne.w	800c0c2 <__ssvfiscanf_r+0x4e>
 800c282:	e7cf      	b.n	800c224 <__ssvfiscanf_r+0x1b0>
 800c284:	220a      	movs	r2, #10
 800c286:	e7dd      	b.n	800c244 <__ssvfiscanf_r+0x1d0>
 800c288:	2300      	movs	r3, #0
 800c28a:	9342      	str	r3, [sp, #264]	; 0x108
 800c28c:	2303      	movs	r3, #3
 800c28e:	e7de      	b.n	800c24e <__ssvfiscanf_r+0x1da>
 800c290:	2308      	movs	r3, #8
 800c292:	9342      	str	r3, [sp, #264]	; 0x108
 800c294:	2304      	movs	r3, #4
 800c296:	e7da      	b.n	800c24e <__ssvfiscanf_r+0x1da>
 800c298:	4629      	mov	r1, r5
 800c29a:	4640      	mov	r0, r8
 800c29c:	f000 f9b4 	bl	800c608 <__sccl>
 800c2a0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2a6:	9341      	str	r3, [sp, #260]	; 0x104
 800c2a8:	4605      	mov	r5, r0
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	e7cf      	b.n	800c24e <__ssvfiscanf_r+0x1da>
 800c2ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2b4:	9341      	str	r3, [sp, #260]	; 0x104
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	e7c9      	b.n	800c24e <__ssvfiscanf_r+0x1da>
 800c2ba:	2302      	movs	r3, #2
 800c2bc:	e7c7      	b.n	800c24e <__ssvfiscanf_r+0x1da>
 800c2be:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c2c0:	06c3      	lsls	r3, r0, #27
 800c2c2:	f53f aefe 	bmi.w	800c0c2 <__ssvfiscanf_r+0x4e>
 800c2c6:	9b00      	ldr	r3, [sp, #0]
 800c2c8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c2ca:	1d19      	adds	r1, r3, #4
 800c2cc:	9100      	str	r1, [sp, #0]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f010 0f01 	tst.w	r0, #1
 800c2d4:	bf14      	ite	ne
 800c2d6:	801a      	strhne	r2, [r3, #0]
 800c2d8:	601a      	streq	r2, [r3, #0]
 800c2da:	e6f2      	b.n	800c0c2 <__ssvfiscanf_r+0x4e>
 800c2dc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c2de:	4621      	mov	r1, r4
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	4798      	blx	r3
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d0b6      	beq.n	800c256 <__ssvfiscanf_r+0x1e2>
 800c2e8:	e79c      	b.n	800c224 <__ssvfiscanf_r+0x1b0>
 800c2ea:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c2ec:	3201      	adds	r2, #1
 800c2ee:	9245      	str	r2, [sp, #276]	; 0x114
 800c2f0:	6862      	ldr	r2, [r4, #4]
 800c2f2:	3a01      	subs	r2, #1
 800c2f4:	2a00      	cmp	r2, #0
 800c2f6:	6062      	str	r2, [r4, #4]
 800c2f8:	dd02      	ble.n	800c300 <__ssvfiscanf_r+0x28c>
 800c2fa:	3301      	adds	r3, #1
 800c2fc:	6023      	str	r3, [r4, #0]
 800c2fe:	e7ad      	b.n	800c25c <__ssvfiscanf_r+0x1e8>
 800c300:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c302:	4621      	mov	r1, r4
 800c304:	4630      	mov	r0, r6
 800c306:	4798      	blx	r3
 800c308:	2800      	cmp	r0, #0
 800c30a:	d0a7      	beq.n	800c25c <__ssvfiscanf_r+0x1e8>
 800c30c:	e78a      	b.n	800c224 <__ssvfiscanf_r+0x1b0>
 800c30e:	2b04      	cmp	r3, #4
 800c310:	dc0e      	bgt.n	800c330 <__ssvfiscanf_r+0x2bc>
 800c312:	466b      	mov	r3, sp
 800c314:	4622      	mov	r2, r4
 800c316:	a941      	add	r1, sp, #260	; 0x104
 800c318:	4630      	mov	r0, r6
 800c31a:	f000 f87d 	bl	800c418 <_scanf_i>
 800c31e:	e7ab      	b.n	800c278 <__ssvfiscanf_r+0x204>
 800c320:	0800bfc1 	.word	0x0800bfc1
 800c324:	0800c03b 	.word	0x0800c03b
 800c328:	0800cd11 	.word	0x0800cd11
 800c32c:	0800ccf1 	.word	0x0800ccf1
 800c330:	4b0b      	ldr	r3, [pc, #44]	; (800c360 <__ssvfiscanf_r+0x2ec>)
 800c332:	2b00      	cmp	r3, #0
 800c334:	f43f aec5 	beq.w	800c0c2 <__ssvfiscanf_r+0x4e>
 800c338:	466b      	mov	r3, sp
 800c33a:	4622      	mov	r2, r4
 800c33c:	a941      	add	r1, sp, #260	; 0x104
 800c33e:	4630      	mov	r0, r6
 800c340:	f3af 8000 	nop.w
 800c344:	e798      	b.n	800c278 <__ssvfiscanf_r+0x204>
 800c346:	89a3      	ldrh	r3, [r4, #12]
 800c348:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c34c:	bf18      	it	ne
 800c34e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800c352:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c35a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c35c:	e7f9      	b.n	800c352 <__ssvfiscanf_r+0x2de>
 800c35e:	bf00      	nop
 800c360:	00000000 	.word	0x00000000

0800c364 <_scanf_chars>:
 800c364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c368:	4615      	mov	r5, r2
 800c36a:	688a      	ldr	r2, [r1, #8]
 800c36c:	4680      	mov	r8, r0
 800c36e:	460c      	mov	r4, r1
 800c370:	b932      	cbnz	r2, 800c380 <_scanf_chars+0x1c>
 800c372:	698a      	ldr	r2, [r1, #24]
 800c374:	2a00      	cmp	r2, #0
 800c376:	bf0c      	ite	eq
 800c378:	2201      	moveq	r2, #1
 800c37a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800c37e:	608a      	str	r2, [r1, #8]
 800c380:	6822      	ldr	r2, [r4, #0]
 800c382:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c414 <_scanf_chars+0xb0>
 800c386:	06d1      	lsls	r1, r2, #27
 800c388:	bf5f      	itttt	pl
 800c38a:	681a      	ldrpl	r2, [r3, #0]
 800c38c:	1d11      	addpl	r1, r2, #4
 800c38e:	6019      	strpl	r1, [r3, #0]
 800c390:	6816      	ldrpl	r6, [r2, #0]
 800c392:	2700      	movs	r7, #0
 800c394:	69a0      	ldr	r0, [r4, #24]
 800c396:	b188      	cbz	r0, 800c3bc <_scanf_chars+0x58>
 800c398:	2801      	cmp	r0, #1
 800c39a:	d107      	bne.n	800c3ac <_scanf_chars+0x48>
 800c39c:	682a      	ldr	r2, [r5, #0]
 800c39e:	7811      	ldrb	r1, [r2, #0]
 800c3a0:	6962      	ldr	r2, [r4, #20]
 800c3a2:	5c52      	ldrb	r2, [r2, r1]
 800c3a4:	b952      	cbnz	r2, 800c3bc <_scanf_chars+0x58>
 800c3a6:	2f00      	cmp	r7, #0
 800c3a8:	d031      	beq.n	800c40e <_scanf_chars+0xaa>
 800c3aa:	e022      	b.n	800c3f2 <_scanf_chars+0x8e>
 800c3ac:	2802      	cmp	r0, #2
 800c3ae:	d120      	bne.n	800c3f2 <_scanf_chars+0x8e>
 800c3b0:	682b      	ldr	r3, [r5, #0]
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c3b8:	071b      	lsls	r3, r3, #28
 800c3ba:	d41a      	bmi.n	800c3f2 <_scanf_chars+0x8e>
 800c3bc:	6823      	ldr	r3, [r4, #0]
 800c3be:	06da      	lsls	r2, r3, #27
 800c3c0:	bf5e      	ittt	pl
 800c3c2:	682b      	ldrpl	r3, [r5, #0]
 800c3c4:	781b      	ldrbpl	r3, [r3, #0]
 800c3c6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c3ca:	682a      	ldr	r2, [r5, #0]
 800c3cc:	686b      	ldr	r3, [r5, #4]
 800c3ce:	3201      	adds	r2, #1
 800c3d0:	602a      	str	r2, [r5, #0]
 800c3d2:	68a2      	ldr	r2, [r4, #8]
 800c3d4:	3b01      	subs	r3, #1
 800c3d6:	3a01      	subs	r2, #1
 800c3d8:	606b      	str	r3, [r5, #4]
 800c3da:	3701      	adds	r7, #1
 800c3dc:	60a2      	str	r2, [r4, #8]
 800c3de:	b142      	cbz	r2, 800c3f2 <_scanf_chars+0x8e>
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	dcd7      	bgt.n	800c394 <_scanf_chars+0x30>
 800c3e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c3e8:	4629      	mov	r1, r5
 800c3ea:	4640      	mov	r0, r8
 800c3ec:	4798      	blx	r3
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d0d0      	beq.n	800c394 <_scanf_chars+0x30>
 800c3f2:	6823      	ldr	r3, [r4, #0]
 800c3f4:	f013 0310 	ands.w	r3, r3, #16
 800c3f8:	d105      	bne.n	800c406 <_scanf_chars+0xa2>
 800c3fa:	68e2      	ldr	r2, [r4, #12]
 800c3fc:	3201      	adds	r2, #1
 800c3fe:	60e2      	str	r2, [r4, #12]
 800c400:	69a2      	ldr	r2, [r4, #24]
 800c402:	b102      	cbz	r2, 800c406 <_scanf_chars+0xa2>
 800c404:	7033      	strb	r3, [r6, #0]
 800c406:	6923      	ldr	r3, [r4, #16]
 800c408:	443b      	add	r3, r7
 800c40a:	6123      	str	r3, [r4, #16]
 800c40c:	2000      	movs	r0, #0
 800c40e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c412:	bf00      	nop
 800c414:	0800cd11 	.word	0x0800cd11

0800c418 <_scanf_i>:
 800c418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c41c:	4698      	mov	r8, r3
 800c41e:	4b76      	ldr	r3, [pc, #472]	; (800c5f8 <_scanf_i+0x1e0>)
 800c420:	460c      	mov	r4, r1
 800c422:	4682      	mov	sl, r0
 800c424:	4616      	mov	r6, r2
 800c426:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c42a:	b087      	sub	sp, #28
 800c42c:	ab03      	add	r3, sp, #12
 800c42e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c432:	4b72      	ldr	r3, [pc, #456]	; (800c5fc <_scanf_i+0x1e4>)
 800c434:	69a1      	ldr	r1, [r4, #24]
 800c436:	4a72      	ldr	r2, [pc, #456]	; (800c600 <_scanf_i+0x1e8>)
 800c438:	2903      	cmp	r1, #3
 800c43a:	bf18      	it	ne
 800c43c:	461a      	movne	r2, r3
 800c43e:	68a3      	ldr	r3, [r4, #8]
 800c440:	9201      	str	r2, [sp, #4]
 800c442:	1e5a      	subs	r2, r3, #1
 800c444:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c448:	bf88      	it	hi
 800c44a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c44e:	4627      	mov	r7, r4
 800c450:	bf82      	ittt	hi
 800c452:	eb03 0905 	addhi.w	r9, r3, r5
 800c456:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c45a:	60a3      	strhi	r3, [r4, #8]
 800c45c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c460:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c464:	bf98      	it	ls
 800c466:	f04f 0900 	movls.w	r9, #0
 800c46a:	6023      	str	r3, [r4, #0]
 800c46c:	463d      	mov	r5, r7
 800c46e:	f04f 0b00 	mov.w	fp, #0
 800c472:	6831      	ldr	r1, [r6, #0]
 800c474:	ab03      	add	r3, sp, #12
 800c476:	7809      	ldrb	r1, [r1, #0]
 800c478:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c47c:	2202      	movs	r2, #2
 800c47e:	f7f3 feaf 	bl	80001e0 <memchr>
 800c482:	b328      	cbz	r0, 800c4d0 <_scanf_i+0xb8>
 800c484:	f1bb 0f01 	cmp.w	fp, #1
 800c488:	d159      	bne.n	800c53e <_scanf_i+0x126>
 800c48a:	6862      	ldr	r2, [r4, #4]
 800c48c:	b92a      	cbnz	r2, 800c49a <_scanf_i+0x82>
 800c48e:	6822      	ldr	r2, [r4, #0]
 800c490:	2308      	movs	r3, #8
 800c492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c496:	6063      	str	r3, [r4, #4]
 800c498:	6022      	str	r2, [r4, #0]
 800c49a:	6822      	ldr	r2, [r4, #0]
 800c49c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c4a0:	6022      	str	r2, [r4, #0]
 800c4a2:	68a2      	ldr	r2, [r4, #8]
 800c4a4:	1e51      	subs	r1, r2, #1
 800c4a6:	60a1      	str	r1, [r4, #8]
 800c4a8:	b192      	cbz	r2, 800c4d0 <_scanf_i+0xb8>
 800c4aa:	6832      	ldr	r2, [r6, #0]
 800c4ac:	1c51      	adds	r1, r2, #1
 800c4ae:	6031      	str	r1, [r6, #0]
 800c4b0:	7812      	ldrb	r2, [r2, #0]
 800c4b2:	f805 2b01 	strb.w	r2, [r5], #1
 800c4b6:	6872      	ldr	r2, [r6, #4]
 800c4b8:	3a01      	subs	r2, #1
 800c4ba:	2a00      	cmp	r2, #0
 800c4bc:	6072      	str	r2, [r6, #4]
 800c4be:	dc07      	bgt.n	800c4d0 <_scanf_i+0xb8>
 800c4c0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c4c4:	4631      	mov	r1, r6
 800c4c6:	4650      	mov	r0, sl
 800c4c8:	4790      	blx	r2
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	f040 8085 	bne.w	800c5da <_scanf_i+0x1c2>
 800c4d0:	f10b 0b01 	add.w	fp, fp, #1
 800c4d4:	f1bb 0f03 	cmp.w	fp, #3
 800c4d8:	d1cb      	bne.n	800c472 <_scanf_i+0x5a>
 800c4da:	6863      	ldr	r3, [r4, #4]
 800c4dc:	b90b      	cbnz	r3, 800c4e2 <_scanf_i+0xca>
 800c4de:	230a      	movs	r3, #10
 800c4e0:	6063      	str	r3, [r4, #4]
 800c4e2:	6863      	ldr	r3, [r4, #4]
 800c4e4:	4947      	ldr	r1, [pc, #284]	; (800c604 <_scanf_i+0x1ec>)
 800c4e6:	6960      	ldr	r0, [r4, #20]
 800c4e8:	1ac9      	subs	r1, r1, r3
 800c4ea:	f000 f88d 	bl	800c608 <__sccl>
 800c4ee:	f04f 0b00 	mov.w	fp, #0
 800c4f2:	68a3      	ldr	r3, [r4, #8]
 800c4f4:	6822      	ldr	r2, [r4, #0]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d03d      	beq.n	800c576 <_scanf_i+0x15e>
 800c4fa:	6831      	ldr	r1, [r6, #0]
 800c4fc:	6960      	ldr	r0, [r4, #20]
 800c4fe:	f891 c000 	ldrb.w	ip, [r1]
 800c502:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c506:	2800      	cmp	r0, #0
 800c508:	d035      	beq.n	800c576 <_scanf_i+0x15e>
 800c50a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c50e:	d124      	bne.n	800c55a <_scanf_i+0x142>
 800c510:	0510      	lsls	r0, r2, #20
 800c512:	d522      	bpl.n	800c55a <_scanf_i+0x142>
 800c514:	f10b 0b01 	add.w	fp, fp, #1
 800c518:	f1b9 0f00 	cmp.w	r9, #0
 800c51c:	d003      	beq.n	800c526 <_scanf_i+0x10e>
 800c51e:	3301      	adds	r3, #1
 800c520:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800c524:	60a3      	str	r3, [r4, #8]
 800c526:	6873      	ldr	r3, [r6, #4]
 800c528:	3b01      	subs	r3, #1
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	6073      	str	r3, [r6, #4]
 800c52e:	dd1b      	ble.n	800c568 <_scanf_i+0x150>
 800c530:	6833      	ldr	r3, [r6, #0]
 800c532:	3301      	adds	r3, #1
 800c534:	6033      	str	r3, [r6, #0]
 800c536:	68a3      	ldr	r3, [r4, #8]
 800c538:	3b01      	subs	r3, #1
 800c53a:	60a3      	str	r3, [r4, #8]
 800c53c:	e7d9      	b.n	800c4f2 <_scanf_i+0xda>
 800c53e:	f1bb 0f02 	cmp.w	fp, #2
 800c542:	d1ae      	bne.n	800c4a2 <_scanf_i+0x8a>
 800c544:	6822      	ldr	r2, [r4, #0]
 800c546:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c54a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c54e:	d1bf      	bne.n	800c4d0 <_scanf_i+0xb8>
 800c550:	2310      	movs	r3, #16
 800c552:	6063      	str	r3, [r4, #4]
 800c554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c558:	e7a2      	b.n	800c4a0 <_scanf_i+0x88>
 800c55a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c55e:	6022      	str	r2, [r4, #0]
 800c560:	780b      	ldrb	r3, [r1, #0]
 800c562:	f805 3b01 	strb.w	r3, [r5], #1
 800c566:	e7de      	b.n	800c526 <_scanf_i+0x10e>
 800c568:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c56c:	4631      	mov	r1, r6
 800c56e:	4650      	mov	r0, sl
 800c570:	4798      	blx	r3
 800c572:	2800      	cmp	r0, #0
 800c574:	d0df      	beq.n	800c536 <_scanf_i+0x11e>
 800c576:	6823      	ldr	r3, [r4, #0]
 800c578:	05db      	lsls	r3, r3, #23
 800c57a:	d50d      	bpl.n	800c598 <_scanf_i+0x180>
 800c57c:	42bd      	cmp	r5, r7
 800c57e:	d909      	bls.n	800c594 <_scanf_i+0x17c>
 800c580:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c584:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c588:	4632      	mov	r2, r6
 800c58a:	4650      	mov	r0, sl
 800c58c:	4798      	blx	r3
 800c58e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800c592:	464d      	mov	r5, r9
 800c594:	42bd      	cmp	r5, r7
 800c596:	d02d      	beq.n	800c5f4 <_scanf_i+0x1dc>
 800c598:	6822      	ldr	r2, [r4, #0]
 800c59a:	f012 0210 	ands.w	r2, r2, #16
 800c59e:	d113      	bne.n	800c5c8 <_scanf_i+0x1b0>
 800c5a0:	702a      	strb	r2, [r5, #0]
 800c5a2:	6863      	ldr	r3, [r4, #4]
 800c5a4:	9e01      	ldr	r6, [sp, #4]
 800c5a6:	4639      	mov	r1, r7
 800c5a8:	4650      	mov	r0, sl
 800c5aa:	47b0      	blx	r6
 800c5ac:	6821      	ldr	r1, [r4, #0]
 800c5ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c5b2:	f011 0f20 	tst.w	r1, #32
 800c5b6:	d013      	beq.n	800c5e0 <_scanf_i+0x1c8>
 800c5b8:	1d1a      	adds	r2, r3, #4
 800c5ba:	f8c8 2000 	str.w	r2, [r8]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	6018      	str	r0, [r3, #0]
 800c5c2:	68e3      	ldr	r3, [r4, #12]
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	60e3      	str	r3, [r4, #12]
 800c5c8:	1bed      	subs	r5, r5, r7
 800c5ca:	44ab      	add	fp, r5
 800c5cc:	6925      	ldr	r5, [r4, #16]
 800c5ce:	445d      	add	r5, fp
 800c5d0:	6125      	str	r5, [r4, #16]
 800c5d2:	2000      	movs	r0, #0
 800c5d4:	b007      	add	sp, #28
 800c5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5da:	f04f 0b00 	mov.w	fp, #0
 800c5de:	e7ca      	b.n	800c576 <_scanf_i+0x15e>
 800c5e0:	1d1a      	adds	r2, r3, #4
 800c5e2:	f8c8 2000 	str.w	r2, [r8]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f011 0f01 	tst.w	r1, #1
 800c5ec:	bf14      	ite	ne
 800c5ee:	8018      	strhne	r0, [r3, #0]
 800c5f0:	6018      	streq	r0, [r3, #0]
 800c5f2:	e7e6      	b.n	800c5c2 <_scanf_i+0x1aa>
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	e7ed      	b.n	800c5d4 <_scanf_i+0x1bc>
 800c5f8:	0800ca98 	.word	0x0800ca98
 800c5fc:	0800c865 	.word	0x0800c865
 800c600:	0800c77d 	.word	0x0800c77d
 800c604:	0800cd0e 	.word	0x0800cd0e

0800c608 <__sccl>:
 800c608:	b570      	push	{r4, r5, r6, lr}
 800c60a:	780b      	ldrb	r3, [r1, #0]
 800c60c:	4604      	mov	r4, r0
 800c60e:	2b5e      	cmp	r3, #94	; 0x5e
 800c610:	bf0b      	itete	eq
 800c612:	784b      	ldrbeq	r3, [r1, #1]
 800c614:	1c48      	addne	r0, r1, #1
 800c616:	1c88      	addeq	r0, r1, #2
 800c618:	2200      	movne	r2, #0
 800c61a:	bf08      	it	eq
 800c61c:	2201      	moveq	r2, #1
 800c61e:	1e61      	subs	r1, r4, #1
 800c620:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c624:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c628:	42a9      	cmp	r1, r5
 800c62a:	d1fb      	bne.n	800c624 <__sccl+0x1c>
 800c62c:	b90b      	cbnz	r3, 800c632 <__sccl+0x2a>
 800c62e:	3801      	subs	r0, #1
 800c630:	bd70      	pop	{r4, r5, r6, pc}
 800c632:	f082 0201 	eor.w	r2, r2, #1
 800c636:	54e2      	strb	r2, [r4, r3]
 800c638:	4605      	mov	r5, r0
 800c63a:	4628      	mov	r0, r5
 800c63c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c640:	292d      	cmp	r1, #45	; 0x2d
 800c642:	d006      	beq.n	800c652 <__sccl+0x4a>
 800c644:	295d      	cmp	r1, #93	; 0x5d
 800c646:	d0f3      	beq.n	800c630 <__sccl+0x28>
 800c648:	b909      	cbnz	r1, 800c64e <__sccl+0x46>
 800c64a:	4628      	mov	r0, r5
 800c64c:	e7f0      	b.n	800c630 <__sccl+0x28>
 800c64e:	460b      	mov	r3, r1
 800c650:	e7f1      	b.n	800c636 <__sccl+0x2e>
 800c652:	786e      	ldrb	r6, [r5, #1]
 800c654:	2e5d      	cmp	r6, #93	; 0x5d
 800c656:	d0fa      	beq.n	800c64e <__sccl+0x46>
 800c658:	42b3      	cmp	r3, r6
 800c65a:	dcf8      	bgt.n	800c64e <__sccl+0x46>
 800c65c:	3502      	adds	r5, #2
 800c65e:	4619      	mov	r1, r3
 800c660:	3101      	adds	r1, #1
 800c662:	428e      	cmp	r6, r1
 800c664:	5462      	strb	r2, [r4, r1]
 800c666:	dcfb      	bgt.n	800c660 <__sccl+0x58>
 800c668:	1af1      	subs	r1, r6, r3
 800c66a:	3901      	subs	r1, #1
 800c66c:	1c58      	adds	r0, r3, #1
 800c66e:	42b3      	cmp	r3, r6
 800c670:	bfa8      	it	ge
 800c672:	2100      	movge	r1, #0
 800c674:	1843      	adds	r3, r0, r1
 800c676:	e7e0      	b.n	800c63a <__sccl+0x32>

0800c678 <_strtol_l.constprop.0>:
 800c678:	2b01      	cmp	r3, #1
 800c67a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c67e:	d001      	beq.n	800c684 <_strtol_l.constprop.0+0xc>
 800c680:	2b24      	cmp	r3, #36	; 0x24
 800c682:	d906      	bls.n	800c692 <_strtol_l.constprop.0+0x1a>
 800c684:	f7ff fa5a 	bl	800bb3c <__errno>
 800c688:	2316      	movs	r3, #22
 800c68a:	6003      	str	r3, [r0, #0]
 800c68c:	2000      	movs	r0, #0
 800c68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c692:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c778 <_strtol_l.constprop.0+0x100>
 800c696:	460d      	mov	r5, r1
 800c698:	462e      	mov	r6, r5
 800c69a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c69e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c6a2:	f017 0708 	ands.w	r7, r7, #8
 800c6a6:	d1f7      	bne.n	800c698 <_strtol_l.constprop.0+0x20>
 800c6a8:	2c2d      	cmp	r4, #45	; 0x2d
 800c6aa:	d132      	bne.n	800c712 <_strtol_l.constprop.0+0x9a>
 800c6ac:	782c      	ldrb	r4, [r5, #0]
 800c6ae:	2701      	movs	r7, #1
 800c6b0:	1cb5      	adds	r5, r6, #2
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d05b      	beq.n	800c76e <_strtol_l.constprop.0+0xf6>
 800c6b6:	2b10      	cmp	r3, #16
 800c6b8:	d109      	bne.n	800c6ce <_strtol_l.constprop.0+0x56>
 800c6ba:	2c30      	cmp	r4, #48	; 0x30
 800c6bc:	d107      	bne.n	800c6ce <_strtol_l.constprop.0+0x56>
 800c6be:	782c      	ldrb	r4, [r5, #0]
 800c6c0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c6c4:	2c58      	cmp	r4, #88	; 0x58
 800c6c6:	d14d      	bne.n	800c764 <_strtol_l.constprop.0+0xec>
 800c6c8:	786c      	ldrb	r4, [r5, #1]
 800c6ca:	2310      	movs	r3, #16
 800c6cc:	3502      	adds	r5, #2
 800c6ce:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c6d2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800c6d6:	f04f 0c00 	mov.w	ip, #0
 800c6da:	fbb8 f9f3 	udiv	r9, r8, r3
 800c6de:	4666      	mov	r6, ip
 800c6e0:	fb03 8a19 	mls	sl, r3, r9, r8
 800c6e4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c6e8:	f1be 0f09 	cmp.w	lr, #9
 800c6ec:	d816      	bhi.n	800c71c <_strtol_l.constprop.0+0xa4>
 800c6ee:	4674      	mov	r4, lr
 800c6f0:	42a3      	cmp	r3, r4
 800c6f2:	dd24      	ble.n	800c73e <_strtol_l.constprop.0+0xc6>
 800c6f4:	f1bc 0f00 	cmp.w	ip, #0
 800c6f8:	db1e      	blt.n	800c738 <_strtol_l.constprop.0+0xc0>
 800c6fa:	45b1      	cmp	r9, r6
 800c6fc:	d31c      	bcc.n	800c738 <_strtol_l.constprop.0+0xc0>
 800c6fe:	d101      	bne.n	800c704 <_strtol_l.constprop.0+0x8c>
 800c700:	45a2      	cmp	sl, r4
 800c702:	db19      	blt.n	800c738 <_strtol_l.constprop.0+0xc0>
 800c704:	fb06 4603 	mla	r6, r6, r3, r4
 800c708:	f04f 0c01 	mov.w	ip, #1
 800c70c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c710:	e7e8      	b.n	800c6e4 <_strtol_l.constprop.0+0x6c>
 800c712:	2c2b      	cmp	r4, #43	; 0x2b
 800c714:	bf04      	itt	eq
 800c716:	782c      	ldrbeq	r4, [r5, #0]
 800c718:	1cb5      	addeq	r5, r6, #2
 800c71a:	e7ca      	b.n	800c6b2 <_strtol_l.constprop.0+0x3a>
 800c71c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c720:	f1be 0f19 	cmp.w	lr, #25
 800c724:	d801      	bhi.n	800c72a <_strtol_l.constprop.0+0xb2>
 800c726:	3c37      	subs	r4, #55	; 0x37
 800c728:	e7e2      	b.n	800c6f0 <_strtol_l.constprop.0+0x78>
 800c72a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c72e:	f1be 0f19 	cmp.w	lr, #25
 800c732:	d804      	bhi.n	800c73e <_strtol_l.constprop.0+0xc6>
 800c734:	3c57      	subs	r4, #87	; 0x57
 800c736:	e7db      	b.n	800c6f0 <_strtol_l.constprop.0+0x78>
 800c738:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800c73c:	e7e6      	b.n	800c70c <_strtol_l.constprop.0+0x94>
 800c73e:	f1bc 0f00 	cmp.w	ip, #0
 800c742:	da05      	bge.n	800c750 <_strtol_l.constprop.0+0xd8>
 800c744:	2322      	movs	r3, #34	; 0x22
 800c746:	6003      	str	r3, [r0, #0]
 800c748:	4646      	mov	r6, r8
 800c74a:	b942      	cbnz	r2, 800c75e <_strtol_l.constprop.0+0xe6>
 800c74c:	4630      	mov	r0, r6
 800c74e:	e79e      	b.n	800c68e <_strtol_l.constprop.0+0x16>
 800c750:	b107      	cbz	r7, 800c754 <_strtol_l.constprop.0+0xdc>
 800c752:	4276      	negs	r6, r6
 800c754:	2a00      	cmp	r2, #0
 800c756:	d0f9      	beq.n	800c74c <_strtol_l.constprop.0+0xd4>
 800c758:	f1bc 0f00 	cmp.w	ip, #0
 800c75c:	d000      	beq.n	800c760 <_strtol_l.constprop.0+0xe8>
 800c75e:	1e69      	subs	r1, r5, #1
 800c760:	6011      	str	r1, [r2, #0]
 800c762:	e7f3      	b.n	800c74c <_strtol_l.constprop.0+0xd4>
 800c764:	2430      	movs	r4, #48	; 0x30
 800c766:	2b00      	cmp	r3, #0
 800c768:	d1b1      	bne.n	800c6ce <_strtol_l.constprop.0+0x56>
 800c76a:	2308      	movs	r3, #8
 800c76c:	e7af      	b.n	800c6ce <_strtol_l.constprop.0+0x56>
 800c76e:	2c30      	cmp	r4, #48	; 0x30
 800c770:	d0a5      	beq.n	800c6be <_strtol_l.constprop.0+0x46>
 800c772:	230a      	movs	r3, #10
 800c774:	e7ab      	b.n	800c6ce <_strtol_l.constprop.0+0x56>
 800c776:	bf00      	nop
 800c778:	0800cd11 	.word	0x0800cd11

0800c77c <_strtol_r>:
 800c77c:	f7ff bf7c 	b.w	800c678 <_strtol_l.constprop.0>

0800c780 <_strtoul_l.constprop.0>:
 800c780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c784:	4f36      	ldr	r7, [pc, #216]	; (800c860 <_strtoul_l.constprop.0+0xe0>)
 800c786:	4686      	mov	lr, r0
 800c788:	460d      	mov	r5, r1
 800c78a:	4628      	mov	r0, r5
 800c78c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c790:	5de6      	ldrb	r6, [r4, r7]
 800c792:	f016 0608 	ands.w	r6, r6, #8
 800c796:	d1f8      	bne.n	800c78a <_strtoul_l.constprop.0+0xa>
 800c798:	2c2d      	cmp	r4, #45	; 0x2d
 800c79a:	d12f      	bne.n	800c7fc <_strtoul_l.constprop.0+0x7c>
 800c79c:	782c      	ldrb	r4, [r5, #0]
 800c79e:	2601      	movs	r6, #1
 800c7a0:	1c85      	adds	r5, r0, #2
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d057      	beq.n	800c856 <_strtoul_l.constprop.0+0xd6>
 800c7a6:	2b10      	cmp	r3, #16
 800c7a8:	d109      	bne.n	800c7be <_strtoul_l.constprop.0+0x3e>
 800c7aa:	2c30      	cmp	r4, #48	; 0x30
 800c7ac:	d107      	bne.n	800c7be <_strtoul_l.constprop.0+0x3e>
 800c7ae:	7828      	ldrb	r0, [r5, #0]
 800c7b0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c7b4:	2858      	cmp	r0, #88	; 0x58
 800c7b6:	d149      	bne.n	800c84c <_strtoul_l.constprop.0+0xcc>
 800c7b8:	786c      	ldrb	r4, [r5, #1]
 800c7ba:	2310      	movs	r3, #16
 800c7bc:	3502      	adds	r5, #2
 800c7be:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800c7c2:	2700      	movs	r7, #0
 800c7c4:	fbb8 f8f3 	udiv	r8, r8, r3
 800c7c8:	fb03 f908 	mul.w	r9, r3, r8
 800c7cc:	ea6f 0909 	mvn.w	r9, r9
 800c7d0:	4638      	mov	r0, r7
 800c7d2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c7d6:	f1bc 0f09 	cmp.w	ip, #9
 800c7da:	d814      	bhi.n	800c806 <_strtoul_l.constprop.0+0x86>
 800c7dc:	4664      	mov	r4, ip
 800c7de:	42a3      	cmp	r3, r4
 800c7e0:	dd22      	ble.n	800c828 <_strtoul_l.constprop.0+0xa8>
 800c7e2:	2f00      	cmp	r7, #0
 800c7e4:	db1d      	blt.n	800c822 <_strtoul_l.constprop.0+0xa2>
 800c7e6:	4580      	cmp	r8, r0
 800c7e8:	d31b      	bcc.n	800c822 <_strtoul_l.constprop.0+0xa2>
 800c7ea:	d101      	bne.n	800c7f0 <_strtoul_l.constprop.0+0x70>
 800c7ec:	45a1      	cmp	r9, r4
 800c7ee:	db18      	blt.n	800c822 <_strtoul_l.constprop.0+0xa2>
 800c7f0:	fb00 4003 	mla	r0, r0, r3, r4
 800c7f4:	2701      	movs	r7, #1
 800c7f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c7fa:	e7ea      	b.n	800c7d2 <_strtoul_l.constprop.0+0x52>
 800c7fc:	2c2b      	cmp	r4, #43	; 0x2b
 800c7fe:	bf04      	itt	eq
 800c800:	782c      	ldrbeq	r4, [r5, #0]
 800c802:	1c85      	addeq	r5, r0, #2
 800c804:	e7cd      	b.n	800c7a2 <_strtoul_l.constprop.0+0x22>
 800c806:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c80a:	f1bc 0f19 	cmp.w	ip, #25
 800c80e:	d801      	bhi.n	800c814 <_strtoul_l.constprop.0+0x94>
 800c810:	3c37      	subs	r4, #55	; 0x37
 800c812:	e7e4      	b.n	800c7de <_strtoul_l.constprop.0+0x5e>
 800c814:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c818:	f1bc 0f19 	cmp.w	ip, #25
 800c81c:	d804      	bhi.n	800c828 <_strtoul_l.constprop.0+0xa8>
 800c81e:	3c57      	subs	r4, #87	; 0x57
 800c820:	e7dd      	b.n	800c7de <_strtoul_l.constprop.0+0x5e>
 800c822:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c826:	e7e6      	b.n	800c7f6 <_strtoul_l.constprop.0+0x76>
 800c828:	2f00      	cmp	r7, #0
 800c82a:	da07      	bge.n	800c83c <_strtoul_l.constprop.0+0xbc>
 800c82c:	2322      	movs	r3, #34	; 0x22
 800c82e:	f8ce 3000 	str.w	r3, [lr]
 800c832:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c836:	b932      	cbnz	r2, 800c846 <_strtoul_l.constprop.0+0xc6>
 800c838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c83c:	b106      	cbz	r6, 800c840 <_strtoul_l.constprop.0+0xc0>
 800c83e:	4240      	negs	r0, r0
 800c840:	2a00      	cmp	r2, #0
 800c842:	d0f9      	beq.n	800c838 <_strtoul_l.constprop.0+0xb8>
 800c844:	b107      	cbz	r7, 800c848 <_strtoul_l.constprop.0+0xc8>
 800c846:	1e69      	subs	r1, r5, #1
 800c848:	6011      	str	r1, [r2, #0]
 800c84a:	e7f5      	b.n	800c838 <_strtoul_l.constprop.0+0xb8>
 800c84c:	2430      	movs	r4, #48	; 0x30
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d1b5      	bne.n	800c7be <_strtoul_l.constprop.0+0x3e>
 800c852:	2308      	movs	r3, #8
 800c854:	e7b3      	b.n	800c7be <_strtoul_l.constprop.0+0x3e>
 800c856:	2c30      	cmp	r4, #48	; 0x30
 800c858:	d0a9      	beq.n	800c7ae <_strtoul_l.constprop.0+0x2e>
 800c85a:	230a      	movs	r3, #10
 800c85c:	e7af      	b.n	800c7be <_strtoul_l.constprop.0+0x3e>
 800c85e:	bf00      	nop
 800c860:	0800cd11 	.word	0x0800cd11

0800c864 <_strtoul_r>:
 800c864:	f7ff bf8c 	b.w	800c780 <_strtoul_l.constprop.0>

0800c868 <__submore>:
 800c868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86c:	460c      	mov	r4, r1
 800c86e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c874:	4299      	cmp	r1, r3
 800c876:	d11d      	bne.n	800c8b4 <__submore+0x4c>
 800c878:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c87c:	f7ff fa2e 	bl	800bcdc <_malloc_r>
 800c880:	b918      	cbnz	r0, 800c88a <__submore+0x22>
 800c882:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c88a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c88e:	63a3      	str	r3, [r4, #56]	; 0x38
 800c890:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c894:	6360      	str	r0, [r4, #52]	; 0x34
 800c896:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c89a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c89e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c8a2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c8a6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c8aa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c8ae:	6020      	str	r0, [r4, #0]
 800c8b0:	2000      	movs	r0, #0
 800c8b2:	e7e8      	b.n	800c886 <__submore+0x1e>
 800c8b4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c8b6:	0077      	lsls	r7, r6, #1
 800c8b8:	463a      	mov	r2, r7
 800c8ba:	f000 f80f 	bl	800c8dc <_realloc_r>
 800c8be:	4605      	mov	r5, r0
 800c8c0:	2800      	cmp	r0, #0
 800c8c2:	d0de      	beq.n	800c882 <__submore+0x1a>
 800c8c4:	eb00 0806 	add.w	r8, r0, r6
 800c8c8:	4601      	mov	r1, r0
 800c8ca:	4632      	mov	r2, r6
 800c8cc:	4640      	mov	r0, r8
 800c8ce:	f7ff f983 	bl	800bbd8 <memcpy>
 800c8d2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c8d6:	f8c4 8000 	str.w	r8, [r4]
 800c8da:	e7e9      	b.n	800c8b0 <__submore+0x48>

0800c8dc <_realloc_r>:
 800c8dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8e0:	4680      	mov	r8, r0
 800c8e2:	4614      	mov	r4, r2
 800c8e4:	460e      	mov	r6, r1
 800c8e6:	b921      	cbnz	r1, 800c8f2 <_realloc_r+0x16>
 800c8e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ec:	4611      	mov	r1, r2
 800c8ee:	f7ff b9f5 	b.w	800bcdc <_malloc_r>
 800c8f2:	b92a      	cbnz	r2, 800c900 <_realloc_r+0x24>
 800c8f4:	f7ff f986 	bl	800bc04 <_free_r>
 800c8f8:	4625      	mov	r5, r4
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c900:	f000 f81b 	bl	800c93a <_malloc_usable_size_r>
 800c904:	4284      	cmp	r4, r0
 800c906:	4607      	mov	r7, r0
 800c908:	d802      	bhi.n	800c910 <_realloc_r+0x34>
 800c90a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c90e:	d812      	bhi.n	800c936 <_realloc_r+0x5a>
 800c910:	4621      	mov	r1, r4
 800c912:	4640      	mov	r0, r8
 800c914:	f7ff f9e2 	bl	800bcdc <_malloc_r>
 800c918:	4605      	mov	r5, r0
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d0ed      	beq.n	800c8fa <_realloc_r+0x1e>
 800c91e:	42bc      	cmp	r4, r7
 800c920:	4622      	mov	r2, r4
 800c922:	4631      	mov	r1, r6
 800c924:	bf28      	it	cs
 800c926:	463a      	movcs	r2, r7
 800c928:	f7ff f956 	bl	800bbd8 <memcpy>
 800c92c:	4631      	mov	r1, r6
 800c92e:	4640      	mov	r0, r8
 800c930:	f7ff f968 	bl	800bc04 <_free_r>
 800c934:	e7e1      	b.n	800c8fa <_realloc_r+0x1e>
 800c936:	4635      	mov	r5, r6
 800c938:	e7df      	b.n	800c8fa <_realloc_r+0x1e>

0800c93a <_malloc_usable_size_r>:
 800c93a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c93e:	1f18      	subs	r0, r3, #4
 800c940:	2b00      	cmp	r3, #0
 800c942:	bfbc      	itt	lt
 800c944:	580b      	ldrlt	r3, [r1, r0]
 800c946:	18c0      	addlt	r0, r0, r3
 800c948:	4770      	bx	lr
	...

0800c94c <round>:
 800c94c:	ec51 0b10 	vmov	r0, r1, d0
 800c950:	b570      	push	{r4, r5, r6, lr}
 800c952:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800c956:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800c95a:	2c13      	cmp	r4, #19
 800c95c:	ee10 2a10 	vmov	r2, s0
 800c960:	460b      	mov	r3, r1
 800c962:	dc19      	bgt.n	800c998 <round+0x4c>
 800c964:	2c00      	cmp	r4, #0
 800c966:	da09      	bge.n	800c97c <round+0x30>
 800c968:	3401      	adds	r4, #1
 800c96a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800c96e:	d103      	bne.n	800c978 <round+0x2c>
 800c970:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c974:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c978:	2200      	movs	r2, #0
 800c97a:	e028      	b.n	800c9ce <round+0x82>
 800c97c:	4d15      	ldr	r5, [pc, #84]	; (800c9d4 <round+0x88>)
 800c97e:	4125      	asrs	r5, r4
 800c980:	ea01 0605 	and.w	r6, r1, r5
 800c984:	4332      	orrs	r2, r6
 800c986:	d00e      	beq.n	800c9a6 <round+0x5a>
 800c988:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c98c:	fa42 f404 	asr.w	r4, r2, r4
 800c990:	4423      	add	r3, r4
 800c992:	ea23 0305 	bic.w	r3, r3, r5
 800c996:	e7ef      	b.n	800c978 <round+0x2c>
 800c998:	2c33      	cmp	r4, #51	; 0x33
 800c99a:	dd07      	ble.n	800c9ac <round+0x60>
 800c99c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800c9a0:	d101      	bne.n	800c9a6 <round+0x5a>
 800c9a2:	f7f3 fc73 	bl	800028c <__adddf3>
 800c9a6:	ec41 0b10 	vmov	d0, r0, r1
 800c9aa:	bd70      	pop	{r4, r5, r6, pc}
 800c9ac:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800c9b0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c9b4:	40f5      	lsrs	r5, r6
 800c9b6:	4228      	tst	r0, r5
 800c9b8:	d0f5      	beq.n	800c9a6 <round+0x5a>
 800c9ba:	2101      	movs	r1, #1
 800c9bc:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800c9c0:	fa01 f404 	lsl.w	r4, r1, r4
 800c9c4:	1912      	adds	r2, r2, r4
 800c9c6:	bf28      	it	cs
 800c9c8:	185b      	addcs	r3, r3, r1
 800c9ca:	ea22 0205 	bic.w	r2, r2, r5
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	4610      	mov	r0, r2
 800c9d2:	e7e8      	b.n	800c9a6 <round+0x5a>
 800c9d4:	000fffff 	.word	0x000fffff

0800c9d8 <_init>:
 800c9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9da:	bf00      	nop
 800c9dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9de:	bc08      	pop	{r3}
 800c9e0:	469e      	mov	lr, r3
 800c9e2:	4770      	bx	lr

0800c9e4 <_fini>:
 800c9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9e6:	bf00      	nop
 800c9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ea:	bc08      	pop	{r3}
 800c9ec:	469e      	mov	lr, r3
 800c9ee:	4770      	bx	lr
