Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Sat Apr 19 01:25:35 2025

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |  13302
    Number of guided Components               |   9170 out of  13302  68.9%
    Number of re-implemented Components       |   3489 out of  13302  26.2%
    Number of new/changed Components          |    643 out of  13302   4.8%
  Number of Nets in the input design          |  32139
    Number of guided Nets                     |  16748 out of  32139  52.1%
    Number of partially guided Nets           |   2758 out of  32139   8.6%
    Number of re-routed Nets                  |  11673 out of  32139  36.3%
    Number of new/changed Nets                |    960 out of  32139   3.0%


The following Components were re-implemented.
---------------------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5 : SLICE_X70Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6) : SLICE_X75Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(14) : SLICE_X73Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack : SLICE_X75Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(7) : SLICE_X76Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(14) : SLICE_X75Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(12) : SLICE_X76Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(0) : SLICE_X56Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(2) : SLICE_X75Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b : SLICE_X64Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_a : SLICE_X73Y91.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000 : SLICE_X5Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg :
SLICE_X118Y50.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld : SLICE_X70Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(12) : SLICE_X73Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(16) : SLICE_X71Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(6) : SLICE_X73Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(6) : SLICE_X73Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(13) : SLICE_X73Y54.
 nf2_core/cpu_q_dma_wr_pkt_vld(0) : SLICE_X73Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(22) : SLICE_X73Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(22) :
SLICE_X73Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(10) : SLICE_X73Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(19) : SLICE_X73Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(24) : SLICE_X73Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)71 : SLICE_X75Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN : SLICE_X75Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(12) : SLICE_X108Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(30) :
SLICE_X73Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(12) : SLICE_X70Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(12) : SLICE_X73Y79.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(20) : SLICE_X70Y84.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8) : SLICE_X73Y78.
 gmii_3_txd_int(4) : SLICE_X29Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a : SLICE_X74Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(4) : SLICE_X74Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9) : SLICE_X77Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8) : SLICE_X76Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(10) : SLICE_X72Y84.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0) : SLICE_X76Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(1) : SLICE_X91Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(12) : SLICE_X97Y95.
 nf2_core/in_data(0)(21) : SLICE_X134Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_wr_pntr_r<12> :
SLICE_X76Y168.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed :
SLICE_X71Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
0) : SLICE_X77Y70.
 nf2_core/cpu_q_dma_wr_ctrl(0)(1) : SLICE_X71Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)59 : SLICE_X77Y76.
 nf2_core/in_data(4)(30) : SLICE_X75Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)22 : SLICE_X75Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(17) : SLICE_X76Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(0) : SLICE_X79Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(9) : SLICE_X72Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(9) : SLICE_X71Y102.
 nf2_core/in_data(4)(23) : SLICE_X76Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4) :
SLICE_X73Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(4) : SLICE_X72Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(2) : SLICE_X71Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(1) : SLICE_X71Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2) :
SLICE_X71Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(20) :
SLICE_X74Y62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0) : SLICE_X17Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(10) :
SLICE_X75Y61.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0) : SLICE_X29Y110.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0) : SLICE_X44Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)59 : SLICE_X72Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(0) : SLICE_X74Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(6) : SLICE_X71Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update : SLICE_X71Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(7) : SLICE_X77Y94.
 nf2_core/in_data(4)(17) : SLICE_X66Y42.
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(2) : SLICE_X56Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(3) : SLICE_X77Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)55 : SLICE_X93Y92.
 nf2_core/user_data_path/output_queues/store_pkt/N2 : SLICE_X32Y59.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X31Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(1) : SLICE_X74Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9) : SLICE_X77Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(2) : SLICE_X76Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(7) :
SLICE_X76Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(0) :
SLICE_X79Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(30) : SLICE_X82Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(13) : SLICE_X78Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(29) :
SLICE_X76Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)5 : SLICE_X73Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/Madd_curr_plus_new_b_lut(0) :
SLICE_X72Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(28) : SLICE_X75Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(9) : SLICE_X75Y55.
 nf2_core/in_data(4)(45) : SLICE_X82Y51.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_or0000 : SLICE_X60Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(21) : SLICE_X77Y47.
 nf2_core/in_data(0)(60) : SLICE_X130Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(9) : SLICE_X77Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2) :
SLICE_X76Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a : SLICE_X79Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71 : SLICE_X78Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)13 : SLICE_X79Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)13 : SLICE_X55Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_1 : SLICE_X74Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(29) :
SLICE_X76Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16) : SLICE_X79Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(13) : SLICE_X73Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)22 : SLICE_X71Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(1) : SLICE_X74Y87.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_req : SLICE_X71Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2)9 : SLICE_X81Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed : SLICE_X76Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(28) : SLICE_X77Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(17) : SLICE_X75Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(6) :
SLICE_X82Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(15) : SLICE_X79Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(1) : SLICE_X79Y85.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(10) : SLICE_X53Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(31)0 : SLICE_X79Y92.
 nf2_core/cpu_q_dma_wr_data(2)(5) : SLICE_X85Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(30) : SLICE_X84Y94.
 nf2_core/core_256kb_0_reg_addr(211) : SLICE_X35Y110.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(26) : SLICE_X71Y92.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(30) : SLICE_X74Y105.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_overrun : SLICE_X31Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(0) : SLICE_X100Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(2) : SLICE_X100Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(2) : SLICE_X77Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b : SLICE_X100Y70.
 nf2_core/cpu_q_dma_wr_data(2)(3) : SLICE_X78Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update : SLICE_X100Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(8) : SLICE_X100Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(11) : SLICE_X77Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(10) : SLICE_X100Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(11) : SLICE_X78Y100.
 nf2_core/user_data_path/output_queues/store_pkt/N11 : SLICE_X78Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(12) : SLICE_X100Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14) : SLICE_X100Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(16) : SLICE_X100Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(16) : SLICE_X100Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(3) : SLICE_X82Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(12) : SLICE_X80Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(4) : SLICE_X81Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(5) : SLICE_X81Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(8) : SLICE_X82Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(10) : SLICE_X82Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(27) : SLICE_X82Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(27) : SLICE_X82Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(4) : SLICE_X78Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a : SLICE_X80Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71 : SLICE_X82Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(24) :
SLICE_X79Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(27) :
SLICE_X87Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(28) :
SLICE_X77Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(14) :
SLICE_X78Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N161 : SLICE_X78Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N13 : SLICE_X84Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(3) : SLICE_X81Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked : SLICE_X84Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281 : SLICE_X72Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(19) : SLICE_X69Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(22) : SLICE_X70Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(1) : SLICE_X84Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(25)0 : SLICE_X71Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_b : SLICE_X79Y102.
 nf2_core/user_data_path/udp_reg_addr_in(0) : SLICE_X78Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(0) : SLICE_X83Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(21) : SLICE_X77Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a(0) : SLICE_X83Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(4) : SLICE_X83Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(6) : SLICE_X83Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(8) : SLICE_X83Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(10) : SLICE_X83Y53.
 nf2_core/in_data(0)(58) : SLICE_X117Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12) : SLICE_X83Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(14) : SLICE_X83Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(17) : SLICE_X78Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(16) : SLICE_X83Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(0) : SLICE_X81Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(18) : SLICE_X83Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(20) : SLICE_X83Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a : SLICE_X80Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(22) : SLICE_X83Y59.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_req : SLICE_X78Y54.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N129 : SLICE_X0Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(24) : SLICE_X83Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed : SLICE_X83Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(21) :
SLICE_X80Y58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N129 : SLICE_X39Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(28) : SLICE_X83Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(30) : SLICE_X83Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(13) :
SLICE_X78Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(20) :
SLICE_X81Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(2) : SLICE_X85Y78.
 nf2_core/user_data_path/output_queues/oq_regs/addr(3) : SLICE_X83Y85.
 nf2_core/wr_0_addr(0) : SLICE_X42Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X4Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(9) : SLICE_X64Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X35Y100.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X42Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X38Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(0) :
SLICE_X72Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(2) :
SLICE_X72Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update : SLICE_X72Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b : SLICE_X72Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(8) :
SLICE_X72Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(10) :
SLICE_X72Y55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N87 : SLICE_X34Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12) :
SLICE_X72Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_a : SLICE_X82Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(14) :
SLICE_X72Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(16) :
SLICE_X72Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(18) :
SLICE_X72Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(16) : SLICE_X79Y42.
 nf2_core/user_data_path/output_queues/remove_pkt/N3 : SLICE_X69Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(20) :
SLICE_X72Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(22) :
SLICE_X72Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(24) :
SLICE_X72Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(26) :
SLICE_X72Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(1) : SLICE_X72Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_a : SLICE_X79Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0) : SLICE_X72Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(26) :
SLICE_X83Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(25) :
SLICE_X90Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b : SLICE_X89Y65.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(6) : SLICE_X93Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(16) : SLICE_X67Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)31 : SLICE_X81Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a : SLICE_X82Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(23)0 : SLICE_X73Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(10) : SLICE_X74Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(18) : SLICE_X66Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63 : SLICE_X79Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(5) : SLICE_X70Y98.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_pulled : SLICE_X119Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(1) :
SLICE_X86Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(3) :
SLICE_X86Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(2) : SLICE_X85Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(5) :
SLICE_X86Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(7) :
SLICE_X86Y63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16) : SLICE_X79Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(9) :
SLICE_X86Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(29) : SLICE_X80Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(11) :
SLICE_X86Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(26) : SLICE_X81Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(13) :
SLICE_X86Y66.
 nf2_core/cpu_q_dma_can_wr_pkt(0) : SLICE_X78Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(15) :
SLICE_X86Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(6) :
SLICE_X79Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(17) :
SLICE_X86Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update :
SLICE_X85Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(3) : SLICE_X37Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(19) :
SLICE_X86Y69.
 nf2_core/user_data_path/output_queues/pkt_removed : SLICE_X85Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(21) :
SLICE_X86Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(8) :
SLICE_X87Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(4) : SLICE_X38Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(23) :
SLICE_X86Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(1) :
SLICE_X87Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(25) :
SLICE_X86Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(16) :
SLICE_X87Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(27) :
SLICE_X86Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(24) :
SLICE_X87Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(29) :
SLICE_X86Y74.
 nf2_core/cpu_q_dma_wr_data(3)(10) : SLICE_X79Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(31) :
SLICE_X86Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(25) :
SLICE_X87Y72.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(11) : SLICE_X88Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a : SLICE_X65Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(15) :
SLICE_X85Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(1) : SLICE_X59Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(1) : SLICE_X84Y83.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(20) : SLICE_X78Y82.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(8) : SLICE_X95Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(8) : SLICE_X83Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(10) : SLICE_X67Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(18) :
SLICE_X79Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_req : SLICE_X68Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(12) : SLICE_X83Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(14) : SLICE_X85Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(14) : SLICE_X82Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000 : SLICE_X45Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(20) : SLICE_X82Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(21) : SLICE_X82Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
: SLICE_X127Y125.
 nf2_core/cpu_q_dma_wr_data(2)(10) : SLICE_X84Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(8) : SLICE_X84Y100.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(0) : SLICE_X40Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(18) : SLICE_X82Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(2) : SLICE_X40Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(4) : SLICE_X40Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(6) : SLICE_X40Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(8) : SLICE_X40Y76.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(11) : SLICE_X57Y88.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(1) : SLICE_X84Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(2) : SLICE_X62Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(28) : SLICE_X85Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(28) : SLICE_X79Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(31) : SLICE_X78Y49.
 nf2_core/cpu_q_dma_wr_pkt_vld(3) : SLICE_X78Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(28) : SLICE_X76Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7) : SLICE_X79Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(11) : SLICE_X78Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(7) :
SLICE_X82Y63.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(22) : SLICE_X78Y80.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(14) : SLICE_X84Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_wr : SLICE_X34Y68.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(12) : SLICE_X82Y81.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(9) : SLICE_X20Y122.
 nf2_core/user_data_path/output_queues/oq_regs/addr(1) : SLICE_X87Y85.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8) : SLICE_X83Y86.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(6) : SLICE_X84Y86.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4) : SLICE_X82Y88.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(3) : SLICE_X100Y97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0) : SLICE_X43Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31 : SLICE_X87Y93.
 nf2_core/cpu_q_dma_rd_data(1)(1) : SLICE_X33Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2) : SLICE_X43Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(17) : SLICE_X83Y98.
 nf2_core/wr_0_addr(1) : SLICE_X42Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4) : SLICE_X43Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)31 : SLICE_X85Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6) : SLICE_X43Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(12) : SLICE_X85Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(3) : SLICE_X56Y80.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8) : SLICE_X43Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(13) : SLICE_X79Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0) : SLICE_X41Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(17) :
SLICE_X79Y100.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2) : SLICE_X41Y71.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(13) : SLICE_X10Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4) : SLICE_X41Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(24) : SLICE_X81Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6) : SLICE_X41Y73.
 nf2_core/user_data_path/output_queues/enable_send_pkt(1) : SLICE_X62Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8) : SLICE_X41Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(0) : SLICE_X136Y57.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N30 : SLICE_X108Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(2) : SLICE_X104Y80.
 nf2_core/user_data_path/output_queues/removed_oq(0) : SLICE_X80Y55.
 nf2_core/user_data_path/output_queues/removed_oq(1) : SLICE_X84Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta : SLICE_X55Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(3) :
SLICE_X84Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(9) :
SLICE_X87Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
1) : SLICE_X89Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(14) :
SLICE_X87Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(0) : SLICE_X89Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(1) : SLICE_X86Y79.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(7) : SLICE_X91Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked : SLICE_X78Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78 : SLICE_X84Y81.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(16) : SLICE_X83Y80.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(0) : SLICE_X91Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(4) : SLICE_X69Y88.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(5) : SLICE_X119Y71.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(23) : SLICE_X78Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6) : SLICE_X131Y77.
 nf2_core/cpu_q_dma_wr_data(2)(1) : SLICE_X82Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(30) : SLICE_X75Y100.
 nf2_core/wr_0_addr(2) : SLICE_X43Y81.
 nf2_core/cpu_q_dma_wr_data(2)(11) : SLICE_X83Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(5) : SLICE_X131Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2> :
SLICE_X122Y124.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0> :
SLICE_X122Y125.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> :
SLICE_X122Y126.
 nf2_core/in_data(5)(10) : SLICE_X131Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_b : SLICE_X80Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(5) :
SLICE_X84Y63.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(12) : SLICE_X55Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(19) :
SLICE_X85Y68.
 nf2_core/in_data(3)(12) : SLICE_X130Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(15) :
SLICE_X84Y69.
 nf2_core/in_data(5)(20) : SLICE_X130Y81.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(3) : SLICE_X80Y77.
 nf2_core/in_data(7)(20) : SLICE_X112Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N49 : SLICE_X75Y99.
 nf2_core/wr_0_addr(3) : SLICE_X43Y80.
 nf2_core/in_data(3)(13) : SLICE_X129Y119.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst_wr_done : SLICE_X84Y75.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(3) : SLICE_X38Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_update_d1 : SLICE_X99Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N97 : SLICE_X38Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)37 : SLICE_X85Y87.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0 : SLICE_X38Y48.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(18) : SLICE_X84Y78.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(28) : SLICE_X81Y82.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(4) : SLICE_X84Y79.
 nf2_core/user_data_path/output_queues/store_pkt/N30 : SLICE_X44Y83.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(0) : SLICE_X82Y92.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(6) : SLICE_X82Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13 : SLICE_X53Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a :
SLICE_X96Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(27) : SLICE_X67Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/Madd_curr_plus_new_b_lut(0) :
SLICE_X71Y99.
 nf2_core/in_data(1)(23) : SLICE_X109Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N4 : SLICE_X42Y36.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44) : SLICE_X84Y46.
 nf2_core/wr_0_addr(4) : SLICE_X43Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0) : SLICE_X42Y54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(2) : SLICE_X42Y55.
 nf2_core/in_data(5)(23) : SLICE_X136Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(4) : SLICE_X42Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(6) : SLICE_X42Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a :
SLICE_X84Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(8) : SLICE_X42Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6) : SLICE_X78Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_1 : SLICE_X38Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(10) : SLICE_X42Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held : SLICE_X93Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked : SLICE_X87Y69.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg : SLICE_X18Y31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(1) : SLICE_X87Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(8) : SLICE_X83Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update : SLICE_X83Y73.
 nf2_core/cpu_q_dma_wr_data(0)(13) : SLICE_X83Y75.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr : SLICE_X88Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a : SLICE_X88Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0) : SLICE_X24Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)19 : SLICE_X84Y97.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(2) : SLICE_X24Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)19 : SLICE_X72Y82.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(4) : SLICE_X24Y48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(6) : SLICE_X24Y49.
 nf2_core/wr_0_addr(5) : SLICE_X42Y82.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(8) : SLICE_X24Y50.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(10) : SLICE_X24Y51.
 nf2_core/in_data(3)(34) : SLICE_X119Y115.
 nf2_core/in_data(3)(26) : SLICE_X127Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X45Y108.
 nf2_core/in_data(5)(50) : SLICE_X131Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X45Y109.
 nf2_core/in_data(5)(42) : SLICE_X133Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X45Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X45Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X45Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X45Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X40Y82.
 nf2_core/cpu_q_dma_wr_ctrl(3)(0) : SLICE_X82Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X40Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X40Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(0) :
SLICE_X82Y67.
 nf2_core/in_data(1)(27) : SLICE_X101Y52.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X40Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(1) :
SLICE_X85Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X40Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(13) : SLICE_X80Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X40Y87.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(2) : SLICE_X78Y69.
 nf2_core/in_data(5)(51) : SLICE_X97Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(2) : SLICE_X84Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(5) : SLICE_X88Y81.
 nf2_core/in_data(5)(19) : SLICE_X119Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(6) : SLICE_X84Y73.
 nf2_core/nf2_dma/pkt_len(0) : SLICE_X54Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(15) : SLICE_X82Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(10) : SLICE_X82Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(0) : SLICE_X129Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(2) : SLICE_X129Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(4) : SLICE_X129Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(6) : SLICE_X129Y75.
 nf2_core/in_data(1)(44) : SLICE_X99Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(8) : SLICE_X129Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76 : SLICE_X93Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0) : SLICE_X57Y90.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(1) : SLICE_X96Y92.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(10) : SLICE_X79Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0) : SLICE_X74Y82.
 nf2_core/in_data(5)(52) : SLICE_X135Y76.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(0) : SLICE_X50Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(0) : SLICE_X84Y71.
 nf2_core/in_data(7)(60) : SLICE_X106Y77.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(0) : SLICE_X50Y93.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(4) : SLICE_X50Y94.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(6) : SLICE_X50Y95.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(2) : SLICE_X50Y96.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(4) : SLICE_X50Y97.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(12) : SLICE_X50Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(22) :
SLICE_X89Y106.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(14) : SLICE_X50Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31) :
SLICE_X93Y105.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(16) : SLICE_X50Y100.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(18) : SLICE_X50Y101.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(1) : SLICE_X92Y90.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(15) : SLICE_X92Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0) : SLICE_X67Y66.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_ack_out_and0000 : SLICE_X92Y92.
 nf2_core/in_data(5)(61) : SLICE_X121Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(2) : SLICE_X87Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed : SLICE_X87Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(6) : SLICE_X88Y64.
 nf2_core/in_data(5)(29) : SLICE_X134Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(1) : SLICE_X88Y63.
 nf2_core/in_data(7)(45) : SLICE_X106Y53.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(0) : SLICE_X84Y65.
 nf2_core/nf2_dma/pkt_egress : SLICE_X62Y58.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4) : SLICE_X90Y75.
 nf2_core/nf2_dma/pkt_len(1) : SLICE_X56Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed : SLICE_X90Y79.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(13) : SLICE_X53Y87.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(5) : SLICE_X91Y82.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(8) : SLICE_X85Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004 : SLICE_X78Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8 : SLICE_X85Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(22) :
SLICE_X88Y106.
 nf2_core/in_data(5)(63) : SLICE_X109Y87.
 nf2_core/in_data(1)(56) : SLICE_X108Y40.
 nf2_core/nf2_dma/pkt_len(2) : SLICE_X75Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a : SLICE_X88Y78.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(10) : SLICE_X90Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(1) :
SLICE_X88Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(26) : SLICE_X82Y96.
 nf2_core/nf2_dma/pkt_len(3) : SLICE_X74Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(0) :
SLICE_X91Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(26) :
SLICE_X76Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_underrun : SLICE_X87Y105.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0) : SLICE_X37Y83.
 nf2_core/wr_0_req : SLICE_X48Y80.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(11) : SLICE_X51Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(7) : SLICE_X64Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(1) : SLICE_X91Y66.
 nf2_core/wr_0_data(9) : SLICE_X36Y76.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(0) : SLICE_X93Y79.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(6) : SLICE_X109Y81.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(4) : SLICE_X90Y78.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11) : SLICE_X35Y49.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(11) : SLICE_X90Y80.
 nf2_core/nf2_dma/pkt_len(4) : SLICE_X65Y89.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13) : SLICE_X91Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000 : SLICE_X83Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(22) : SLICE_X89Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(29) :
SLICE_X89Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1) : SLICE_X66Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(6) : SLICE_X96Y98.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(47) : SLICE_X50Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(28) : SLICE_X89Y96.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(48) : SLICE_X49Y93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(4) : SLICE_X87Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(16) :
SLICE_X84Y102.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(14) : SLICE_X51Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(22) :
SLICE_X92Y100.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(57) : SLICE_X49Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(58) : SLICE_X45Y89.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(0) : SLICE_X68Y110.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(30) : SLICE_X51Y79.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(22) : SLICE_X53Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(9) : SLICE_X63Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15) : SLICE_X34Y51.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(23) : SLICE_X54Y78.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(15) : SLICE_X53Y79.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16) : SLICE_X38Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(1) :
SLICE_X95Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(16) : SLICE_X90Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not0001 : SLICE_X36Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(0) :
SLICE_X99Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(6) :
SLICE_X89Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(11) : SLICE_X90Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(24) :
SLICE_X88Y109.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(15) : SLICE_X54Y86.
 nf2_core/nf2_dma/pkt_len(5) : SLICE_X54Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(14) :
SLICE_X91Y97.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(3) : SLICE_X50Y79.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17) : SLICE_X27Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(23) :
SLICE_X93Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(11) :
SLICE_X90Y103.
 nf2_core/nf2_dma/pkt_len(6) : SLICE_X37Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(18) :
SLICE_X90Y104.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(1) : SLICE_X86Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18) : SLICE_X38Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19) : SLICE_X32Y47.
 nf2_core/cpu_q_dma_wr_data(3)(26) : SLICE_X93Y67.
 nf2_core/cpu_q_dma_wr_data(3)(25) : SLICE_X95Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(0) : SLICE_X89Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en :
SLICE_X121Y106.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<7> : SLICE_X119Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(17) :
SLICE_X80Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(11) : SLICE_X93Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(11) : SLICE_X95Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1) :
SLICE_X91Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(26) : SLICE_X90Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(2) :
SLICE_X95Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(7) :
SLICE_X89Y75.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr(1) : SLICE_X130Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(11) :
SLICE_X91Y101.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N3 : SLICE_X3Y61.
 nf2_core/user_data_path/output_queues/enable_send_pkt(0) : SLICE_X66Y74.
 nf2_core/in_ctrl(2)(6) : SLICE_X91Y105.
 nf2_core/nf2_dma/pkt_len(7) : SLICE_X67Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N6 : SLICE_X79Y78.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X41Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003 :
SLICE_X91Y76.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X41Y99.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X41Y100.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X41Y101.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X41Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(2) : SLICE_X99Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b : SLICE_X75Y91.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(16) : SLICE_X52Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(5) : SLICE_X95Y83.
 nf2_core/nf2_dma/pkt_len(8) : SLICE_X65Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2) : SLICE_X67Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6) :
SLICE_X97Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(2) : SLICE_X73Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(3) : SLICE_X43Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(19) :
SLICE_X89Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(8) : SLICE_X96Y107.
 nf2_core/nf2_dma/pkt_len(9) : SLICE_X62Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(3) : SLICE_X96Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(0) : SLICE_X94Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(3) : SLICE_X37Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(3) : SLICE_X92Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(8) :
SLICE_X93Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(23) : SLICE_X88Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<0> :
SLICE_X79Y160.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(13) : SLICE_X95Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<2> :
SLICE_X79Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(15) : SLICE_X96Y95.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<4> :
SLICE_X79Y162.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<6> :
SLICE_X79Y163.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(0) : SLICE_X88Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<8> :
SLICE_X79Y164.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(1) : SLICE_X13Y127.
 nf2_core/in_data(1)(45) : SLICE_X98Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(2) : SLICE_X97Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(1) : SLICE_X84Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(14) : SLICE_X83Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(1) : SLICE_X96Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(14) : SLICE_X97Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(0) :
SLICE_X96Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(2) : SLICE_X97Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(4) :
SLICE_X86Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(21) : SLICE_X97Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(4) : SLICE_X97Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(20) :
SLICE_X96Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(12) : SLICE_X95Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(5) :
SLICE_X98Y99.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1) : SLICE_X31Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(8) :
SLICE_X98Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1) : SLICE_X59Y83.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(0) : SLICE_X61Y97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6) : SLICE_X86Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(21) :
SLICE_X96Y105.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(0) : SLICE_X103Y92.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7) : SLICE_X99Y63.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28) : SLICE_X20Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(23) : SLICE_X82Y106.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X21Y18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0) : SLICE_X92Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(6) : SLICE_X93Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(21) :
SLICE_X99Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(20) : SLICE_X96Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(8) : SLICE_X90Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(24) : SLICE_X96Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(27) : SLICE_X98Y102.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(1) : SLICE_X85Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux00004 : SLICE_X60Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(0) : SLICE_X107Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(2) : SLICE_X99Y59.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(0) : SLICE_X25Y107.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> : SLICE_X126Y48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X55Y51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X31Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(9) :
SLICE_X87Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X41Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1> :
SLICE_X45Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(7) : SLICE_X70Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a : SLICE_X98Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(6) : SLICE_X96Y75.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(17) : SLICE_X100Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(11) : SLICE_X96Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(9) : SLICE_X100Y93.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(3) : SLICE_X99Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a : SLICE_X77Y84.
 nf2_core/user_data_path/output_queues/dst_oq(0) : SLICE_X67Y107.
 nf2_core/user_data_path/output_queues/dst_oq(2) : SLICE_X66Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(4) : SLICE_X102Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(0) : SLICE_X88Y97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14) : SLICE_X107Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22) : SLICE_X103Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(7) : SLICE_X101Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a : SLICE_X78Y46.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(7) : SLICE_X8Y123.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(1) : SLICE_X101Y70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i : SLICE_X123Y124.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8> : SLICE_X8Y130.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X44Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X31Y116.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X16Y34.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51 : SLICE_X16Y35.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66) : SLICE_X101Y58.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X16Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51 : SLICE_X16Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X43Y58.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X43Y59.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X36Y118.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X36Y119.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X14Y28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(0) : SLICE_X98Y88.
 nf2_core/core_256kb_0_reg_rd_wr_L(13) : SLICE_X23Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X14Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X18Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X18Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(4) : SLICE_X105Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X40Y62.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X37Y118.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53 : SLICE_X37Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15) : SLICE_X96Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(0) : SLICE_X98Y86.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X12Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53 : SLICE_X12Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X18Y66.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53 : SLICE_X18Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X45Y58.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54 : SLICE_X45Y59.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X33Y116.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54 : SLICE_X33Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N6 : SLICE_X70Y80.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X14Y34.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X19Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54 : SLICE_X19Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X42Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55 : SLICE_X42Y61.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack : SLICE_X57Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X28Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55 : SLICE_X28Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X16Y32.
 nf2_core/core_256kb_0_reg_wr_data(261) : SLICE_X33Y50.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55 : SLICE_X16Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X18Y62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62) : SLICE_X103Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X34Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56 : SLICE_X34Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X27Y114.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56 : SLICE_X27Y115.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X15Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X16Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X38Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X38Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X29Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X29Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X17Y34.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(0) : SLICE_X34Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X17Y35.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X17Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X17Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X45Y54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5 : SLICE_X45Y55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X24Y120.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5 : SLICE_X24Y121.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X21Y38.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5 : SLICE_X21Y39.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X23Y52.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48) : SLICE_X107Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64) : SLICE_X103Y61.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_61 : SLICE_X50Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(9) : SLICE_X107Y93.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_61_4_f5 : SLICE_X50Y77.
 nf2_core/device_id_reg/Mrom__varindex00004_f6 : SLICE_X0Y126.
 nf2_core/device_id_reg/Mrom__varindex00004_f51 : SLICE_X0Y127.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_62 : SLICE_X58Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_63 : SLICE_X56Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_63_4_f5 : SLICE_X56Y73.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_64 : SLICE_X43Y64.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_64_4_f5 : SLICE_X43Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_76 : SLICE_X60Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_76_4_f5 : SLICE_X60Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60) : SLICE_X103Y57.
 nf2_core/out_wr(5) : SLICE_X44Y47.
 nf2_core/user_data_path/op_lut_in_ctrl(4) : SLICE_X129Y78.
 nf2_core/out_wr(7) : SLICE_X44Y62.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(29) : SLICE_X12Y129.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(2) : SLICE_X106Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(6) : SLICE_X128Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(51) : SLICE_X109Y123.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(24) : SLICE_X6Y128.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(17) : SLICE_X8Y122.
 nf2_core/in_data(1)(14) : SLICE_X117Y41.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack : SLICE_X90Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68) : SLICE_X105Y116.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld : SLICE_X107Y117.
 nf2_core/user_data_path/op_lut_in_data(41) : SLICE_X129Y80.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f536 : SLICE_X129Y81.
 nf2_core/user_data_path/op_lut_in_data(56) : SLICE_X129Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(0) : SLICE_X129Y61.
 nf2_core/user_data_path/op_lut_in_data(35) : SLICE_X136Y62.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f529 : SLICE_X136Y63.
 nf2_core/user_data_path/op_lut_in_ctrl(2) : SLICE_X109Y78.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(5) : SLICE_X107Y83.
 nf2_core/user_data_path/op_lut_in_ctrl(5) : SLICE_X109Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr(0) : SLICE_X110Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N6 : SLICE_X83Y83.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34) : SLICE_X107Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003 :
SLICE_X91Y84.
 nf2_core/cpu_q_dma_wr_ctrl(3)(3) : SLICE_X83Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update : SLICE_X83Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N47 : SLICE_X90Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N47 : SLICE_X79Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16) : SLICE_X110Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58) : SLICE_X111Y55.
 nf2_core/device_id_reg/Mrom__varindex000030_f6 : SLICE_X4Y124.
 nf2_core/device_id_reg/Mrom__varindex000014_f6 : SLICE_X12Y106.
 nf2_core/device_id_reg/Mrom__varindex000014_f51 : SLICE_X12Y107.
 nf2_core/device_id_reg/Mrom__varindex000050_f6 : SLICE_X1Y128.
 nf2_core/device_id_reg/Mrom__varindex000050_f51 : SLICE_X1Y129.
 nf2_core/device_id_reg/Mrom__varindex000034_f6 : SLICE_X2Y130.
 nf2_core/device_id_reg/Mrom__varindex000026_f6 : SLICE_X0Y128.
 nf2_core/device_id_reg/Mrom__varindex000026_f51 : SLICE_X0Y129.
 nf2_core/device_id_reg/Mrom__varindex000043_f6 : SLICE_X1Y126.
 nf2_core/device_id_reg/Mrom__varindex000043_f51 : SLICE_X1Y127.
 nf2_core/in_data(1)(30) : SLICE_X114Y45.
 nf2_core/device_id_reg/Mrom__varindex000028_f6 : SLICE_X5Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(2) : SLICE_X75Y80.
 nf2_core/device_id_reg/Mrom__varindex000028_f51 : SLICE_X5Y129.
 nf2_core/device_id_reg/Mrom__varindex000055_f6 : SLICE_X1Y130.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14) : SLICE_X21Y12.
 nf2_core/in_data(1)(58) : SLICE_X108Y51.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue4/SP : SLICE_X106Y49.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(3) : SLICE_X107Y49.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(2) : SLICE_X76Y108.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0) : SLICE_X23Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(2) : SLICE_X22Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(4) : SLICE_X75Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52) : SLICE_X109Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue3/SP : SLICE_X98Y45.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(2) : SLICE_X99Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(6) : SLICE_X77Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue5/SP : SLICE_X106Y71.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(4) : SLICE_X107Y71.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue6/SP : SLICE_X92Y55.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(5) : SLICE_X93Y55.
 nf2_core/udp_reg_rd_data(26) : SLICE_X35Y114.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue11/SP : SLICE_X106Y100.
 nf2_core/in_data(7)(21) : SLICE_X111Y57.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(10) : SLICE_X107Y100.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue12/SP : SLICE_X104Y100.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(11) : SLICE_X105Y100.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue21/SP : SLICE_X104Y95.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(20) : SLICE_X105Y95.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue13/SP : SLICE_X106Y99.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(12) : SLICE_X107Y99.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue22/SP : SLICE_X106Y87.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(21) : SLICE_X107Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue23/SP : SLICE_X106Y96.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(22) : SLICE_X107Y96.
 nf2_core/in_ctrl(7)(1) : SLICE_X114Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta_xor(3)11_1 : SLICE_X39Y67.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth(0) : SLICE_X116Y43.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue17/SP : SLICE_X104Y86.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(16) : SLICE_X105Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue34/SP : SLICE_X104Y93.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(33) : SLICE_X105Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue26/SP : SLICE_X112Y104.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(25) : SLICE_X113Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta : SLICE_X43Y63.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue51/SP : SLICE_X104Y104.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(50) : SLICE_X105Y104.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue43/SP : SLICE_X112Y105.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(0) : SLICE_X106Y72.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(42) : SLICE_X113Y105.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70) : SLICE_X135Y89.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8) : SLICE_X56Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038 : SLICE_X83Y84.
 nf2_core/in_data(7)(14) : SLICE_X119Y52.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(0) : SLICE_X8Y94.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<11> : SLICE_X122Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(0) : SLICE_X49Y70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44) : SLICE_X121Y109.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> :
SLICE_X116Y121.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(2) : SLICE_X62Y81.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(3) : SLICE_X58Y80.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(4) : SLICE_X60Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16) : SLICE_X120Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4) : SLICE_X127Y129.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(6) : SLICE_X63Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en : SLICE_X120Y47.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<7> : SLICE_X118Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19) : SLICE_X21Y13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
3> : SLICE_X126Y124.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
: SLICE_X126Y125.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(9) : SLICE_X61Y79.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr(0) : SLICE_X121Y35.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue10/SP : SLICE_X96Y48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta : SLICE_X29Y49.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(9) : SLICE_X97Y48.
 nf2_core/in_data(0)(46) : SLICE_X127Y48.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en : SLICE_X38Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(0) : SLICE_X67Y72.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue31/SP : SLICE_X94Y59.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(30) : SLICE_X95Y59.
 nf2_core/in_ctrl(3)(5) : SLICE_X126Y104.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue23/SP : SLICE_X100Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30) : SLICE_X128Y91.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(22) : SLICE_X20Y106.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(22) : SLICE_X101Y64.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue15/SP : SLICE_X96Y49.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N11 : SLICE_X82Y107.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(14) : SLICE_X97Y49.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue40/SP : SLICE_X94Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4> :
SLICE_X120Y126.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(39) : SLICE_X95Y49.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue16/SP : SLICE_X96Y58.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(15) : SLICE_X97Y58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en :
SLICE_X36Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en :
SLICE_X38Y43.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<6> : SLICE_X123Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en :
SLICE_X52Y94.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<11> : SLICE_X127Y49.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N6 : SLICE_X92Y98.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(3) : SLICE_X57Y87.
 nf2_core/cpu_q_dma_rd_ctrl(0)(3) : SLICE_X29Y63.
 nf2_core/in_ctrl(3)(2) : SLICE_X128Y104.
 nf2_core/cpu_q_dma_rd_ctrl(1)(3) : SLICE_X39Y63.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(8) : SLICE_X51Y91.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(37) : SLICE_X49Y92.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(38) : SLICE_X48Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(0) : SLICE_X68Y77.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb : SLICE_X41Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue36/SP : SLICE_X94Y48.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(35) : SLICE_X95Y48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<7> :
SLICE_X127Y120.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(40) : SLICE_X49Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue28/SP : SLICE_X100Y53.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>
: SLICE_X126Y129.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(27) : SLICE_X101Y53.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(7) : SLICE_X51Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(0) : SLICE_X130Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(1) : SLICE_X130Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58) : SLICE_X128Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta : SLICE_X37Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta : SLICE_X57Y72.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta : SLICE_X38Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(5) : SLICE_X131Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(0) : SLICE_X65Y56.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr(0) : SLICE_X133Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103 : SLICE_X58Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out_not0001 : SLICE_X55Y90.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr : SLICE_X26Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr : SLICE_X31Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr(0) : SLICE_X135Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr(1) : SLICE_X138Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18) : SLICE_X132Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N02 : SLICE_X30Y59.
 nf2_core/in_data(5)(4) : SLICE_X132Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N23 : SLICE_X70Y100.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N02 : SLICE_X44Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(2) : SLICE_X65Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(3) : SLICE_X62Y51.
 nf2_core/in_data(5)(47) : SLICE_X106Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(4) : SLICE_X65Y50.
 nf2_core/in_data(5)(22) : SLICE_X137Y75.
 nf2_core/in_data(5)(3) : SLICE_X132Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(5) : SLICE_X62Y54.
 nf2_core/in_data(5)(34) : SLICE_X133Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(6) : SLICE_X60Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(7) : SLICE_X52Y59.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(10) : SLICE_X51Y75.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(12) : SLICE_X49Y79.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(13) : SLICE_X49Y75.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(14) : SLICE_X52Y76.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(16) : SLICE_X50Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(5) : SLICE_X73Y110.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue10/SP : SLICE_X82Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(5) : SLICE_X71Y59.
 nf2_core/user_data_path/oq_in_data(9) : SLICE_X83Y115.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue11/SP : SLICE_X68Y96.
 nf2_core/in_data(5)(57) : SLICE_X107Y84.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue20/SP : SLICE_X54Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b : SLICE_X134Y88.
 nf2_core/user_data_path/oq_in_data(19) : SLICE_X55Y92.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue12/SP : SLICE_X68Y84.
 nf2_core/user_data_path/oq_in_data(11) : SLICE_X69Y84.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue21/SP : SLICE_X52Y90.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001 : SLICE_X34Y111.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue13/SP : SLICE_X96Y62.
 nf2_core/user_data_path/oq_in_data(12) : SLICE_X97Y62.
 nf2_core/in_data(5)(17) : SLICE_X130Y77.
 nf2_core/nf2_dma/sys_rxfifo_nearly_full : SLICE_X93Y104.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue30/SP : SLICE_X54Y104.
 nf2_core/user_data_path/oq_in_data(29) : SLICE_X55Y104.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue22/SP : SLICE_X50Y89.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue14/SP : SLICE_X64Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(11) : SLICE_X65Y53.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue31/SP : SLICE_X58Y102.
 nf2_core/user_data_path/oq_in_data(30) : SLICE_X59Y102.
 nf2_core/in_data(0)(54) : SLICE_X131Y53.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue23/SP : SLICE_X62Y95.
 nf2_core/user_data_path/oq_in_data(22) : SLICE_X63Y95.
 nf2_core/nf2_dma/pkt_len(11) : SLICE_X62Y84.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue15/SP : SLICE_X60Y91.
 nf2_core/in_data(5)(46) : SLICE_X133Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(14) : SLICE_X66Y47.
 nf2_core/user_data_path/oq_in_data(14) : SLICE_X61Y91.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue40/SP : SLICE_X64Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(15) : SLICE_X63Y50.
 nf2_core/user_data_path/oq_in_data(39) : SLICE_X65Y94.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue32/SP : SLICE_X126Y65.
 nf2_core/user_data_path/oq_in_data(31) : SLICE_X127Y65.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_ack : SLICE_X78Y65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(1) : SLICE_X73Y88.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue24/SP : SLICE_X108Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(17) : SLICE_X65Y51.
 nf2_core/user_data_path/oq_in_data(23) : SLICE_X109Y77.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue16/SP : SLICE_X62Y97.
 nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr(1) : SLICE_X114Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(18) : SLICE_X67Y51.
 nf2_core/user_data_path/oq_in_data(15) : SLICE_X63Y97.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue41/SP : SLICE_X96Y109.
 nf2_core/user_data_path/oq_in_data(40) : SLICE_X97Y109.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(6) : SLICE_X75Y98.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue33/SP : SLICE_X126Y108.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(6) : SLICE_X71Y56.
 nf2_core/user_data_path/oq_in_data(32) : SLICE_X127Y108.
 nf2_core/core_256kb_0_reg_rd_data(7) : SLICE_X3Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(0) : SLICE_X41Y61.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue25/SP : SLICE_X126Y94.
 nf2_core/user_data_path/oq_in_data(24) : SLICE_X127Y94.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue17/SP : SLICE_X60Y85.
 nf2_core/user_data_path/oq_in_data(16) : SLICE_X61Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11) : SLICE_X77Y68.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue50/SP : SLICE_X64Y108.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(0) : SLICE_X119Y111.
 nf2_core/user_data_path/oq_in_data(49) : SLICE_X65Y108.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue42/SP : SLICE_X52Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12) : SLICE_X77Y67.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue34/SP : SLICE_X62Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12) :
SLICE_X77Y79.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3) : SLICE_X27Y67.
 nf2_core/user_data_path/oq_in_data(33) : SLICE_X63Y93.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(7) : SLICE_X67Y49.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue26/SP : SLICE_X68Y104.
 nf2_core/user_data_path/oq_in_data(25) : SLICE_X69Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000 : SLICE_X48Y56.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue18/SP : SLICE_X60Y103.
 nf2_core/user_data_path/oq_in_data(17) : SLICE_X61Y103.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue51/SP : SLICE_X72Y101.
 nf2_core/user_data_path/oq_in_data(50) : SLICE_X73Y101.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue43/SP : SLICE_X72Y117.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000 : SLICE_X24Y54.
 nf2_core/user_data_path/oq_in_data(42) : SLICE_X73Y117.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue35/SP : SLICE_X106Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_long : SLICE_X38Y83.
 nf2_core/user_data_path/oq_in_data(34) : SLICE_X107Y74.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue27/SP : SLICE_X52Y93.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue19/SP : SLICE_X38Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(31) :
SLICE_X77Y77.
 nf2_core/user_data_path/oq_in_data(18) : SLICE_X39Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23) :
SLICE_X79Y72.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr(0) : SLICE_X126Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(24) : SLICE_X75Y67.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue44/SP : SLICE_X60Y92.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue36/SP : SLICE_X68Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)31 : SLICE_X73Y85.
 nf2_core/user_data_path/oq_in_data(35) : SLICE_X69Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25) :
SLICE_X79Y76.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue28/SP : SLICE_X94Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41_2 : SLICE_X83Y95.
 nf2_core/user_data_path/oq_in_data(27) : SLICE_X95Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(18) : SLICE_X73Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(15) : SLICE_X62Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1 :
SLICE_X40Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(19) : SLICE_X78Y52.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue37/SP : SLICE_X94Y74.
 nf2_core/user_data_path/oq_in_data(36) : SLICE_X95Y74.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue29/SP : SLICE_X52Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(30) :
SLICE_X78Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked : SLICE_X72Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked : SLICE_X76Y65.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack : SLICE_X85Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(6) : SLICE_X60Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)34 : SLICE_X75Y87.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg : SLICE_X41Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(0) : SLICE_X51Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)41_2 : SLICE_X87Y95.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr(0) : SLICE_X49Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000 : SLICE_X87Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(4) : SLICE_X71Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31 : SLICE_X72Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked : SLICE_X82Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)34 : SLICE_X71Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux00007 : SLICE_X68Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(2) : SLICE_X34Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N3 : SLICE_X17Y39.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_not0001 : SLICE_X41Y59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(3) : SLICE_X54Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack : SLICE_X69Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)34 : SLICE_X73Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)34 : SLICE_X73Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91 : SLICE_X70Y94.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_txclk : SLICE_X32Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2 : SLICE_X84Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)31 : SLICE_X74Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue10/SP : SLICE_X114Y36.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(9) : SLICE_X115Y36.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue11/SP : SLICE_X104Y52.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(10) : SLICE_X105Y52.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue21/SP : SLICE_X116Y40.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(20) : SLICE_X117Y40.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(1) : SLICE_X56Y90.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue13/SP : SLICE_X110Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_reg<1> : SLICE_X55Y35.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(12) : SLICE_X111Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue22/SP : SLICE_X112Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(30) :
SLICE_X86Y103.
 nf2_core/cpu_q_dma_wr_data(2)(6) : SLICE_X84Y89.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(21) : SLICE_X113Y40.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue14/SP : SLICE_X118Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14) :
SLICE_X89Y104.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(13) : SLICE_X119Y45.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue23/SP : SLICE_X116Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(31) :
SLICE_X88Y104.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(22) : SLICE_X117Y37.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue15/SP : SLICE_X110Y49.
 nf2_core/cpu_q_dma_wr_data(3)(8) : SLICE_X70Y60.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(14) : SLICE_X111Y49.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue40/SP : SLICE_X120Y36.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(39) : SLICE_X121Y36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a : SLICE_X65Y66.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(17) : SLICE_X54Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue24/SP : SLICE_X120Y37.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(23) : SLICE_X121Y37.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue16/SP : SLICE_X118Y43.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(15) : SLICE_X119Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(26) : SLICE_X86Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue41/SP : SLICE_X114Y43.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(40) : SLICE_X115Y43.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue33/SP : SLICE_X122Y34.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(32) : SLICE_X123Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)34 : SLICE_X75Y90.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue25/SP : SLICE_X122Y41.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(24) : SLICE_X123Y41.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue17/SP : SLICE_X116Y42.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack : SLICE_X42Y93.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(16) : SLICE_X117Y42.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue50/SP : SLICE_X120Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)34 : SLICE_X83Y90.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(49) : SLICE_X121Y48.
 nf2_core/wr_0_data(4) : SLICE_X39Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue42/SP : SLICE_X118Y37.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr(0) : SLICE_X70Y92.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(41) : SLICE_X119Y37.
 nf2_core/wr_0_data(7) : SLICE_X39Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_not0001 : SLICE_X40Y65.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue18/SP : SLICE_X112Y50.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(17) : SLICE_X113Y50.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2) : SLICE_X40Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(4) : SLICE_X40Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue43/SP : SLICE_X116Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(4) : SLICE_X48Y41.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(42) : SLICE_X117Y38.
 nf2_core/nf2_dma/pkt_ingress : SLICE_X71Y110.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(4) : SLICE_X54Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)34 : SLICE_X79Y86.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(11) : SLICE_X47Y69.
 nf2_core/user_data_path/output_queues/input_fifo_rd_en : SLICE_X58Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue36/SP : SLICE_X114Y59.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(35) : SLICE_X115Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked : SLICE_X85Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)22 : SLICE_X70Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)31 : SLICE_X71Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data(0) : SLICE_X79Y109.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue29/SP : SLICE_X114Y51.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(28) : SLICE_X115Y51.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(18) : SLICE_X59Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(29) : SLICE_X74Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(2) : SLICE_X131Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(3) : SLICE_X130Y79.
 nf2_core/in_data(5)(24) : SLICE_X137Y77.
 nf2_core/user_data_path/input_arbiter/cur_queue(0) : SLICE_X126Y81.
 nf2_core/in_data(5)(43) : SLICE_X129Y104.
 nf2_core/in_data(5)(28) : SLICE_X134Y90.
 nf2_core/user_data_path/oq_in_reg_data(12) : SLICE_X62Y83.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(9) : SLICE_X59Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(1) : SLICE_X104Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(4) : SLICE_X102Y83.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack : SLICE_X78Y97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N113 : SLICE_X5Y34.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack : SLICE_X47Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b : SLICE_X78Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB : SLICE_X73Y45.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack : SLICE_X81Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting(3) : SLICE_X37Y94.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(1) : SLICE_X70Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(20) : SLICE_X78Y98.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(2) : SLICE_X137Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(25) : SLICE_X75Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5 : SLICE_X80Y82.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(7) : SLICE_X103Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed : SLICE_X66Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(29) : SLICE_X75Y103.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(19) : SLICE_X53Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP : SLICE_X124Y111.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(26) : SLICE_X52Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000016 : SLICE_X125Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2) : SLICE_X80Y51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP : SLICE_X30Y51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(11) : SLICE_X31Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(3) :
SLICE_X77Y71.
 nf2_core/user_data_path/output_queues/store_pkt/eop : SLICE_X54Y100.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(0) : SLICE_X58Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(4) : SLICE_X86Y85.
 nf2_core/user_data_path/oq_in_wr : SLICE_X69Y83.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5) : SLICE_X44Y52.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4) : SLICE_X29Y56.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack : SLICE_X84Y92.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state : SLICE_X35Y83.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N32 : SLICE_X123Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3) : SLICE_X30Y44.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(2) : SLICE_X48Y54.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched : SLICE_X85Y83.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(1) : SLICE_X43Y67.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(2) : SLICE_X5Y39.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0) : SLICE_X42Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(1) : SLICE_X77Y54.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(1) : SLICE_X137Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001 : SLICE_X40Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data(0) : SLICE_X73Y93.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(29) : SLICE_X66Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked : SLICE_X90Y74.
 nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr(1) : SLICE_X62Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack : SLICE_X81Y65.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin(3) : SLICE_X104Y87.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(2) : SLICE_X58Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2 : SLICE_X87Y80.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(27) : SLICE_X56Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo_empty : SLICE_X85Y41.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0)15 : SLICE_X28Y124.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(1) : SLICE_X26Y51.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(11) : SLICE_X22Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed : SLICE_X68Y43.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0) : SLICE_X29Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(0) : SLICE_X68Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(0) :
SLICE_X98Y97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(3) : SLICE_X26Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(3) : SLICE_X81Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(5) : SLICE_X72Y103.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue41/SP : SLICE_X130Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6) :
SLICE_X74Y108.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(40) : SLICE_X131Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)59 : SLICE_X79Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(9) :
SLICE_X103Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86 : SLICE_X80Y72.
 nf2_core/core_256kb_0_reg_wr_data(450) : SLICE_X30Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41_2 : SLICE_X86Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a : SLICE_X90Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86 : SLICE_X81Y73.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue42/SP : SLICE_X132Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a : SLICE_X54Y106.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(41) : SLICE_X133Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue34/SP : SLICE_X128Y65.
 N410 : SLICE_X30Y66.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(33) : SLICE_X129Y65.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(1) : SLICE_X106Y98.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(2) : SLICE_X95Y91.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(3) : SLICE_X109Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)17 : SLICE_X52Y69.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(4) : SLICE_X68Y89.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)17 : SLICE_X53Y70.
 nf2_core/core_256kb_0_reg_wr_data(287) : SLICE_X26Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(8) : SLICE_X31Y61.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue27/SP : SLICE_X120Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(12) :
SLICE_X70Y52.
 nf2_core/cpu_q_dma_rd_data(1)(14) : SLICE_X26Y69.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(26) : SLICE_X121Y51.
 rgmii_3_io/rgmii_tx_ctl_rising : SLICE_X40Y34.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue19/SP : SLICE_X126Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(23) : SLICE_X71Y98.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(18) : SLICE_X127Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86 : SLICE_X73Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(24) :
SLICE_X79Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)17 : SLICE_X54Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(27) : SLICE_X76Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue36/SP : SLICE_X118Y51.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(35) : SLICE_X119Y51.
 nf2_core/cpu_q_dma_rd_data(1)(15) : SLICE_X33Y53.
 nf2_core/core_256kb_0_reg_ack(9) : SLICE_X13Y91.
 nf2_core/cpu_q_dma_rd_data(1)(23) : SLICE_X31Y66.
 nf2_core/cpu_q_dma_rd_data(1)(31) : SLICE_X37Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)41_2 : SLICE_X83Y88.
 nf2_core/core_256kb_0_reg_wr_data(442) : SLICE_X27Y109.
 nf2_core/core_256kb_0_reg_wr_data(474) : SLICE_X36Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(0) :
SLICE_X70Y54.
 nf2_core/cpu_q_dma_rd_data(2)(17) : SLICE_X46Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N2 : SLICE_X58Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(2) : SLICE_X102Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N13 : SLICE_X59Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N8 : SLICE_X16Y36.
 nf2_core/cpu_q_dma_rd_data(1)(18) : SLICE_X33Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41_2 : SLICE_X85Y89.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(14) : SLICE_X69Y77.
 nf2_core/cpu_q_dma_rd_data(1)(26) : SLICE_X38Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N36 : SLICE_X75Y56.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(11) : SLICE_X53Y77.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(20) : SLICE_X50Y86.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(28) : SLICE_X53Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86 : SLICE_X75Y69.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(7) : SLICE_X50Y87.
 nf2_core/cpu_q_dma_rd_data(1)(19) : SLICE_X31Y56.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(16) : SLICE_X75Y45.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16) : SLICE_X81Y95.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(19) : SLICE_X88Y116.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_req : SLICE_X81Y85.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)13_2 : SLICE_X61Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13_2 : SLICE_X57Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2 : SLICE_X87Y92.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(18) : SLICE_X62Y67.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue2/SP : SLICE_X116Y48.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)39_1 : SLICE_X51Y55.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(1) : SLICE_X52Y84.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(1) : SLICE_X117Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_b : SLICE_X62Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59 : SLICE_X81Y75.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(26) : SLICE_X48Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b_delayed :
SLICE_X87Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(9) : SLICE_X62Y52.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(19) : SLICE_X59Y68.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue6/SP : SLICE_X112Y47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12) : SLICE_X87Y61.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(5) : SLICE_X113Y47.
 nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr(0) : SLICE_X114Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a_and0000_1 :
SLICE_X76Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a_and0000_1 :
SLICE_X80Y69.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(12) : SLICE_X63Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1) : SLICE_X77Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50 : SLICE_X84Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a :
SLICE_X81Y68.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(30) : SLICE_X47Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86 : SLICE_X74Y75.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(21) : SLICE_X55Y87.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(29) : SLICE_X52Y87.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(27) : SLICE_X46Y113.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(19) : SLICE_X46Y109.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(8) : SLICE_X53Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(21) :
SLICE_X90Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0) : SLICE_X67Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(23) : SLICE_X86Y90.
 nf2_core/user_data_path/output_port_lookup/N6 : SLICE_X95Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(26) :
SLICE_X85Y102.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_not0001 : SLICE_X109Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86 : SLICE_X74Y76.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1) : SLICE_X64Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N21 : SLICE_X57Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(17) : SLICE_X77Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(17) :
SLICE_X82Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N41 : SLICE_X87Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b : SLICE_X89Y66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16) : SLICE_X71Y60.
 nf2_core/core_4mb_reg_wr_data(32) : SLICE_X32Y87.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_ack : SLICE_X79Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(3) : SLICE_X130Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000 :
SLICE_X70Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000 :
SLICE_X82Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux00007 : SLICE_X59Y76.
 nf2_core/user_data_path/output_queues/oq_header_parser/wr_en : SLICE_X43Y97.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(22) : SLICE_X52Y89.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(3) : SLICE_X56Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(9) : SLICE_X57Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue1/SP : SLICE_X110Y62.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(0) : SLICE_X111Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N22 : SLICE_X82Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a : SLICE_X106Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1 : SLICE_X124Y107.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(59) : SLICE_X57Y84.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(0) : SLICE_X26Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_2 : SLICE_X56Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121 :
SLICE_X75Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000121 :
SLICE_X72Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N20 : SLICE_X85Y58.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue12/SP : SLICE_X126Y88.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(1) : SLICE_X57Y93.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(11) : SLICE_X127Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32 : SLICE_X46Y59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(27) : SLICE_X104Y99.
 nf2_core/rd_0_addr(8) : SLICE_X48Y72.
 nf2_core/user_data_path/input_arbiter/empty(7) : SLICE_X115Y64.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue22/SP : SLICE_X132Y83.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(21) : SLICE_X133Y83.
 nf2_core/rd_0_addr(9) : SLICE_X46Y73.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue14/SP : SLICE_X134Y79.
 nf2_core/nf2_dma/timeout_synchronizer/ackA_and0000 : SLICE_X64Y152.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(13) : SLICE_X135Y79.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue31/SP : SLICE_X128Y90.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(30) : SLICE_X129Y90.
 gmii_3_txd_int(3) : SLICE_X41Y80.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3> : SLICE_X16Y42.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(29) : SLICE_X85Y46.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(23) : SLICE_X54Y85.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(30) : SLICE_X51Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue24/SP : SLICE_X132Y98.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X12Y15.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(23) : SLICE_X133Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N96 : SLICE_X89Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue16/SP : SLICE_X128Y89.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(15) : SLICE_X129Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<8> :
SLICE_X34Y127.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue33/SP : SLICE_X130Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(0) :
SLICE_X96Y94.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(32) : SLICE_X131Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8 : SLICE_X83Y92.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta(0) : SLICE_X42Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)16_2 : SLICE_X67Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N82 : SLICE_X41Y95.
 gmii_3_txd_int(7) : SLICE_X29Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)7_1 : SLICE_X87Y91.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next102 : SLICE_X25Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1 : SLICE_X68Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue18/SP : SLICE_X126Y98.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(17) : SLICE_X127Y98.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(0)19 : SLICE_X35Y142.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d
1 : SLICE_X123Y126.
 nf2_core/user_data_path/output_port_lookup/N3 : SLICE_X127Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(25) : SLICE_X69Y111.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(24) : SLICE_X59Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(29) : SLICE_X74Y101.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(31) : SLICE_X56Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(9) : SLICE_X100Y92.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(7) : SLICE_X107Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N107 : SLICE_X76Y52.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(0) : SLICE_X94Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N87 : SLICE_X74Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(11) : SLICE_X71Y57.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(25) : SLICE_X58Y84.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(4) : SLICE_X57Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1) : SLICE_X44Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1) : SLICE_X44Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1) : SLICE_X37Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(11) : SLICE_X65Y85.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)9 : SLICE_X51Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9 : SLICE_X53Y64.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X34Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X32Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)9 : SLICE_X50Y64.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X14Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N81 : SLICE_X70Y61.
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0 : SLICE_X61Y90.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(28) : SLICE_X36Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2 :
SLICE_X128Y92.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(28) : SLICE_X10Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(27) : SLICE_X36Y67.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(27) : SLICE_X10Y66.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked : SLICE_X30Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(29) : SLICE_X36Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N105 : SLICE_X71Y67.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue10/SP : SLICE_X130Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N77 : SLICE_X80Y62.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(9) : SLICE_X131Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue11/SP : SLICE_X134Y81.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(29) : SLICE_X14Y69.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(10) : SLICE_X135Y81.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25) : SLICE_X34Y61.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue20/SP : SLICE_X130Y72.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(25) : SLICE_X14Y122.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(19) : SLICE_X131Y72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X2Y38.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue12/SP : SLICE_X128Y86.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(11) : SLICE_X129Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X41Y96.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(24) : SLICE_X26Y63.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(24) : SLICE_X14Y64.
 nf2_core/udp_reg_addr(15) : SLICE_X36Y123.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state : SLICE_X46Y76.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue15/SP : SLICE_X132Y85.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(22) : SLICE_X32Y60.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(14) : SLICE_X133Y85.
 nf2_core/nf2_dma/sys_timeout : SLICE_X32Y131.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue40/SP : SLICE_X130Y85.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(39) : SLICE_X131Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue32/SP : SLICE_X136Y76.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(31) : SLICE_X137Y76.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue24/SP : SLICE_X132Y72.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(23) : SLICE_X133Y72.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue16/SP : SLICE_X136Y87.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(22) : SLICE_X14Y65.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(15) : SLICE_X137Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue33/SP : SLICE_X132Y80.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(32) : SLICE_X133Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(23) : SLICE_X26Y64.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N52 : SLICE_X39Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(0) :
SLICE_X71Y55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N52 : SLICE_X20Y59.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(21) : SLICE_X8Y64.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue42/SP : SLICE_X138Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N125 : SLICE_X75Y65.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(41) : SLICE_X139Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue34/SP : SLICE_X134Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(18) : SLICE_X26Y65.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(33) : SLICE_X135Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(20) : SLICE_X32Y65.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue18/SP : SLICE_X128Y79.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(17) : SLICE_X129Y79.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N16 : SLICE_X19Y34.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue43/SP : SLICE_X132Y81.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(42) : SLICE_X133Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue35/SP : SLICE_X134Y70.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(34) : SLICE_X135Y70.
 nf2_core/core_256kb_0_reg_rd_data(496) : SLICE_X39Y86.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(20) : SLICE_X10Y67.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue19/SP : SLICE_X134Y71.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(18) : SLICE_X135Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed : SLICE_X60Y64.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(16) : SLICE_X34Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001136 : SLICE_X44Y116.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue44/SP : SLICE_X132Y71.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(43) : SLICE_X133Y71.
 nf2_core/udp_reg_addr(1) : SLICE_X61Y115.
 nf2_core/core_256kb_0_reg_rd_data(497) : SLICE_X27Y63.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue28/SP : SLICE_X132Y70.
 nf2_core/udp_reg_addr(7) : SLICE_X38Y127.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(27) : SLICE_X133Y70.
 nf2_core/udp_reg_addr(9) : SLICE_X36Y124.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue37/SP : SLICE_X134Y77.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(16) : SLICE_X10Y64.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(36) : SLICE_X135Y77.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue29/SP : SLICE_X134Y86.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(28) : SLICE_X135Y86.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(15) : SLICE_X10Y65.
 nf2_core/core_256kb_0_reg_rd_data(444) : SLICE_X22Y109.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(17) : SLICE_X34Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(16)0 : SLICE_X75Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)72 : SLICE_X70Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9> :
SLICE_X120Y123.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(1) : SLICE_X38Y34.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(1) : SLICE_X126Y58.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(5) : SLICE_X52Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(13) : SLICE_X66Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N87 : SLICE_X101Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N87 : SLICE_X86Y102.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<4> : SLICE_X73Y158.
 nf2_core/user_data_path/op_lut_in_wr : SLICE_X127Y103.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<6> : SLICE_X75Y159.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(9) : SLICE_X81Y96.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue1/SP : SLICE_X64Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a : SLICE_X97Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(14) : SLICE_X64Y87.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36) : SLICE_X66Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state : SLICE_X33Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0) : SLICE_X55Y74.
 nf2_core/core_256kb_0_reg_rd_data(481) : SLICE_X32Y53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3) : SLICE_X32Y40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41) : SLICE_X123Y110.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5) : SLICE_X26Y68.
 nf2_core/nf2_dma/sys_rxfifo_full : SLICE_X92Y93.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(6) : SLICE_X53Y88.
 nf2_core/user_data_path/output_port_lookup/N4 : SLICE_X80Y104.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue10/SP : SLICE_X118Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N83 : SLICE_X88Y107.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(9) : SLICE_X119Y53.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue11/SP : SLICE_X112Y53.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(10) : SLICE_X113Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N121 : SLICE_X93Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)131 : SLICE_X76Y141.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue12/SP : SLICE_X112Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N117 : SLICE_X89Y105.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(11) : SLICE_X113Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(13) : SLICE_X99Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<12> : SLICE_X73Y161.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue14/SP : SLICE_X104Y65.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(13) : SLICE_X105Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15) : SLICE_X61Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue31/SP : SLICE_X124Y57.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(30) : SLICE_X125Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<10> : SLICE_X72Y160.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<12> : SLICE_X74Y162.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N411 : SLICE_X52Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N105 : SLICE_X95Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP : SLICE_X30Y53.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N41 : SLICE_X59Y129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0) : SLICE_X31Y53.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46) : SLICE_X56Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47) : SLICE_X118Y115.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(4) : SLICE_X54Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1) : SLICE_X43Y87.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(5) : SLICE_X52Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57) : SLICE_X127Y96.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X5Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66) : SLICE_X130Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X35Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67) : SLICE_X128Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24) : SLICE_X43Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue24/SP : SLICE_X130Y56.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(23) : SLICE_X131Y56.
 nf2_core/cpu_q_dma_wr_data(0)(10) : SLICE_X71Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55) : SLICE_X128Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27) : SLICE_X44Y55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64) : SLICE_X131Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10) : SLICE_X114Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11) : SLICE_X121Y112.
 nf2_core/cpu_q_dma_wr_data(0)(18) : SLICE_X78Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N105 : SLICE_X85Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N113 : SLICE_X92Y88.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X18Y36.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue41/SP : SLICE_X124Y50.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(40) : SLICE_X125Y50.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue25/SP : SLICE_X108Y74.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(24) : SLICE_X109Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue17/SP : SLICE_X120Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N117 : SLICE_X96Y97.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(16) : SLICE_X121Y58.
 nf2_core/user_data_path/output_queues/oq_regs/q_addr(1) : SLICE_X59Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP : SLICE_X30Y55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2) : SLICE_X31Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_1 : SLICE_X61Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X88Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46 : SLICE_X62Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_a : SLICE_X64Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44 : SLICE_X90Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000_1 :
SLICE_X87Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue26/SP : SLICE_X126Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000_1 :
SLICE_X93Y100.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(25) : SLICE_X127Y57.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30) : SLICE_X55Y72.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000095 : SLICE_X69Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001151 : SLICE_X71Y118.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(1) : SLICE_X131Y60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12 : SLICE_X43Y103.
 nf2_core/cpu_q_dma_wr_data(3)(31) : SLICE_X91Y104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2) : SLICE_X0Y39.
 nf2_core/cpu_q_dma_wr_data(3)(24) : SLICE_X95Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10 : SLICE_X39Y95.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue43/SP : SLICE_X116Y58.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(2) : SLICE_X51Y74.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(42) : SLICE_X117Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10 : SLICE_X46Y40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2) : SLICE_X39Y81.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003216 : SLICE_X51Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112 : SLICE_X5Y38.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(6) : SLICE_X48Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112 : SLICE_X42Y103.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(8) : SLICE_X50Y74.
 nf2_core/cpu_q_dma_wr_data(3)(29) : SLICE_X82Y77.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(9) : SLICE_X48Y75.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11) : SLICE_X6Y44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11) : SLICE_X37Y102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11) : SLICE_X43Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue36/SP : SLICE_X114Y44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29 : SLICE_X41Y78.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(35) : SLICE_X115Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29 : SLICE_X47Y36.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue28/SP : SLICE_X110Y50.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(27) : SLICE_X111Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29 : SLICE_X41Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>
: SLICE_X119Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)48 : SLICE_X30Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48 : SLICE_X4Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48 : SLICE_X31Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N12 : SLICE_X23Y104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6) : SLICE_X102Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8) : SLICE_X6Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(17) : SLICE_X63Y81.
 nf2_core/user_data_path/output_queues/enable_send_pkt(5) : SLICE_X62Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17 : SLICE_X45Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(3) : SLICE_X25Y54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17 : SLICE_X44Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9) : SLICE_X5Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9) : SLICE_X42Y100.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9) : SLICE_X46Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(21) : SLICE_X50Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001 : SLICE_X41Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X60Y26.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X70Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held(2) : SLICE_X61Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(0) : SLICE_X95Y86.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X7Y160.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49 : SLICE_X58Y27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49 : SLICE_X72Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N119 : SLICE_X83Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X73Y20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X11Y155.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N115 : SLICE_X84Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N93 : SLICE_X78Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N87 : SLICE_X81Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N95 : SLICE_X83Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N85 : SLICE_X80Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82 : SLICE_X73Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N97 : SLICE_X82Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N113 : SLICE_X80Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N83 : SLICE_X83Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N117 : SLICE_X79Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(15) : SLICE_X101Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23 : SLICE_X37Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N103 : SLICE_X78Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(0) :
SLICE_X80Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N105 : SLICE_X85Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(0) : SLICE_X74Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N91 : SLICE_X72Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N107 : SLICE_X78Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(2) : SLICE_X50Y83.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N641 : SLICE_X4Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28) : SLICE_X102Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N109 : SLICE_X81Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2 :
SLICE_X97Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N111 : SLICE_X72Y80.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29) : SLICE_X103Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X98Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181_2 :
SLICE_X102Y71.
 nf2_core/wr_0_data(22) : SLICE_X39Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181_2 :
SLICE_X131Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N16 : SLICE_X58Y130.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N32 : SLICE_X79Y133.
 nf2_core/wr_0_data(25) : SLICE_X32Y74.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/SP : SLICE_X66Y111.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(9) : SLICE_X67Y111.
 nf2_core/wr_0_data(51) : SLICE_X33Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82_1 : SLICE_X79Y83.
 rgmii_0_io/gmii_txd_falling(3) : SLICE_X16Y4.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0) : SLICE_X56Y124.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue1/SP : SLICE_X132Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)95 : SLICE_X85Y77.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(0) : SLICE_X133Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1) : SLICE_X58Y133.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3) : SLICE_X49Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48 : SLICE_X83Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1 : SLICE_X54Y53.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(12) : SLICE_X103Y138.
 nf2_core/user_data_path/output_port_lookup/state : SLICE_X121Y105.
 nf2_core/user_data_path/output_port_lookup/state_nxt34 : SLICE_X106Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2 : SLICE_X42Y104.
 nf2_core/user_data_path/pipeline_datapath_in_reg_rd_wr_L : SLICE_X53Y86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X7Y41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N57 : SLICE_X40Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N57 : SLICE_X23Y122.
 nf2_core/core_256kb_0_reg_rd_data(394) : SLICE_X1Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7> :
SLICE_X38Y120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<8> :
SLICE_X122Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20 : SLICE_X58Y36.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue20/SP : SLICE_X114Y55.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(19) : SLICE_X115Y55.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue12/SP : SLICE_X108Y54.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(11) : SLICE_X109Y54.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20 : SLICE_X60Y30.
 nf2_core/core_256kb_0_reg_wr_data(387) : SLICE_X2Y49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1 : SLICE_X3Y47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1 : SLICE_X7Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1 : SLICE_X34Y106.
 nf2_core/user_data_path/oq_in_reg_addr(15) : SLICE_X43Y115.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue22/SP : SLICE_X108Y50.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(21) : SLICE_X109Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)31 : SLICE_X58Y34.
 nf2_core/cpu_q_dma_rd_data(3)(1) : SLICE_X43Y61.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1 : SLICE_X43Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N6 : SLICE_X60Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(5) : SLICE_X72Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N10 : SLICE_X90Y108.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue23/SP : SLICE_X108Y60.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(22) : SLICE_X109Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N18 : SLICE_X74Y102.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/tmp_ram_rd_en :
SLICE_X77Y131.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue32/SP : SLICE_X118Y46.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(31) : SLICE_X119Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8 : SLICE_X83Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(4) : SLICE_X80Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(4) : SLICE_X128Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6) : SLICE_X78Y72.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue25/SP : SLICE_X120Y55.
 nf2_core/core_256kb_0_reg_wr_data(394) : SLICE_X1Y61.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(24) : SLICE_X121Y55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> :
SLICE_X6Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2> :
SLICE_X4Y34.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue34/SP : SLICE_X112Y54.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(9) : SLICE_X24Y114.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(33) : SLICE_X113Y54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N77 : SLICE_X15Y40.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue18/SP : SLICE_X106Y52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N79 : SLICE_X16Y53.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(17) : SLICE_X107Y52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N78 : SLICE_X40Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue43/SP : SLICE_X118Y55.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(42) : SLICE_X119Y55.
 nf2_core/user_data_path/output_port_lookup/N10 : SLICE_X131Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA : SLICE_X40Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(11) : SLICE_X20Y119.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(11) : SLICE_X17Y66.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue36/SP : SLICE_X108Y48.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(35) : SLICE_X109Y48.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(0) : SLICE_X15Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78.107822 : SLICE_X67Y78.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(1) : SLICE_X128Y87.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(2) : SLICE_X62Y87.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(3) : SLICE_X15Y121.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b : SLICE_X44Y44.
 nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000111 : SLICE_X107Y86.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(63) : SLICE_X106Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update : SLICE_X128Y76.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(0) : SLICE_X83Y91.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X53Y50.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(0) : SLICE_X36Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3) : SLICE_X41Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000036 : SLICE_X68Y98.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0) : SLICE_X4Y42.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(26) : SLICE_X4Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(6) : SLICE_X47Y85.
 nf2_core/core_256kb_0_reg_addr(192) : SLICE_X5Y53.
 nf2_core/core_256kb_0_reg_addr(196) : SLICE_X5Y51.
 nf2_core/user_data_path/pipeline_datapath_in_reg_req : SLICE_X39Y94.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22) : SLICE_X5Y58.
 nf2_core/core_256kb_0_reg_wr_data(403) : SLICE_X5Y56.
 nf2_core/core_reg_addr(3) : SLICE_X30Y109.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(29) : SLICE_X5Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14) : SLICE_X77Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)95 : SLICE_X81Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)95 : SLICE_X83Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X79Y108.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(7) : SLICE_X47Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19 : SLICE_X78Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7_1 : SLICE_X96Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7_1 : SLICE_X103Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b : SLICE_X93Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)7_1 : SLICE_X84Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N371 : SLICE_X6Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(14) : SLICE_X69Y98.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2 : SLICE_X6Y56.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg : SLICE_X6Y58.
 nf2_core/cpu_q_dma_rd_data(2)(26) : SLICE_X48Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24 : SLICE_X80Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N8 : SLICE_X50Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_req : SLICE_X82Y78.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1311 : SLICE_X51Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(20) : SLICE_X82Y98.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(60) : SLICE_X126Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(14) : SLICE_X82Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000 : SLICE_X102Y72.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N28 : SLICE_X97Y129.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70) : SLICE_X35Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)112 : SLICE_X65Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed :
SLICE_X62Y100.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4> :
SLICE_X30Y135.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6> :
SLICE_X32Y136.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000015 : SLICE_X80Y114.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000025 : SLICE_X71Y111.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2 :
SLICE_X74Y2.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(32) : SLICE_X1Y45.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N571 : SLICE_X38Y56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N571 : SLICE_X20Y117.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N571 : SLICE_X17Y53.
 nf2_core/user_data_path/op_lut_in_reg_addr(2) : SLICE_X65Y143.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(22) : SLICE_X11Y41.
 nf2_core/user_data_path/op_lut_in_reg_addr(6) : SLICE_X40Y121.
 nf2_core/user_data_path/op_lut_in_reg_addr(7) : SLICE_X42Y124.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(6) : SLICE_X52Y97.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(7) : SLICE_X45Y86.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(22) : SLICE_X9Y92.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(9) : SLICE_X47Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(4) :
SLICE_X86Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(4
) : SLICE_X99Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(5) :
SLICE_X87Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(6
) : SLICE_X87Y103.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(53) : SLICE_X64Y90.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(61) : SLICE_X126Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(12) : SLICE_X84Y77.
 nf2_core/core_256kb_0_reg_wr_data(148) : SLICE_X8Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62 : SLICE_X6Y43.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<7> : SLICE_X46Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001 : SLICE_X43Y41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000 : SLICE_X38Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N31 : SLICE_X53Y72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0) : SLICE_X5Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0) : SLICE_X42Y102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0) : SLICE_X43Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208 : SLICE_X10Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208 : SLICE_X40Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208 : SLICE_X42Y37.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X4Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(1) : SLICE_X8Y93.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X31Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X42Y87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X47Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)206 : SLICE_X41Y86.
 nf2_core/core_256kb_0_reg_wr_data(138) : SLICE_X10Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48 : SLICE_X34Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000 : SLICE_X47Y78.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X7Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X39Y103.
 nf2_core/sram_reg_wr_data(11) : SLICE_X10Y106.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(20) : SLICE_X45Y105.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(12) : SLICE_X45Y102.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(16) : SLICE_X39Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch : SLICE_X32Y91.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000155 : SLICE_X108Y71.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_q_underrun : SLICE_X7Y39.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB : SLICE_X45Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(4) : SLICE_X71Y90.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(62) : SLICE_X63Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N77 : SLICE_X80Y67.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(11) : SLICE_X43Y116.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(12) : SLICE_X43Y117.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(1) : SLICE_X50Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114 : SLICE_X33Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(4) : SLICE_X47Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(5) : SLICE_X47Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(6) : SLICE_X38Y87.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7) : SLICE_X33Y84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X86Y116.
 nf2_core/user_data_path/op_lut_in_reg_rd_wr_L : SLICE_X109Y89.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30) : SLICE_X20Y68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17) : SLICE_X9Y63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(25) : SLICE_X10Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27) : SLICE_X31Y91.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(8) : SLICE_X12Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28) : SLICE_X24Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N79 : SLICE_X82Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA : SLICE_X45Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)103 : SLICE_X74Y84.
 nf2_core/user_data_path/output_port_lookup/N7 : SLICE_X128Y97.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(55) : SLICE_X75Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000 : SLICE_X129Y77.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)131 : SLICE_X53Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and00006 :
SLICE_X88Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and00006 :
SLICE_X89Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N135 : SLICE_X91Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)2 : SLICE_X6Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10) : SLICE_X4Y47.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst
/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram : RAMB16_X6Y17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X76Y27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X113Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N139 : SLICE_X83Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N137 : SLICE_X81Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7 : SLICE_X67Y19.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X73Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X20Y0.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst
/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram : RAMB16_X5Y17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N133 : SLICE_X82Y71.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(8) : SLICE_X13Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N129 : SLICE_X79Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/
blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram : RAMB16_X7Y7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N127 : SLICE_X78Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N125 : SLICE_X84Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N123 : SLICE_X81Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N121 : SLICE_X82Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000053 : SLICE_X97Y65.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA : SLICE_X49Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(11) : SLICE_X44Y46.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(48) : SLICE_X74Y117.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X0Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X34Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not000130_SW0_1 : SLICE_X62Y34.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst
/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram : RAMB16_X6Y16.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N48 : SLICE_X42Y34.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)111 : SLICE_X58Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(22)0 : SLICE_X81Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(16)0 : SLICE_X76Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(18)0 : SLICE_X82Y59.
 nf2_core/rd_0_addr(12) : SLICE_X45Y57.
 nf2_core/core_256kb_0_reg_wr_data(292) : SLICE_X11Y89.
 nf2_core/rd_0_addr(13) : SLICE_X45Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(29)0 : SLICE_X74Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X5Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X31Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X45Y70.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(0) : SLICE_X44Y69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X45Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10) : SLICE_X13Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0) : SLICE_X12Y103.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N161 : SLICE_X24Y112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X88Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X18Y37.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X44Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X131Y95.
 nf2_core/core_256kb_0_reg_req(4) : SLICE_X17Y118.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1) : SLICE_X37Y104.
 nf2_core/user_data_path/output_port_lookup/N8 : SLICE_X124Y105.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(0) : SLICE_X15Y125.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(49) : SLICE_X83Y110.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(57) : SLICE_X128Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N60 : SLICE_X30Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N60 : SLICE_X32Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000026 :
SLICE_X129Y91.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4) : SLICE_X36Y104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N411 : SLICE_X6Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4) : SLICE_X46Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4) : SLICE_X38Y41.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N701 : SLICE_X41Y87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N701 : SLICE_X45Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71 : SLICE_X31Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(17) : SLICE_X92Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(17) :
SLICE_X79Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(16) :
SLICE_X72Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(2) : SLICE_X75Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N43 : SLICE_X43Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0) : SLICE_X83Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(26) :
SLICE_X74Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1) : SLICE_X31Y82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1) : SLICE_X47Y34.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N75 : SLICE_X96Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1_not0001 : SLICE_X54Y55.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_req : SLICE_X92Y103.
 nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr(0) : SLICE_X71Y96.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(10) : SLICE_X17Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X44Y77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000 : SLICE_X64Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51 : SLICE_X39Y62.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51 : SLICE_X24Y111.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51 : SLICE_X15Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000056 : SLICE_X65Y76.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(1) : SLICE_X50Y52.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(58) : SLICE_X129Y100.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10) : SLICE_X28Y133.
 nf2_core/core_256kb_0_reg_addr(145) : SLICE_X13Y122.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(10) : SLICE_X46Y42.
 nf2_core/core_256kb_0_reg_wr_data(313) : SLICE_X17Y125.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(2) : SLICE_X70Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(2) : SLICE_X128Y61.
 nf2_core/nf2_dma/nf2_dma_regs/state : SLICE_X18Y114.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth(2) : SLICE_X110Y40.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth(2) : SLICE_X102Y100.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_reg<1> : SLICE_X40Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth(2) : SLICE_X127Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(5)1113_2 : SLICE_X29Y140.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(2) : SLICE_X97Y55.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth(2) : SLICE_X113Y42.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(2) : SLICE_X117Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000035 : SLICE_X68Y120.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(3) : SLICE_X89Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_data_a(3) :
SLICE_X82Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(4) : SLICE_X17Y19.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13) : SLICE_X35Y87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X31Y78.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(15) : SLICE_X44Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(19) : SLICE_X42Y95.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(59) : SLICE_X97Y86.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(17) : SLICE_X31Y79.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(18) : SLICE_X30Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12) : SLICE_X27Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_sync : SLICE_X30Y98.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(21) : SLICE_X41Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X66Y59.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X36Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69) : SLICE_X101Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_not0001 : SLICE_X55Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5 : SLICE_X38Y68.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5 : SLICE_X12Y38.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23) : SLICE_X16Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5 : SLICE_X25Y121.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5 : SLICE_X19Y37.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5 : SLICE_X25Y53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<6> :
SLICE_X16Y23.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5 : SLICE_X25Y119.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5 : SLICE_X18Y34.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5 : SLICE_X20Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(4) : SLICE_X17Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5 : SLICE_X44Y58.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5 : SLICE_X25Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(0) : SLICE_X31Y98.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5 : SLICE_X11Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held : SLICE_X62Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta(1) : SLICE_X35Y108.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(2) : SLICE_X17Y127.
 nf2_core/core_256kb_0_reg_wr_data(316) : SLICE_X17Y124.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(1) : SLICE_X13Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(5) : SLICE_X38Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(5) : SLICE_X51Y38.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)135 : SLICE_X33Y51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(3) : SLICE_X41Y84.
 nf2_core/core_256kb_0_reg_wr_data(295) : SLICE_X18Y113.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84 : SLICE_X4Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84 : SLICE_X43Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84 : SLICE_X40Y39.
 nf2_core/user_data_path/op_lut_in_reg_data(7) : SLICE_X68Y108.
 nf2_core/user_data_path/op_lut_in_reg_data(3) : SLICE_X74Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(38) : SLICE_X107Y107.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X7Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X38Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X43Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X46Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X8Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X35Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X44Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X44Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29 : SLICE_X8Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N10 : SLICE_X18Y30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29 : SLICE_X44Y65.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N45 : SLICE_X5Y44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N45 : SLICE_X32Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(13) : SLICE_X83Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X62Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X45Y50.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(22) : SLICE_X60Y69.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(23) : SLICE_X82Y68.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(24) : SLICE_X47Y75.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(25) : SLICE_X46Y71.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(26) : SLICE_X57Y73.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(27) : SLICE_X34Y73.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(28) : SLICE_X43Y102.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(30) : SLICE_X46Y84.
 rgmii_1_io/gmii_rx_er_reg : SLICE_X21Y15.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10) : SLICE_X30Y84.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3> : SLICE_X31Y42.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack : SLICE_X97Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000056 : SLICE_X66Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0) : SLICE_X40Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0) : SLICE_X26Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(0) : SLICE_X20Y16.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(4) : SLICE_X70Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(4) : SLICE_X73Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X20Y19.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(57) : SLICE_X9Y88.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X22Y59.
 nf2_core/core_256kb_0_reg_rd_data(430) : SLICE_X23Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000054 : SLICE_X69Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0)23 : SLICE_X58Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1)23 : SLICE_X66Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(2) : SLICE_X95Y93.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2) : SLICE_X21Y59.
 nf2_core/core_256kb_0_reg_rd_data(435) : SLICE_X24Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16) : SLICE_X27Y104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64 : SLICE_X14Y55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64 : SLICE_X32Y45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64 : SLICE_X17Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64 : SLICE_X28Y51.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(2) : SLICE_X46Y57.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(32) : SLICE_X109Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8) : SLICE_X24Y105.
 nf2_core/core_256kb_0_reg_rd_data(424) : SLICE_X25Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2 : SLICE_X118Y108.
 nf2_core/core_256kb_0_reg_rd_data(432) : SLICE_X25Y105.
 nf2_core/core_256kb_0_reg_wr_data(429) : SLICE_X27Y111.
 nf2_core/user_data_path/output_queues/remove_pkt/N22 : SLICE_X57Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(0) : SLICE_X82Y80.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(0) : SLICE_X47Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000054 : SLICE_X66Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(16) : SLICE_X71Y79.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(12) : SLICE_X45Y71.
 nf2_core/core_256kb_0_reg_wr_data(284) : SLICE_X26Y66.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d1 : SLICE_X26Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000050 : SLICE_X62Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084 :
SLICE_X96Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24) : SLICE_X25Y55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(4) : SLICE_X26Y56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(8) : SLICE_X74Y98.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(8) : SLICE_X70Y57.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(0)252 : SLICE_X49Y74.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(22) : SLICE_X42Y110.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(1) : SLICE_X58Y62.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(3) : SLICE_X63Y56.
 nf2_core/device_id_reg/Mrom__varindex000017_f5 : SLICE_X3Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084 :
SLICE_X133Y93.
 nf2_core/device_id_reg/Mrom__varindex000048_f5 : SLICE_X0Y132.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X22Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(6) : SLICE_X27Y56.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0) : SLICE_X33Y87.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(2) : SLICE_X52Y54.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(3) : SLICE_X38Y66.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(1) : SLICE_X43Y54.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3) : SLICE_X29Y106.
 nf2_core/core_256kb_0_reg_rd_data(478) : SLICE_X31Y104.
 nf2_core/core_256kb_0_reg_wr_data(431) : SLICE_X24Y107.
 nf2_core/core_256kb_0_reg_addr(212) : SLICE_X20Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(3) : SLICE_X43Y53.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(4) : SLICE_X38Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(4) : SLICE_X43Y52.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6) : SLICE_X36Y68.
 nf2_core/user_data_path/udp_reg_data_in(10) : SLICE_X58Y95.
 nf2_core/user_data_path/udp_reg_data_in(11) : SLICE_X56Y94.
 nf2_core/user_data_path/udp_reg_data_in(12) : SLICE_X60Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30) : SLICE_X26Y53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(2) : SLICE_X26Y59.
 nf2_core/core_256kb_0_reg_wr_data(506) : SLICE_X24Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_goodframe : SLICE_X45Y106.
 nf2_core/user_data_path/udp_reg_data_in(15) : SLICE_X55Y77.
 nf2_core/core_256kb_0_reg_wr_data(508) : SLICE_X38Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12 : SLICE_X28Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_badframe : SLICE_X35Y101.
 nf2_core/user_data_path/udp_reg_data_in(16) : SLICE_X55Y96.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001 : SLICE_X42Y111.
 nf2_core/core_256kb_0_reg_wr_data(420) : SLICE_X27Y105.
 nf2_core/user_data_path/udp_reg_data_in(18) : SLICE_X55Y93.
 nf2_core/core_256kb_0_reg_req(13) : SLICE_X27Y107.
 nf2_core/user_data_path/udp_reg_data_in(19) : SLICE_X54Y84.
 nf2_core/user_data_path/udp_reg_data_in(28) : SLICE_X58Y101.
 nf2_core/user_data_path/udp_reg_data_in(0) : SLICE_X52Y91.
 nf2_core/user_data_path/udp_reg_data_in(1) : SLICE_X60Y81.
 nf2_core/user_data_path/udp_reg_data_in(5) : SLICE_X56Y70.
 nf2_core/user_data_path/udp_reg_data_in(6) : SLICE_X59Y75.
 nf2_core/user_data_path/udp_reg_data_in(7) : SLICE_X50Y72.
 nf2_core/user_data_path/udp_reg_data_in(9) : SLICE_X37Y68.
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(2) : SLICE_X59Y72.
 nf2_core/wr_0_data(60) : SLICE_X33Y77.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(8) : SLICE_X25Y48.
 nf2_core/core_256kb_0_reg_wr_data(494) : SLICE_X27Y58.
 nf2_core/wr_0_data(36) : SLICE_X33Y76.
 nf2_core/core_256kb_0_reg_wr_data(504) : SLICE_X39Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27) : SLICE_X29Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28) : SLICE_X29Y105.
 nf2_core/wr_0_data(37) : SLICE_X37Y80.
 nf2_core/core_256kb_0_reg_wr_data(424) : SLICE_X29Y107.
 nf2_core/core_256kb_0_reg_addr(208) : SLICE_X26Y107.
 nf2_core/core_256kb_0_reg_wr_data(443) : SLICE_X30Y110.
 nf2_core/wr_0_data(55) : SLICE_X32Y76.
 nf2_core/wr_0_data(58) : SLICE_X36Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_not0001 : SLICE_X122Y59.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(14) : SLICE_X70Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N11 : SLICE_X89Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(2) : SLICE_X35Y72.
 nf2_core/core_256kb_0_reg_addr(244) : SLICE_X26Y41.
 nf2_core/core_256kb_0_reg_addr(243) : SLICE_X30Y45.
 nf2_core/user_data_path/op_lut_in_ctrl(0) : SLICE_X122Y104.
 nf2_core/core_256kb_0_reg_wr_data(356) : SLICE_X30Y47.
 nf2_core/user_data_path/op_lut_in_ctrl(1) : SLICE_X117Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20) : SLICE_X33Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26) : SLICE_X28Y59.
 nf2_core/core_256kb_0_reg_wr_data(501) : SLICE_X34Y59.
 nf2_core/user_data_path/op_lut_in_ctrl(3) : SLICE_X105Y74.
 nf2_core/core_256kb_0_reg_addr(130) : SLICE_X28Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(8) : SLICE_X72Y98.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/_and0000 : SLICE_X108Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(4) : SLICE_X64Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(7) : SLICE_X52Y58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4) : SLICE_X26Y47.
 nf2_core/core_256kb_0_reg_wr_data(490) : SLICE_X33Y49.
 nf2_core/core_256kb_0_reg_wr_data(496) : SLICE_X27Y64.
 nf2_core/core_256kb_0_reg_wr_data(268) : SLICE_X27Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(14) : SLICE_X28Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(29) : SLICE_X30Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0) : SLICE_X28Y105.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(51) : SLICE_X35Y107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24) : SLICE_X30Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28) : SLICE_X31Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30) : SLICE_X29Y111.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(13) : SLICE_X26Y120.
 nf2_core/nf2_reg_grp_u/cpu_addr(0) : SLICE_X28Y125.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(1) : SLICE_X48Y33.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(1) : SLICE_X51Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(1) : SLICE_X55Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed :
SLICE_X99Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(2) : SLICE_X30Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_full : SLICE_X121Y124.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(2) : SLICE_X51Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty : SLICE_X36Y48.
 nf2_core/core_256kb_0_reg_wr_data(274) : SLICE_X28Y69.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(66) : SLICE_X36Y70.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68) : SLICE_X31Y77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(2) : SLICE_X60Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a : SLICE_X54Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack : SLICE_X95Y78.
 nf2_core/core_256kb_0_reg_wr_data(480) : SLICE_X36Y55.
 nf2_core/core_256kb_0_reg_wr_data(481) : SLICE_X36Y58.
 nf2_core/core_256kb_0_reg_wr_data(484) : SLICE_X25Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b : SLICE_X91Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_dvld : SLICE_X49Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b : SLICE_X88Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b : SLICE_X65Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1 : SLICE_X4Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b : SLICE_X64Y75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(19) : SLICE_X29Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14) : SLICE_X38Y50.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N5 : SLICE_X26Y112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2 : SLICE_X33Y52.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0) : SLICE_X33Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1) : SLICE_X27Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25) : SLICE_X34Y52.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24) : SLICE_X32Y56.
 nf2_core/user_data_path/output_queues/store_pkt/N0 : SLICE_X37Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31) : SLICE_X36Y59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30) : SLICE_X31Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_stored : SLICE_X33Y55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X18Y38.
 nf2_core/core_256kb_0_reg_wr_data(510) : SLICE_X33Y59.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(2) : SLICE_X32Y61.
 nf2_core/core_256kb_0_reg_addr(128) : SLICE_X33Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N49 : SLICE_X73Y95.
 nf2_core/core_256kb_0_reg_wr_data(265) : SLICE_X33Y56.
 nf2_core/core_256kb_0_reg_wr_data(266) : SLICE_X33Y57.
 nf2_core/core_256kb_0_reg_wr_data(272) : SLICE_X33Y64.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(16) : SLICE_X33Y65.
 nf2_core/core_256kb_0_reg_wr_data(276) : SLICE_X33Y67.
 nf2_core/core_256kb_0_reg_wr_data(278) : SLICE_X33Y68.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack : SLICE_X79Y59.
 nf2_core/core_4mb_reg_wr_data(36) : SLICE_X33Y69.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X30Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6) : SLICE_X31Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X43Y104.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(0) : SLICE_X31Y74.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64) : SLICE_X31Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X72Y96.
 nf2_core/core_256kb_0_reg_addr(225) : SLICE_X33Y81.
 nf2_core/core_256kb_0_reg_addr(228) : SLICE_X32Y80.
 nf2_core/core_reg_wr_data(6) : SLICE_X33Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)67 : SLICE_X87Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(19)0 : SLICE_X76Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N44 : SLICE_X56Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22) : SLICE_X35Y86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta : SLICE_X30Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1) : SLICE_X12Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X35Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1) : SLICE_X37Y67.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3) : SLICE_X32Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2) : SLICE_X28Y109.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1) : SLICE_X29Y104.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta(2) : SLICE_X35Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(4) : SLICE_X35Y109.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N14 : SLICE_X136Y83.
 nf2_core/user_data_path/output_queues/removed_oq(2) : SLICE_X84Y52.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1 : SLICE_X32Y64.
 nf2_core/cpu_q_dma_rd_ctrl(0)(1) : SLICE_X34Y55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21) : SLICE_X33Y91.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1 : SLICE_X28Y104.
 nf2_core/udp_reg_rd_data(27) : SLICE_X34Y114.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(8) : SLICE_X36Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10) : SLICE_X29Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)6 : SLICE_X89Y84.
 nf2_core/core_256kb_0_reg_rd_data(480) : SLICE_X36Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1 : SLICE_X36Y63.
 nf2_core/core_256kb_0_reg_wr_data(279) : SLICE_X32Y71.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(1) : SLICE_X96Y54.
 nf2_core/core_256kb_0_reg_wr_data(286) : SLICE_X31Y64.
 nf2_core/core_256kb_0_reg_wr_data(281) : SLICE_X34Y65.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(25) : SLICE_X37Y70.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_not0001 : SLICE_X31Y68.
 nf2_core/core_256kb_0_reg_wr_data(453) : SLICE_X35Y82.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_q_underrun : SLICE_X31Y90.
 nf2_core/core_256kb_0_reg_wr_data(457) : SLICE_X33Y79.
 nf2_core/core_256kb_0_reg_wr_data(456) : SLICE_X35Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10) : SLICE_X31Y81.
 nf2_core/core_256kb_0_reg_wr_data(461) : SLICE_X35Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16) : SLICE_X33Y85.
 nf2_core/core_256kb_0_reg_wr_data(464) : SLICE_X35Y85.
 nf2_core/core_256kb_0_reg_wr_data(470) : SLICE_X37Y86.
 nf2_core/core_256kb_0_reg_rd_data(462) : SLICE_X37Y87.
 nf2_core/core_256kb_0_reg_wr_data(469) : SLICE_X33Y89.
 nf2_core/core_4mb_reg_wr_data(35) : SLICE_X33Y88.
 nf2_core/core_256kb_0_reg_wr_data(475) : SLICE_X37Y91.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)3_1 : SLICE_X41Y50.
 nf2_core/core_256kb_0_reg_rd_data(416) : SLICE_X32Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1) : SLICE_X39Y104.
 nf2_core/core_256kb_0_reg_wr_data(416) : SLICE_X35Y105.
 nf2_core/core_256kb_0_reg_wr_data(417) : SLICE_X35Y106.
 nf2_core/udp_reg_rd_data(23) : SLICE_X35Y113.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001516 : SLICE_X54Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(6) : SLICE_X59Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(11) : SLICE_X79Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(11) :
SLICE_X70Y56.
 nf2_core/user_data_path/output_queues/enable_send_pkt(4) : SLICE_X66Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16) : SLICE_X32Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(20) : SLICE_X81Y40.
 nf2_core/core_256kb_0_reg_wr_data(352) : SLICE_X34Y62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N103 : SLICE_X37Y65.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(6) : SLICE_X50Y78.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(5) : SLICE_X36Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5 : SLICE_X40Y96.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1 : SLICE_X40Y106.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt : SLICE_X75Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X30Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X28Y50.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X30Y48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X28Y52.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4) : SLICE_X28Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X32Y48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2) : SLICE_X28Y47.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(15) : SLICE_X30Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(30) : SLICE_X79Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X34Y50.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X32Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5) : SLICE_X30Y42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18) : SLICE_X44Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X32Y54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X28Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(30) :
SLICE_X101Y95.
 nf2_core/cpu_q_dma_rd_ctrl(0)(0) : SLICE_X33Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1) : SLICE_X32Y62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24) : SLICE_X28Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state : SLICE_X44Y63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X28Y41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(6) : SLICE_X36Y62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X32Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(0) : SLICE_X36Y65.
 nf2_core/wr_0_data(18) : SLICE_X36Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X34Y58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0) : SLICE_X42Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X32Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103 : SLICE_X29Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X32Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X28Y53.
 nf2_core/wr_0_data(15) : SLICE_X32Y77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27) : SLICE_X32Y51.
 nf2_core/wr_0_data(10) : SLICE_X36Y77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25) : SLICE_X32Y50.
 nf2_core/core_256kb_0_reg_rd_data(449) : SLICE_X35Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X30Y81.
 nf2_core/wr_0_data(1) : SLICE_X36Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N2 : SLICE_X89Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1) : SLICE_X32Y73.
 nf2_core/core_256kb_0_reg_rd_data(463) : SLICE_X38Y91.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0) : SLICE_X30Y77.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(0) : SLICE_X37Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(14) :
SLICE_X81Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X30Y82.
 nf2_core/wr_0_data(54) : SLICE_X35Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X38Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4) : SLICE_X32Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i :
SLICE_X41Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X30Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X30Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2) : SLICE_X30Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20) : SLICE_X32Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15) : SLICE_X85Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X30Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X36Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X36Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5) : SLICE_X30Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X32Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X38Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6) : SLICE_X32Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X32Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12) : SLICE_X29Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X36Y91.
 nf2_core/cpu_q_dma_rd_data(1)(20) : SLICE_X32Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7) : SLICE_X32Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(1) : SLICE_X33Y71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X32Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(4) : SLICE_X33Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X36Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X36Y86.
 nf2_core/wr_0_data(20) : SLICE_X37Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X36Y82.
 nf2_core/wr_0_data(2) : SLICE_X38Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X36Y87.
 nf2_core/wr_0_data(0) : SLICE_X38Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(16) : SLICE_X78Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27) : SLICE_X32Y89.
 nf2_core/core_256kb_0_reg_wr_data(463) : SLICE_X37Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X32Y84.
 nf2_core/wr_0_data(38) : SLICE_X36Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25) : SLICE_X30Y89.
 nf2_core/wr_0_data(59) : SLICE_X36Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26) : SLICE_X32Y88.
 nf2_core/wr_0_data(47) : SLICE_X35Y75.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1) : SLICE_X4Y50.
 nf2_core/wr_0_data(39) : SLICE_X38Y74.
 nf2_core/wr_0_data(71) : SLICE_X34Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N111 : SLICE_X37Y96.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2) : SLICE_X2Y50.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X2Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state : SLICE_X33Y45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state : SLICE_X34Y66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6) : SLICE_X2Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state : SLICE_X53Y59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24) : SLICE_X6Y60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X2Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122 :
SLICE_X102Y70.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X4Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000122 :
SLICE_X130Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X4Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0)5_2 : SLICE_X70Y67.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X6Y53.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X6Y59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27) : SLICE_X4Y59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2> :
SLICE_X38Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1) : SLICE_X32Y108.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2) : SLICE_X29Y52.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4) : SLICE_X29Y57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X4Y52.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0) : SLICE_X30Y52.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X6Y57.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16) : SLICE_X31Y52.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14) : SLICE_X31Y62.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0) : SLICE_X32Y104.
 nf2_core/core_256kb_0_reg_wr_data(260) : SLICE_X31Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(18) : SLICE_X78Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X22Y105.
 nf2_core/cpu_q_dma_rd_ctrl(1)(0) : SLICE_X31Y67.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26) : SLICE_X4Y60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(3) : SLICE_X38Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X4Y56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(1) : SLICE_X38Y69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X26Y105.
 nf2_core/wr_0_data(3) : SLICE_X32Y75.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(5) : SLICE_X92Y110.
 nf2_core/wr_0_data(33) : SLICE_X35Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X34Y107.
 nf2_core/wr_0_data(66) : SLICE_X35Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X34Y102.
 nf2_core/wr_0_data(61) : SLICE_X39Y75.
 nf2_core/wr_0_data(43) : SLICE_X37Y78.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2) : SLICE_X32Y106.
 nf2_core/wr_0_data(57) : SLICE_X37Y77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0) : SLICE_X37Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20) : SLICE_X34Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X34Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X26Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5) : SLICE_X28Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X32Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X32Y107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X26Y109.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24) : SLICE_X28Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(28) :
SLICE_X84Y105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X32Y113.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7) : SLICE_X34Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(13) : SLICE_X77Y86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X32Y109.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X34Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X22Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X32Y105.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb :
SLICE_X119Y50.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X22Y107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X28Y108.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> :
SLICE_X36Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27) : SLICE_X32Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X26Y104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1) : SLICE_X46Y38.
 nf2_core/cpu_q_dma_rd_data(1)(0) : SLICE_X36Y53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25) : SLICE_X32Y111.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8) : SLICE_X35Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26) : SLICE_X28Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X26Y111.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10) : SLICE_X30Y58.
 nf2_core/cpu_q_dma_rd_data(2)(14) : SLICE_X31Y63.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X39Y48.
 nf2_core/wr_0_data(31) : SLICE_X36Y72.
 nf2_core/wr_0_data(14) : SLICE_X34Y75.
 nf2_core/wr_0_data(40) : SLICE_X37Y79.
 nf2_core/wr_0_data(45) : SLICE_X39Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N47 : SLICE_X79Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N47 : SLICE_X83Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<6> :
SLICE_X39Y39.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(2) : SLICE_X31Y50.
 nf2_core/cpu_q_dma_rd_data(1)(3) : SLICE_X31Y54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N10 : SLICE_X41Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3 : SLICE_X40Y101.
 nf2_core/wr_0_data(27) : SLICE_X37Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(15) : SLICE_X77Y87.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X47Y77.
 nf2_core/wr_0_data(28) : SLICE_X37Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N46 : SLICE_X39Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(3) : SLICE_X39Y80.
 nf2_core/wr_0_data(52) : SLICE_X36Y79.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0> : SLICE_X45Y37.
 nf2_core/core_256kb_0_reg_wr_data(262) : SLICE_X45Y52.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<8> : SLICE_X38Y58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta : SLICE_X38Y105.
 nf2_core/cpu_q_dma_rd_ctrl(3)(0) : SLICE_X63Y58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<5> :
SLICE_X123Y125.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6) : SLICE_X41Y63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta : SLICE_X43Y77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16) : SLICE_X41Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(0) : SLICE_X39Y83.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(8) : SLICE_X41Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(16) : SLICE_X76Y81.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6) : SLICE_X43Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(10) : SLICE_X51Y77.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(1) : SLICE_X37Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_almost_full : SLICE_X40Y113.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2> : SLICE_X33Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0) : SLICE_X39Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000025 : SLICE_X78Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2) : SLICE_X63Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_a(0) : SLICE_X76Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X41Y54.
 nf2_core/user_data_path/output_queues/oq_regs/result_ready : SLICE_X82Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2) : SLICE_X30Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N6 : SLICE_X62Y57.
 nf2_core/cpu_q_dma_rd_data(2)(13) : SLICE_X34Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(6) : SLICE_X29Y55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N3 : SLICE_X54Y34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_underrun : SLICE_X39Y65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N3 : SLICE_X49Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(18) : SLICE_X77Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta : SLICE_X40Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_a : SLICE_X63Y69.
 nf2_core/wr_0_data(32) : SLICE_X37Y71.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_ack_out : SLICE_X9Y122.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14) : SLICE_X49Y78.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23) : SLICE_X38Y90.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(4) : SLICE_X43Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2) : SLICE_X46Y81.
 nf2_core/wr_0_data(70) : SLICE_X37Y76.
 nf2_core/wr_0_data(49) : SLICE_X40Y78.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(1) : SLICE_X43Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(22) : SLICE_X32Y55.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(4) : SLICE_X26Y71.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack : SLICE_X94Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(13) : SLICE_X21Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> :
SLICE_X45Y43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(8) : SLICE_X43Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(6) : SLICE_X42Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_nxt_cmp_eq0000 : SLICE_X85Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(3) : SLICE_X44Y56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30) : SLICE_X63Y54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3) : SLICE_X42Y67.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(2) : SLICE_X62Y91.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3) : SLICE_X42Y79.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(8) : SLICE_X27Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2) : SLICE_X59Y87.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(10) : SLICE_X44Y50.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty : SLICE_X49Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X45Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(0) : SLICE_X45Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(6) : SLICE_X43Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(0) : SLICE_X91Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001 : SLICE_X36Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(8) : SLICE_X44Y73.
 nf2_core/cpu_q_dma_rd_data(3)(12) : SLICE_X43Y72.
 nf2_core/wr_0_addr(12) : SLICE_X44Y85.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(10) : SLICE_X30Y73.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(6) : SLICE_X44Y104.
 nf2_core/user_data_path/output_queues/enable_send_pkt(2) : SLICE_X63Y78.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(17) : SLICE_X44Y105.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(9) : SLICE_X30Y70.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(2) : SLICE_X30Y71.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(18) : SLICE_X30Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(7) : SLICE_X45Y51.
 nf2_core/udp_reg_rd_data(0) : SLICE_X34Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(2) : SLICE_X48Y42.
 nf2_core/udp_reg_rd_data(1) : SLICE_X35Y112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20) : SLICE_X38Y65.
 nf2_core/udp_reg_rd_data(2) : SLICE_X24Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24) : SLICE_X44Y59.
 nf2_core/cpu_q_dma_rd_data(3)(2) : SLICE_X29Y65.
 nf2_core/udp_reg_rd_data(5) : SLICE_X34Y115.
 nf2_core/cpu_q_dma_rd_data(2)(22) : SLICE_X44Y54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8) : SLICE_X47Y80.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)18 : SLICE_X46Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N87 : SLICE_X32Y67.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_ack : SLICE_X83Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(8) : SLICE_X47Y83.
 nf2_core/wr_0_addr(6) : SLICE_X42Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1) : SLICE_X103Y71.
 nf2_core/in_wr(7) : SLICE_X108Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(2) : SLICE_X101Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_req_cmp_eq0000 : SLICE_X88Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(3) : SLICE_X109Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N11 : SLICE_X88Y83.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(0) : SLICE_X44Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2) : SLICE_X44Y109.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1 : SLICE_X41Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(4) : SLICE_X44Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(6) : SLICE_X44Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(8) : SLICE_X44Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(10) : SLICE_X44Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(0) : SLICE_X45Y74.
 nf2_core/cpu_q_dma_rd_data(3)(5) : SLICE_X48Y58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2) : SLICE_X45Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(4) : SLICE_X45Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20) : SLICE_X42Y71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(6) : SLICE_X45Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(0) : SLICE_X45Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(8) : SLICE_X45Y78.
 nf2_core/wr_0_addr(18) : SLICE_X41Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(10) : SLICE_X45Y79.
 nf2_core/wr_0_addr(16) : SLICE_X40Y80.
 nf2_core/core_256kb_0_reg_wr_data(448) : SLICE_X45Y83.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(43) : SLICE_X48Y86.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(10) : SLICE_X50Y91.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(42) : SLICE_X49Y90.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(1) : SLICE_X31Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N10 : SLICE_X49Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001 : SLICE_X43Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk : SLICE_X49Y43.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1 : SLICE_X19Y15.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(4) : SLICE_X45Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(3) : SLICE_X46Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(1) :
SLICE_X96Y86.
 nf2_core/wr_0_addr(11) : SLICE_X45Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(3) :
SLICE_X96Y87.
 nf2_core/wr_0_addr(10) : SLICE_X44Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(5) :
SLICE_X96Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(54) : SLICE_X48Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(7) :
SLICE_X96Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(9) :
SLICE_X96Y90.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(13) : SLICE_X46Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0) : SLICE_X12Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0) : SLICE_X32Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0) : SLICE_X40Y36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(0) : SLICE_X65Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(0) : SLICE_X69Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0) : SLICE_X45Y73.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(10) : SLICE_X54Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1) : SLICE_X66Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(2) : SLICE_X61Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(3) : SLICE_X68Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(4) : SLICE_X64Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0) : SLICE_X48Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(5) : SLICE_X67Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(6) : SLICE_X69Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(7) : SLICE_X65Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(8) : SLICE_X69Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(9) : SLICE_X63Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2 : SLICE_X19Y31.
 nf2_core/wr_0_addr(7) : SLICE_X45Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2 : SLICE_X58Y72.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(13) : SLICE_X54Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(20) : SLICE_X50Y90.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1 : SLICE_X21Y14.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(30) : SLICE_X55Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(63) : SLICE_X49Y85.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(4) : SLICE_X87Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0) : SLICE_X92Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd : SLICE_X48Y43.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(17) : SLICE_X55Y81.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(12) : SLICE_X54Y80.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(2) : SLICE_X56Y93.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(45) : SLICE_X46Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1) : SLICE_X90Y100.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(62) : SLICE_X49Y86.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(55) : SLICE_X48Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(18) : SLICE_X65Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(21) :
SLICE_X97Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<8> :
SLICE_X125Y128.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta : SLICE_X26Y48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(2) : SLICE_X49Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
9> : SLICE_X127Y124.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(11) : SLICE_X57Y78.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(6) : SLICE_X51Y90.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(46) : SLICE_X44Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(17) : SLICE_X54Y89.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(52) : SLICE_X50Y84.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(50) : SLICE_X49Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000 : SLICE_X80Y84.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<0> : SLICE_X30Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<2> : SLICE_X30Y61.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<4> : SLICE_X30Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<6> : SLICE_X30Y63.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<8> : SLICE_X30Y64.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(28) : SLICE_X56Y84.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(4) : SLICE_X48Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(0) : SLICE_X57Y36.
 nf2_core/in_data(0)(1) : SLICE_X124Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_and0007 : SLICE_X54Y52.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(2) : SLICE_X55Y80.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wea(0) : SLICE_X47Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(6) : SLICE_X42Y68.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(33) : SLICE_X59Y77.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(26) : SLICE_X56Y78.
 nf2_core/in_data(0)(4) : SLICE_X120Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(3) :
SLICE_X96Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(3) :
SLICE_X79Y48.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(0) : SLICE_X48Y77.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(0) : SLICE_X58Y79.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(4) : SLICE_X56Y79.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(14) : SLICE_X57Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000263_2 :
SLICE_X78Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000263_2 :
SLICE_X72Y93.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0002 : SLICE_X94Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(4) : SLICE_X56Y69.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15) : SLICE_X52Y79.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(10) : SLICE_X51Y76.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(0) : SLICE_X54Y90.
 nf2_core/user_data_path/oq_in_reg_data(8) : SLICE_X56Y76.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(12) : SLICE_X52Y78.
 nf2_core/user_data_path/udp_reg_data_in(14) : SLICE_X55Y85.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(27) : SLICE_X59Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N2 : SLICE_X40Y98.
 nf2_core/user_data_path/output_queues/input_fifo_empty : SLICE_X59Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N2 : SLICE_X40Y88.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(2) : SLICE_X79Y43.
 nf2_core/user_data_path/oq_in_reg_data(26) : SLICE_X58Y96.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(9) : SLICE_X54Y76.
 nf2_core/user_data_path/output_queues/store_pkt/N4 : SLICE_X69Y89.
 nf2_core/user_data_path/output_queues/pkt_dropped : SLICE_X56Y130.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(16) : SLICE_X57Y91.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3) : SLICE_X65Y90.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(18) : SLICE_X68Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(0) : SLICE_X55Y36.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(5) : SLICE_X53Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt22_1 : SLICE_X38Y52.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(6) : SLICE_X60Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c1/carrynet<1> : SLICE_X39Y44.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c1/carrynet<3> : SLICE_X39Y45.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(16) : SLICE_X61Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0 : SLICE_X39Y46.
 nf2_core/user_data_path/output_queues/src_oq(0) : SLICE_X53Y75.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(17) : SLICE_X53Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(7) : SLICE_X62Y69.
 nf2_core/cpu_q_dma_nearly_full(0) : SLICE_X84Y53.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(6) : SLICE_X49Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10) : SLICE_X57Y81.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(24) : SLICE_X59Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1 : SLICE_X130Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(18) : SLICE_X63Y57.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(1) : SLICE_X55Y76.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(2) : SLICE_X49Y76.
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(0) : SLICE_X56Y71.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(1) : SLICE_X57Y77.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(16) : SLICE_X54Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(18) : SLICE_X61Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2 : SLICE_X128Y117.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(21) : SLICE_X61Y83.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(3) : SLICE_X58Y93.
 nf2_core/user_data_path/output_queues/input_fifo/fifo_empty : SLICE_X59Y93.
 nf2_core/user_data_path/output_queues/rd_dst_addr : SLICE_X58Y132.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0) : SLICE_X35Y56.
 nf2_core/user_data_path/udp_reg_data_in(22) : SLICE_X54Y99.
 nf2_core/core_256kb_0_reg_req(8) : SLICE_X35Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(4) : SLICE_X35Y58.
 nf2_core/core_256kb_0_reg_wr_data(264) : SLICE_X35Y59.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(8) : SLICE_X35Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10) : SLICE_X35Y61.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty : SLICE_X39Y41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12) : SLICE_X35Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14) : SLICE_X35Y63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty : SLICE_X57Y37.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(16) : SLICE_X35Y64.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld : SLICE_X35Y65.
 nf2_core/core_256kb_0_reg_wr_data(285) : SLICE_X35Y66.
 nf2_core/core_256kb_0_reg_wr_data(280) : SLICE_X35Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000043_1 :
SLICE_X99Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(26) : SLICE_X35Y69.
 nf2_core/core_256kb_0_reg_wr_data(452) : SLICE_X35Y70.
 nf2_core/core_256kb_0_reg_wr_data(455) : SLICE_X35Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16) : SLICE_X39Y84.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(18) : SLICE_X53Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(13) : SLICE_X60Y63.
 nf2_core/user_data_path/oq_in_reg_data(2) : SLICE_X62Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(15) : SLICE_X52Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(1) : SLICE_X56Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(11) : SLICE_X50Y81.
 nf2_core/user_data_path/oq_in_reg_data(21) : SLICE_X60Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17) : SLICE_X27Y62.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(18) : SLICE_X54Y79.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(30) : SLICE_X60Y77.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr(0) : SLICE_X63Y83.
 nf2_core/user_data_path/udp_reg_data_in(20) : SLICE_X58Y82.
 nf2_core/user_data_path/udp_reg_data_in(17) : SLICE_X59Y94.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(1) : SLICE_X58Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(2) : SLICE_X122Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2) : SLICE_X51Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(13) : SLICE_X61Y60.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(10) : SLICE_X61Y62.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(4) : SLICE_X61Y63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2) : SLICE_X54Y50.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(18) : SLICE_X52Y74.
 nf2_core/user_data_path/oq_in_reg_data(19) : SLICE_X58Y77.
 nf2_core/user_data_path/oq_in_reg_data(4) : SLICE_X57Y83.
 nf2_core/user_data_path/oq_in_reg_data(1) : SLICE_X62Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N32 : SLICE_X29Y109.
 nf2_core/user_data_path/oq_in_reg_data(3) : SLICE_X63Y79.
 nf2_core/user_data_path/oq_in_reg_data(10) : SLICE_X63Y80.
 nf2_core/user_data_path/oq_in_reg_data(5) : SLICE_X60Y75.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_rd_wr_L_out : SLICE_X63Y82.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(20) : SLICE_X55Y78.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(22) : SLICE_X60Y80.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(5) : SLICE_X78Y45.
 nf2_core/user_data_path/oq_in_reg_data(6) : SLICE_X57Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(14) : SLICE_X60Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed_or0000 :
SLICE_X63Y59.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(1) : SLICE_X58Y78.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_rd_wr_L_out : SLICE_X55Y84.
 nf2_core/user_data_path/oq_in_reg_data(23) : SLICE_X59Y86.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(0) : SLICE_X60Y98.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2) : SLICE_X33Y99.
 nf2_core/sram_reg_addr(2) : SLICE_X33Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6) : SLICE_X33Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2) : SLICE_X33Y102.
 nf2_core/core_256kb_0_reg_wr_data(422) : SLICE_X33Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3) : SLICE_X33Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14) : SLICE_X33Y105.
 nf2_core/core_reg_addr(2) : SLICE_X33Y106.
 nf2_core/core_4mb_reg_addr(22) : SLICE_X33Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(3) : SLICE_X63Y52.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(50) : SLICE_X33Y108.
 nf2_core/core_4mb_reg_addr(23) : SLICE_X33Y109.
 nf2_core/core_256kb_0_reg_addr(210) : SLICE_X33Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26) : SLICE_X33Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28) : SLICE_X33Y112.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(8) : SLICE_X67Y69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30) : SLICE_X33Y113.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(14) : SLICE_X64Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(14) :
SLICE_X63Y66.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(31) : SLICE_X69Y66.
 nf2_core/in_data(5)(5) : SLICE_X130Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17) : SLICE_X65Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update : SLICE_X47Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(10) : SLICE_X65Y77.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(11) : SLICE_X54Y77.
 nf2_core/core_256kb_0_reg_req(15) : SLICE_X37Y44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6) : SLICE_X37Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12) : SLICE_X37Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6) : SLICE_X37Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2) : SLICE_X37Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(0) : SLICE_X37Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12) : SLICE_X37Y50.
 nf2_core/core_256kb_0_reg_rd_wr_L(15) : SLICE_X37Y51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16) : SLICE_X37Y52.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18) : SLICE_X37Y53.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(2) : SLICE_X52Y56.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20) : SLICE_X37Y54.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin(3) : SLICE_X74Y103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22) : SLICE_X37Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24) : SLICE_X37Y56.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26) : SLICE_X37Y57.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(38) : SLICE_X61Y35.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1) : SLICE_X37Y58.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(13) : SLICE_X67Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30) : SLICE_X37Y59.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(30) : SLICE_X66Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(11) :
SLICE_X63Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(6) : SLICE_X64Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(2) : SLICE_X64Y72.
 nf2_core/in_data(3)(38) : SLICE_X118Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_cmp_eq0001 : SLICE_X63Y70.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(0) : SLICE_X52Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(0) : SLICE_X60Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b : SLICE_X61Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(36) : SLICE_X105Y99.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(28) : SLICE_X108Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16) : SLICE_X65Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(18) :
SLICE_X65Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(3) : SLICE_X65Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16) : SLICE_X65Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10) : SLICE_X65Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(8) : SLICE_X64Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update_and0000 : SLICE_X65Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(14) : SLICE_X65Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(15) : SLICE_X65Y78.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(1) : SLICE_X74Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_not0001 :
SLICE_X65Y48.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(5) : SLICE_X66Y53.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(9) : SLICE_X64Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(17) : SLICE_X64Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(2) : SLICE_X64Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(18) : SLICE_X64Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(5) : SLICE_X64Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(1) : SLICE_X64Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(1) : SLICE_X64Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(14) : SLICE_X65Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(9) : SLICE_X65Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(4) : SLICE_X67Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(11) : SLICE_X64Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(5) : SLICE_X108Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(10) : SLICE_X67Y45.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(1) : SLICE_X46Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed : SLICE_X66Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001 : SLICE_X36Y107.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(3) : SLICE_X46Y91.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(5) : SLICE_X46Y92.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(1) : SLICE_X67Y50.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(7) : SLICE_X46Y93.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(9) : SLICE_X46Y94.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000 : SLICE_X41Y105.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(11) : SLICE_X46Y95.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(13) : SLICE_X46Y96.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(15) : SLICE_X46Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(16) : SLICE_X68Y67.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(34) : SLICE_X46Y98.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(1) : SLICE_X46Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress : SLICE_X80Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12) : SLICE_X64Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a : SLICE_X62Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8) : SLICE_X64Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001 : SLICE_X17Y25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a : SLICE_X60Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0) : SLICE_X53Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_a : SLICE_X66Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2) : SLICE_X53Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b : SLICE_X68Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4) : SLICE_X53Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux00007 : SLICE_X68Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N4 : SLICE_X61Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6) : SLICE_X53Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_ack : SLICE_X73Y84.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8) : SLICE_X53Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_a : SLICE_X64Y84.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(2) : SLICE_X99Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)121_2 : SLICE_X33Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0) : SLICE_X39Y50.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2) : SLICE_X39Y51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4) : SLICE_X39Y52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6) : SLICE_X39Y53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8) : SLICE_X39Y54.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0) : SLICE_X27Y48.
 nf2_core/in_data(4)(54) : SLICE_X66Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b(0) : SLICE_X91Y67.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2) : SLICE_X27Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(11) : SLICE_X64Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4) : SLICE_X27Y50.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(6) : SLICE_X27Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8) : SLICE_X27Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b : SLICE_X62Y65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2) : SLICE_X47Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1) : SLICE_X70Y74.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(1) : SLICE_X60Y134.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0) : SLICE_X61Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2) : SLICE_X61Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4) : SLICE_X61Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(5) : SLICE_X73Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(6) : SLICE_X61Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8) : SLICE_X61Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N2 : SLICE_X81Y90.
 nf2_core/in_data(4)(60) : SLICE_X67Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(12) : SLICE_X59Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(13) : SLICE_X58Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(18) : SLICE_X69Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(14) : SLICE_X50Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update : SLICE_X57Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(17) : SLICE_X57Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)17 : SLICE_X63Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(16) : SLICE_X68Y74.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14) : SLICE_X67Y110.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr(1) : SLICE_X60Y94.
 nf2_core/user_data_path/op_lut_in_reg_data(24) : SLICE_X68Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N49 : SLICE_X78Y55.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr(0) : SLICE_X137Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en : SLICE_X43Y94.
 gmii_3_txd_int(0) : SLICE_X26Y52.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/c2/c
arrynet<1> : SLICE_X78Y162.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/c2/c
arrynet<3> : SLICE_X78Y163.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held : SLICE_X69Y69.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/comp
2out : SLICE_X78Y164.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(0) : SLICE_X69Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_b : SLICE_X67Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr : SLICE_X68Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(17) : SLICE_X64Y76.
 nf2_core/user_data_path/output_queues/src_oq(1) : SLICE_X44Y67.
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word : SLICE_X67Y88.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(6) : SLICE_X112Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(3) : SLICE_X70Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(9) : SLICE_X70Y58.
 nf2_core/cpu_q_dma_wr_data(3)(9) : SLICE_X70Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(14) : SLICE_X70Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(17) : SLICE_X73Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(8) : SLICE_X70Y64.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)179 : SLICE_X44Y98.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)13 : SLICE_X59Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(25) : SLICE_X73Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2) : SLICE_X66Y66.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10) : SLICE_X69Y72.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3) : SLICE_X66Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)54 : SLICE_X63Y76.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0) : SLICE_X24Y55.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(13) : SLICE_X73Y76.
 nf2_core/in_ctrl(7)(0) : SLICE_X116Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_words_left_cmp_le0000 : SLICE_X92Y84.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(15) : SLICE_X75Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(18) : SLICE_X77Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0) : SLICE_X66Y67.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(24) : SLICE_X69Y86.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21) : SLICE_X70Y88.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(17) : SLICE_X70Y91.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1) : SLICE_X74Y88.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10) : SLICE_X81Y86.
 nf2_core/in_ctrl(7)(3) : SLICE_X113Y52.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(0) : SLICE_X71Y54.
 nf2_core/cpu_q_dma_wr_data(0)(8) : SLICE_X71Y61.
 nf2_core/in_ctrl(5)(4) : SLICE_X134Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(14) :
SLICE_X71Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(23) : SLICE_X75Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(15) : SLICE_X71Y65.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(2) : SLICE_X72Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(26) : SLICE_X72Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(27) : SLICE_X70Y66.
 gmii_3_txd_int(2) : SLICE_X25Y59.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst_wr_done : SLICE_X67Y67.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state(2) : SLICE_X30Y96.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5) : SLICE_X66Y72.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(11) : SLICE_X63Y72.
 nf2_core/in_ctrl(7)(7) : SLICE_X122Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(1) : SLICE_X68Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(11) : SLICE_X77Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2 : SLICE_X49Y68.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(0) : SLICE_X60Y93.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2) : SLICE_X72Y89.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(9) : SLICE_X119Y109.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(20) : SLICE_X68Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)13 : SLICE_X55Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(1) : SLICE_X75Y53.
 nf2_core/user_data_path/output_queues/store_pkt/N10_REPLICA_11 : SLICE_X30Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1_REPLICA_15 : SLICE_X124Y119.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(58) : SLICE_X2Y101.
 nf2_core/core_256kb_0_reg_addr(16) : SLICE_X3Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48 : SLICE_X4Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)2 : SLICE_X5Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10 : SLICE_X7Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1 : SLICE_X7Y47.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(31) : SLICE_X8Y40.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10) : SLICE_X8Y48.
 nf2_core/sram_reg_addr(13) : SLICE_X8Y111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X9Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29_1 : SLICE_X9Y49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000 : SLICE_X13Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8) : SLICE_X13Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(19) : SLICE_X13Y84.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X16Y39.
 nf2_core/nf2_dma/iface_disable : SLICE_X22Y111.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(3) : SLICE_X22Y114.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(4) : SLICE_X22Y116.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(2) : SLICE_X23Y115.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(10) : SLICE_X23Y116.
 nf2_core/core_256kb_0_reg_rd_data(507) : SLICE_X24Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N16 : SLICE_X24Y116.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18) : SLICE_X25Y106.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(14) : SLICE_X26Y70.
 nf2_core/nf2_reg_grp_u/udp_reg_req_and0000 : SLICE_X26Y108.
 nf2_core/core_256kb_0_reg_wr_data(444) : SLICE_X26Y113.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(5) : SLICE_X29Y64.
 nf2_core/nf2_reg_grp_u/cpu_addr(16) : SLICE_X29Y120.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X30Y56.
 nf2_core/core_256kb_0_reg_wr_data(290) : SLICE_X30Y87.
 nf2_core/core_256kb_0_reg_wr_data(473) : SLICE_X30Y95.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)18 : SLICE_X30Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0> : SLICE_X30Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30) : SLICE_X30Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18) : SLICE_X30Y106.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8> :
SLICE_X30Y136.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N641 : SLICE_X31Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(0) : SLICE_X32Y98.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB : SLICE_X32Y100.
 nf2_core/core_256kb_0_reg_wr_data(478) : SLICE_X32Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2) : SLICE_X33Y44.
 nf2_core/wr_0_data(21) : SLICE_X33Y75.
 nf2_core/wr_0_data(53) : SLICE_X33Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12) : SLICE_X33Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18) : SLICE_X33Y90.
 nf2_core/core_256kb_0_reg_wr_data(476) : SLICE_X33Y98.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2) : SLICE_X34Y44.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71) : SLICE_X34Y72.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)114 : SLICE_X34Y95.
 nf2_core/core_256kb_0_reg_req(14) : SLICE_X35Y68.
 nf2_core/wr_0_data(12) : SLICE_X35Y77.
 nf2_core/wr_0_data(13) : SLICE_X35Y79.
 nf2_core/core_256kb_0_reg_wr_data(419) : SLICE_X35Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N59 : SLICE_X35Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(0) : SLICE_X36Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(10) : SLICE_X36Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(4) : SLICE_X36Y51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(0) : SLICE_X36Y54.
 nf2_core/wr_0_data(26) : SLICE_X36Y75.
 nf2_core/cpu_q_dma_rd_data(3)(24) : SLICE_X36Y84.
 nf2_core/core_256kb_0_reg_wr_data(460) : SLICE_X36Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1) : SLICE_X36Y105.
 nf2_core/core_256kb_0_reg_rd_wr_L(8) : SLICE_X37Y60.
 nf2_core/wr_0_data(65) : SLICE_X37Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10) : SLICE_X37Y101.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5> : SLICE_X38Y44.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c0/carrynet<3> : SLICE_X38Y47.
 nf2_core/cpu_q_dma_rd_ctrl(1)(1) : SLICE_X38Y63.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_1 : SLICE_X38Y73.
 nf2_core/wr_0_data(68) : SLICE_X38Y77.
 nf2_core/wr_0_data(8) : SLICE_X38Y78.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X39Y33.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2> : SLICE_X39Y40.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(9) : SLICE_X39Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31) : SLICE_X39Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2> :
SLICE_X40Y37.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<4> :
SLICE_X40Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5> :
SLICE_X40Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X40Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(4) : SLICE_X40Y61.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2> : SLICE_X40Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_not0001 : SLICE_X40Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2 : SLICE_X40Y100.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1 : SLICE_X40Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)17 : SLICE_X40Y103.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X41Y39.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_txclk : SLICE_X41Y40.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0> : SLICE_X41Y56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(1) : SLICE_X41Y60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136 : SLICE_X41Y68.
 nf2_core/wr_0_addr(9) : SLICE_X41Y83.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8> : SLICE_X41Y103.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(15) : SLICE_X41Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(15) : SLICE_X41Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X42Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_q_underrun : SLICE_X42Y39.
 nf2_core/mac_groups[0].nf2_mac_grp/disable_crc_gen : SLICE_X42Y41.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X42Y53.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000 : SLICE_X42Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2) : SLICE_X42Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12 : SLICE_X42Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(4) : SLICE_X42Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(2) : SLICE_X42Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(2) : SLICE_X42Y78.
 nf2_core/cpu_q_dma_rd_data(2)(30) : SLICE_X42Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43 : SLICE_X42Y105.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(19) : SLICE_X42Y115.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(16) : SLICE_X42Y117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> :
SLICE_X43Y36.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N371 : SLICE_X43Y38.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(6) : SLICE_X43Y40.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1> : SLICE_X43Y42.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(2) : SLICE_X43Y55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N107 : SLICE_X43Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(0) : SLICE_X43Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)163 : SLICE_X43Y75.
 nf2_core/user_data_path/output_queues/store_pkt/N20 : SLICE_X43Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18) : SLICE_X43Y89.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(26) : SLICE_X43Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71 : SLICE_X44Y51.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5> : SLICE_X44Y57.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1) : SLICE_X44Y61.
 nf2_core/cpu_q_dma_rd_data(3)(20) : SLICE_X44Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X44Y76.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(0) : SLICE_X44Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10) : SLICE_X44Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(0) : SLICE_X44Y80.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28) : SLICE_X44Y81.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(8) : SLICE_X44Y84.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(18) : SLICE_X44Y106.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(19) : SLICE_X44Y114.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(21) : SLICE_X44Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12 : SLICE_X45Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X45Y39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_not0001 : SLICE_X45Y41.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(5) : SLICE_X45Y85.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(8) : SLICE_X46Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48 : SLICE_X46Y79.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26) : SLICE_X46Y82.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(20) : SLICE_X46Y83.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack : SLICE_X46Y85.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(14) : SLICE_X46Y89.
 nf2_core/user_data_path/oq_in_reg_addr(11) : SLICE_X46Y117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001 : SLICE_X47Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1) : SLICE_X47Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(0) : SLICE_X47Y81.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(31) : SLICE_X47Y89.
 nf2_core/udp_reg_wr_data(9) : SLICE_X47Y116.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(17) : SLICE_X48Y78.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(15) : SLICE_X48Y79.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(35) : SLICE_X48Y88.
 nf2_core/udp_reg_wr_data(7) : SLICE_X48Y112.
 nf2_core/udp_reg_wr_data(19) : SLICE_X48Y115.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)32 : SLICE_X50Y62.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(21) : SLICE_X50Y88.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(12) : SLICE_X51Y84.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(25) : SLICE_X51Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)39_1 : SLICE_X53Y61.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(25) : SLICE_X54Y82.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X55Y46.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(16) : SLICE_X55Y89.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N30 : SLICE_X56Y74.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(8) : SLICE_X56Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13_2 : SLICE_X58Y70.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N17 : SLICE_X59Y84.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13_2 : SLICE_X60Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(10) :
SLICE_X61Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26) : SLICE_X62Y56.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5) : SLICE_X62Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(9) : SLICE_X64Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7_1 : SLICE_X64Y99.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(25) : SLICE_X65Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(3) : SLICE_X66Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(7) : SLICE_X67Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N98 : SLICE_X68Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(20) : SLICE_X70Y63.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<10> : SLICE_X70Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(12) :
SLICE_X71Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(25) : SLICE_X71Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(6) : SLICE_X71Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(9) : SLICE_X72Y81.
 nf2_core/cpu_q_dma_wr_data(0)(6) : SLICE_X72Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)5 : SLICE_X72Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(29) : SLICE_X72Y92.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(7) : SLICE_X72Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23) : SLICE_X73Y65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(7) : SLICE_X73Y94.
 nf2_core/cpu_q_dma_wr_data(2)(2) : SLICE_X73Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(15) : SLICE_X73Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(29) : SLICE_X74Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a : SLICE_X74Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(1)9 : SLICE_X74Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(6) : SLICE_X74Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(9) : SLICE_X74Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(17) : SLICE_X74Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(26) : SLICE_X74Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(27) : SLICE_X74Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(23) : SLICE_X74Y99.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(4) : SLICE_X74Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(22)0 : SLICE_X74Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(5) : SLICE_X75Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(9) : SLICE_X75Y57.
 nf2_core/in_ctrl(4)(3) : SLICE_X75Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(15) :
SLICE_X75Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(25) : SLICE_X75Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21) : SLICE_X75Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(20) : SLICE_X75Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(18) :
SLICE_X75Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(1) : SLICE_X75Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N18 : SLICE_X75Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(0) : SLICE_X75Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(16) : SLICE_X75Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N28 : SLICE_X76Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N133 : SLICE_X76Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(17) : SLICE_X76Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3) : SLICE_X76Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(27) : SLICE_X76Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(22) : SLICE_X76Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(28) : SLICE_X76Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(31) : SLICE_X76Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(31) : SLICE_X76Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(11) :
SLICE_X76Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(27) :
SLICE_X76Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(28) :
SLICE_X76Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(5) : SLICE_X76Y90.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr(1) : SLICE_X76Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(11) : SLICE_X76Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(12) : SLICE_X76Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(13) : SLICE_X76Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(2) : SLICE_X76Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(17) : SLICE_X76Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a : SLICE_X76Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(10) : SLICE_X76Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22) :
SLICE_X76Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(12) : SLICE_X76Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(8) : SLICE_X76Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15) : SLICE_X76Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(15)0 : SLICE_X76Y106.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(2) : SLICE_X76Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(10) : SLICE_X77Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N30 : SLICE_X77Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(19) : SLICE_X77Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(16) : SLICE_X77Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(23) : SLICE_X77Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(20) : SLICE_X77Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12) : SLICE_X77Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(13) : SLICE_X77Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(30) : SLICE_X77Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(26) : SLICE_X77Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(5) : SLICE_X77Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(19) :
SLICE_X77Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15) :
SLICE_X77Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(21) :
SLICE_X77Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(2) : SLICE_X77Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(16) : SLICE_X77Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(6) : SLICE_X77Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(4) : SLICE_X77Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(10) : SLICE_X77Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(0) : SLICE_X77Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(3) : SLICE_X77Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(31) : SLICE_X77Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(5) : SLICE_X77Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4) : SLICE_X77Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9) : SLICE_X77Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(27) : SLICE_X77Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N97 : SLICE_X77Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(31) : SLICE_X77Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(2) : SLICE_X77Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1) : SLICE_X78Y40.
 nf2_core/in_data(4)(19) : SLICE_X78Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(2) :
SLICE_X78Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N34 : SLICE_X78Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(21) : SLICE_X78Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11) : SLICE_X78Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(31) : SLICE_X78Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_a(4) :
SLICE_X78Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20) :
SLICE_X78Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(6) :
SLICE_X78Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)50 : SLICE_X78Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(16)0 : SLICE_X78Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N26 : SLICE_X78Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(25) : SLICE_X78Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10 : SLICE_X78Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(30) : SLICE_X78Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(1) : SLICE_X78Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(6) : SLICE_X78Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N16 : SLICE_X78Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(30) : SLICE_X78Y103.
 nf2_core/user_data_path/udp_reg_addr_in(2) : SLICE_X78Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N129 : SLICE_X79Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(10) :
SLICE_X79Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(18) : SLICE_X79Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6) : SLICE_X79Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(26) : SLICE_X79Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10) : SLICE_X79Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(23) :
SLICE_X79Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(15) : SLICE_X79Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_delayed :
SLICE_X79Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(30) : SLICE_X79Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22) :
SLICE_X79Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4) :
SLICE_X79Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(28) :
SLICE_X79Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N36 : SLICE_X79Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N32 : SLICE_X79Y89.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(0) : SLICE_X79Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(8) : SLICE_X79Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(20) : SLICE_X79Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(20)0 : SLICE_X79Y96.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr : SLICE_X79Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(21) : SLICE_X79Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked : SLICE_X80Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt : SLICE_X80Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N65 : SLICE_X80Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8) :
SLICE_X80Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)10 : SLICE_X80Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(30) : SLICE_X81Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N79 : SLICE_X81Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N85 : SLICE_X81Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N135 : SLICE_X81Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N99 : SLICE_X81Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b :
SLICE_X81Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(0) :
SLICE_X81Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(24) :
SLICE_X81Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)37 : SLICE_X81Y80.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(1) : SLICE_X81Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82 : SLICE_X81Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95 : SLICE_X81Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7) : SLICE_X81Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(22) : SLICE_X82Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X82Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10) :
SLICE_X82Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(10) : SLICE_X82Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a : SLICE_X83Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(14) : SLICE_X83Y74.
 nf2_core/user_data_path/output_queues/oq_regs/addr(0) : SLICE_X83Y82.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(2) : SLICE_X84Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b : SLICE_X84Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(11) : SLICE_X84Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N123 : SLICE_X84Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(22) :
SLICE_X85Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
8) : SLICE_X85Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_b : SLICE_X85Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)7_1 : SLICE_X85Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)7_1 : SLICE_X85Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b : SLICE_X85Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(7) :
SLICE_X86Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(19) : SLICE_X86Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(31) : SLICE_X86Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(2) :
SLICE_X86Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(16) :
SLICE_X86Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(0) : SLICE_X86Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held(0) : SLICE_X86Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(0) : SLICE_X86Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(10) :
SLICE_X86Y101.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002441 : SLICE_X86Y105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(9) : SLICE_X86Y117.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(8) : SLICE_X87Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(19) :
SLICE_X87Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N137 : SLICE_X87Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(19) : SLICE_X87Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4) :
SLICE_X87Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(26) :
SLICE_X87Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N113 : SLICE_X87Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(17) : SLICE_X88Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3) : SLICE_X88Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5) : SLICE_X88Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed :
SLICE_X88Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_a : SLICE_X88Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12) : SLICE_X88Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1) :
SLICE_X88Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1) : SLICE_X88Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8) :
SLICE_X88Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(5) :
SLICE_X88Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(12) :
SLICE_X88Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25) :
SLICE_X88Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b : SLICE_X89Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N125 : SLICE_X89Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(2) :
SLICE_X89Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(0) : SLICE_X89Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2) : SLICE_X89Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10) : SLICE_X89Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(4) : SLICE_X89Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15) : SLICE_X89Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(14) : SLICE_X89Y95.
 nf2_core/user_data_path/output_queues/dst_oq(1) : SLICE_X89Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N1 : SLICE_X89Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(6) :
SLICE_X89Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9) :
SLICE_X89Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29) :
SLICE_X89Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(28) :
SLICE_X89Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N89 : SLICE_X90Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N139 : SLICE_X90Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7) : SLICE_X90Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N99 : SLICE_X90Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr(1) : SLICE_X90Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(30) :
SLICE_X90Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(30) : SLICE_X90Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(19) :
SLICE_X90Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(1) : SLICE_X90Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(1) : SLICE_X90Y99.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6) : SLICE_X91Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N103 : SLICE_X91Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(16) :
SLICE_X91Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(23) : SLICE_X91Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a : SLICE_X91Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(8) : SLICE_X91Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2 : SLICE_X91Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N89 : SLICE_X91Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0) :
SLICE_X91Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N101 : SLICE_X91Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(12) :
SLICE_X91Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14) :
SLICE_X91Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(14) : SLICE_X92Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_a : SLICE_X92Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1) : SLICE_X92Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(20) :
SLICE_X92Y101.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(0) : SLICE_X93Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N95 : SLICE_X93Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(29) : SLICE_X93Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b_delayed :
SLICE_X93Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(11) :
SLICE_X93Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N93 : SLICE_X93Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)50 : SLICE_X94Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(18) :
SLICE_X95Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(30) : SLICE_X95Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2) : SLICE_X97Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(25) : SLICE_X97Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(11) :
SLICE_X97Y89.
 nf2_core/user_data_path/output_queues/store_pkt/N56 : SLICE_X97Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update :
SLICE_X97Y99.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0) : SLICE_X98Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed : SLICE_X100Y91.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2 : SLICE_X102Y160.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(11) : SLICE_X104Y75.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth(1) : SLICE_X104Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37) : SLICE_X107Y72.
 nf2_core/in_data(5)(27) : SLICE_X107Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50) : SLICE_X113Y70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed : SLICE_X121Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49) : SLICE_X126Y96.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(2) : SLICE_X137Y82.


The following Components are new/changed.
-----------------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(12) : SLICE_X108Y90.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_ack_out_and0000 : SLICE_X92Y92.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X44Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X31Y116.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X16Y34.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51 : SLICE_X16Y35.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1 : SLICE_X16Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51 : SLICE_X16Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X43Y58.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X43Y59.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X36Y118.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X36Y119.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X14Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X14Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1 : SLICE_X18Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52 : SLICE_X18Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X40Y62.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X37Y118.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53 : SLICE_X37Y119.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X12Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53 : SLICE_X12Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1 : SLICE_X18Y66.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53 : SLICE_X18Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X45Y58.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54 : SLICE_X45Y59.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X33Y116.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54 : SLICE_X33Y117.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X14Y34.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1 : SLICE_X19Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54 : SLICE_X19Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X42Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55 : SLICE_X42Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X28Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55 : SLICE_X28Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X16Y32.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55 : SLICE_X16Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1 : SLICE_X18Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X34Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56 : SLICE_X34Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X27Y114.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56 : SLICE_X27Y115.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X15Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1 : SLICE_X16Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X38Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X38Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X29Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X29Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X17Y34.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X17Y35.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1 : SLICE_X17Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57 : SLICE_X17Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X45Y54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5 : SLICE_X45Y55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X24Y120.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5 : SLICE_X24Y121.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X21Y38.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5 : SLICE_X21Y39.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6 : SLICE_X23Y52.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_61 : SLICE_X50Y76.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_61_4_f5 : SLICE_X50Y77.
 nf2_core/device_id_reg/Mrom__varindex00004_f6 : SLICE_X0Y126.
 nf2_core/device_id_reg/Mrom__varindex00004_f51 : SLICE_X0Y127.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_62 : SLICE_X58Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_63 : SLICE_X56Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_63_4_f5 : SLICE_X56Y73.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_64 : SLICE_X43Y64.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_64_4_f5 : SLICE_X43Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_76 : SLICE_X60Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_76_4_f5 : SLICE_X60Y83.
 nf2_core/device_id_reg/Mrom__varindex000030_f6 : SLICE_X4Y124.
 nf2_core/device_id_reg/Mrom__varindex000014_f6 : SLICE_X12Y106.
 nf2_core/device_id_reg/Mrom__varindex000014_f51 : SLICE_X12Y107.
 nf2_core/device_id_reg/Mrom__varindex000050_f6 : SLICE_X1Y128.
 nf2_core/device_id_reg/Mrom__varindex000050_f51 : SLICE_X1Y129.
 nf2_core/device_id_reg/Mrom__varindex000034_f6 : SLICE_X2Y130.
 nf2_core/device_id_reg/Mrom__varindex000026_f6 : SLICE_X0Y128.
 nf2_core/device_id_reg/Mrom__varindex000026_f51 : SLICE_X0Y129.
 nf2_core/device_id_reg/Mrom__varindex000043_f6 : SLICE_X1Y126.
 nf2_core/device_id_reg/Mrom__varindex000043_f51 : SLICE_X1Y127.
 nf2_core/device_id_reg/Mrom__varindex000028_f6 : SLICE_X5Y128.
 nf2_core/device_id_reg/Mrom__varindex000028_f51 : SLICE_X5Y129.
 nf2_core/device_id_reg/Mrom__varindex000055_f6 : SLICE_X1Y130.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue10/SP : SLICE_X82Y115.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue11/SP : SLICE_X68Y96.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue20/SP : SLICE_X54Y92.
 nf2_core/user_data_path/oq_in_data(19) : SLICE_X55Y92.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue12/SP : SLICE_X68Y84.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue21/SP : SLICE_X52Y90.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue13/SP : SLICE_X96Y62.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue30/SP : SLICE_X54Y104.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue22/SP : SLICE_X50Y89.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue14/SP : SLICE_X64Y95.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue31/SP : SLICE_X58Y102.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue23/SP : SLICE_X62Y95.
 nf2_core/user_data_path/oq_in_data(22) : SLICE_X63Y95.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue15/SP : SLICE_X60Y91.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue40/SP : SLICE_X64Y94.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue32/SP : SLICE_X126Y65.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue24/SP : SLICE_X108Y77.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue16/SP : SLICE_X62Y97.
 nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr(1) : SLICE_X114Y105.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue41/SP : SLICE_X96Y109.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue33/SP : SLICE_X126Y108.
 nf2_core/core_256kb_0_reg_rd_data(7) : SLICE_X3Y91.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue25/SP : SLICE_X126Y94.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue17/SP : SLICE_X60Y85.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue50/SP : SLICE_X64Y108.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue42/SP : SLICE_X52Y92.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue34/SP : SLICE_X62Y93.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue26/SP : SLICE_X68Y104.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue18/SP : SLICE_X60Y103.
 nf2_core/user_data_path/oq_in_data(17) : SLICE_X61Y103.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue51/SP : SLICE_X72Y101.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue43/SP : SLICE_X72Y117.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue35/SP : SLICE_X106Y74.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue27/SP : SLICE_X52Y93.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue19/SP : SLICE_X38Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23) :
SLICE_X79Y72.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue44/SP : SLICE_X60Y92.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue36/SP : SLICE_X68Y107.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue28/SP : SLICE_X94Y65.
 nf2_core/user_data_path/oq_in_data(27) : SLICE_X95Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(19) : SLICE_X78Y52.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue37/SP : SLICE_X94Y74.
 nf2_core/user_data_path/oq_in_data(36) : SLICE_X95Y74.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue29/SP : SLICE_X52Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14) :
SLICE_X89Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(29) : SLICE_X74Y63.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(1) : SLICE_X70Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(25) : SLICE_X75Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(29) : SLICE_X75Y103.
 nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr(1) : SLICE_X62Y108.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0)15 : SLICE_X28Y124.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(11) : SLICE_X22Y119.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0) : SLICE_X29Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(5) : SLICE_X72Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6) :
SLICE_X74Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(9) :
SLICE_X103Y96.
 N410 : SLICE_X30Y66.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)17 : SLICE_X52Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)17 : SLICE_X53Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(24) :
SLICE_X79Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)17 : SLICE_X54Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(27) : SLICE_X76Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N2 : SLICE_X58Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N13 : SLICE_X59Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N8 : SLICE_X16Y36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N36 : SLICE_X75Y56.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(19) : SLICE_X88Y116.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_req : SLICE_X81Y85.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)13_2 : SLICE_X61Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13_2 : SLICE_X57Y75.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)39_1 : SLICE_X51Y55.
 nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr(0) : SLICE_X114Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a_and0000_1 :
SLICE_X76Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a_and0000_1 :
SLICE_X80Y69.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(12) : SLICE_X63Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1) : SLICE_X77Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(23) : SLICE_X86Y90.
 nf2_core/user_data_path/output_port_lookup/N6 : SLICE_X95Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(26) :
SLICE_X85Y102.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1) : SLICE_X64Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(17) :
SLICE_X82Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N41 : SLICE_X87Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N22 : SLICE_X82Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_2 : SLICE_X56Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121 :
SLICE_X75Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000121 :
SLICE_X72Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N20 : SLICE_X85Y58.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32 : SLICE_X46Y59.
 nf2_core/nf2_dma/timeout_synchronizer/ackA_and0000 : SLICE_X64Y152.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3> : SLICE_X16Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X12Y15.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<8> :
SLICE_X34Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8 : SLICE_X83Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)16_2 : SLICE_X67Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)7_1 : SLICE_X87Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1 : SLICE_X68Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(0)19 : SLICE_X35Y142.
 nf2_core/user_data_path/output_port_lookup/N3 : SLICE_X127Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(25) : SLICE_X69Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N107 : SLICE_X76Y52.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(0) : SLICE_X94Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N87 : SLICE_X74Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)9 : SLICE_X51Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9 : SLICE_X53Y64.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)9 : SLICE_X50Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N81 : SLICE_X70Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2 :
SLICE_X128Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N105 : SLICE_X71Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N77 : SLICE_X80Y62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X2Y38.
 nf2_core/udp_reg_addr(15) : SLICE_X36Y123.
 nf2_core/nf2_dma/sys_timeout : SLICE_X32Y131.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N52 : SLICE_X39Y64.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N52 : SLICE_X20Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N125 : SLICE_X75Y65.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N16 : SLICE_X19Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001136 : SLICE_X44Y116.
 nf2_core/udp_reg_addr(1) : SLICE_X61Y115.
 nf2_core/udp_reg_addr(7) : SLICE_X38Y127.
 nf2_core/udp_reg_addr(9) : SLICE_X36Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(16)0 : SLICE_X75Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)72 : SLICE_X70Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N87 : SLICE_X101Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N87 : SLICE_X86Y102.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<4> : SLICE_X73Y158.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<6> : SLICE_X75Y159.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue1/SP : SLICE_X64Y98.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3) : SLICE_X32Y40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41) : SLICE_X123Y110.
 nf2_core/user_data_path/output_port_lookup/N4 : SLICE_X80Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N83 : SLICE_X88Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N121 : SLICE_X93Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N117 : SLICE_X89Y105.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<12> : SLICE_X73Y161.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<10> : SLICE_X72Y160.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<12> : SLICE_X74Y162.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N411 : SLICE_X52Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N105 : SLICE_X95Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N41 : SLICE_X59Y129.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47) : SLICE_X118Y115.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57) : SLICE_X127Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67) : SLICE_X128Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55) : SLICE_X128Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27) : SLICE_X44Y55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11) : SLICE_X121Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N105 : SLICE_X85Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N113 : SLICE_X92Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N117 : SLICE_X96Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_1 : SLICE_X61Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X88Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_a : SLICE_X64Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44 : SLICE_X90Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000_1 :
SLICE_X87Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000_1 :
SLICE_X93Y100.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000095 : SLICE_X69Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001151 : SLICE_X71Y118.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12 : SLICE_X43Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10 : SLICE_X39Y95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10 : SLICE_X46Y40.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003216 : SLICE_X51Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112 : SLICE_X5Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112 : SLICE_X42Y103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11) : SLICE_X6Y44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11) : SLICE_X37Y102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11) : SLICE_X43Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29 : SLICE_X41Y78.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29 : SLICE_X47Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29 : SLICE_X41Y77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)48 : SLICE_X30Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48 : SLICE_X4Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48 : SLICE_X31Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8) : SLICE_X6Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17 : SLICE_X45Y100.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17 : SLICE_X44Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9) : SLICE_X5Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9) : SLICE_X42Y100.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9) : SLICE_X46Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(21) : SLICE_X50Y118.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X60Y26.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X70Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X7Y160.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49 : SLICE_X58Y27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49 : SLICE_X72Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N119 : SLICE_X83Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X73Y20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X11Y155.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N115 : SLICE_X84Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N93 : SLICE_X78Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N87 : SLICE_X81Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N95 : SLICE_X83Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N85 : SLICE_X80Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N97 : SLICE_X82Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N113 : SLICE_X80Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N83 : SLICE_X83Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N117 : SLICE_X79Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23 : SLICE_X37Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N103 : SLICE_X78Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N105 : SLICE_X85Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N91 : SLICE_X72Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N107 : SLICE_X78Y77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N641 : SLICE_X4Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N109 : SLICE_X81Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2 :
SLICE_X97Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N111 : SLICE_X72Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X98Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181_2 :
SLICE_X102Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181_2 :
SLICE_X131Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N16 : SLICE_X58Y130.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N32 : SLICE_X79Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82_1 : SLICE_X79Y83.
 rgmii_0_io/gmii_txd_falling(3) : SLICE_X16Y4.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1) : SLICE_X58Y133.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3) : SLICE_X49Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48 : SLICE_X83Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1 : SLICE_X54Y53.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(12) : SLICE_X103Y138.
 nf2_core/user_data_path/output_port_lookup/state : SLICE_X121Y105.
 nf2_core/user_data_path/output_port_lookup/state_nxt34 : SLICE_X106Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2 : SLICE_X42Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7> :
SLICE_X38Y120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20 : SLICE_X58Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20 : SLICE_X60Y30.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1 : SLICE_X7Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1 : SLICE_X34Y106.
 nf2_core/user_data_path/oq_in_reg_addr(15) : SLICE_X43Y115.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)31 : SLICE_X58Y34.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1 : SLICE_X43Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N6 : SLICE_X60Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N10 : SLICE_X90Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N18 : SLICE_X74Y102.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/tmp_ram_rd_en :
SLICE_X77Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8 : SLICE_X83Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(4) : SLICE_X80Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6) : SLICE_X78Y72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2> :
SLICE_X4Y34.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(9) : SLICE_X24Y114.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N77 : SLICE_X15Y40.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N79 : SLICE_X16Y53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N78 : SLICE_X40Y59.
 nf2_core/user_data_path/output_port_lookup/N10 : SLICE_X131Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(11) : SLICE_X20Y119.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(11) : SLICE_X17Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78.107822 : SLICE_X67Y78.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(1) : SLICE_X128Y87.
 nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000111 : SLICE_X107Y86.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(63) : SLICE_X106Y93.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(0) : SLICE_X83Y91.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X53Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3) : SLICE_X41Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000036 : SLICE_X68Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)95 : SLICE_X81Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X79Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19 : SLICE_X78Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7_1 : SLICE_X96Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7_1 : SLICE_X103Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)7_1 : SLICE_X84Y87.
 nf2_core/cpu_q_dma_rd_data(2)(26) : SLICE_X48Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24 : SLICE_X80Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N8 : SLICE_X50Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_req : SLICE_X82Y78.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1311 : SLICE_X51Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(20) : SLICE_X82Y98.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(60) : SLICE_X126Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(14) : SLICE_X82Y89.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N28 : SLICE_X97Y129.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)112 : SLICE_X65Y140.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4> :
SLICE_X30Y135.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6> :
SLICE_X32Y136.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000015 : SLICE_X80Y114.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000025 : SLICE_X71Y111.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2 :
SLICE_X74Y2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N571 : SLICE_X38Y56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N571 : SLICE_X20Y117.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N571 : SLICE_X17Y53.
 nf2_core/user_data_path/op_lut_in_reg_addr(6) : SLICE_X40Y121.
 nf2_core/user_data_path/op_lut_in_reg_addr(7) : SLICE_X42Y124.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(6) : SLICE_X52Y97.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(7) : SLICE_X45Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(4) :
SLICE_X86Y91.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(53) : SLICE_X64Y90.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(61) : SLICE_X126Y75.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62 : SLICE_X6Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000 : SLICE_X38Y104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0) : SLICE_X5Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0) : SLICE_X42Y102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0) : SLICE_X43Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208 : SLICE_X10Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208 : SLICE_X40Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208 : SLICE_X42Y37.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X4Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X31Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X42Y87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162 : SLICE_X47Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)206 : SLICE_X41Y86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48 : SLICE_X34Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X39Y103.
 nf2_core/sram_reg_wr_data(11) : SLICE_X10Y106.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000155 : SLICE_X108Y71.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(62) : SLICE_X63Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N77 : SLICE_X80Y67.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(11) : SLICE_X43Y116.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(12) : SLICE_X43Y117.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(1) : SLICE_X50Y107.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(5) : SLICE_X47Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7) : SLICE_X33Y84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X86Y116.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30) : SLICE_X20Y68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17) : SLICE_X9Y63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(25) : SLICE_X10Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N79 : SLICE_X82Y73.
 nf2_core/user_data_path/output_port_lookup/N7 : SLICE_X128Y97.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(55) : SLICE_X75Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000 : SLICE_X129Y77.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)131 : SLICE_X53Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and00006 :
SLICE_X88Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and00006 :
SLICE_X89Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N135 : SLICE_X91Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)2 : SLICE_X6Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10) : SLICE_X4Y47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X76Y27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X113Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N139 : SLICE_X83Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N137 : SLICE_X81Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7 : SLICE_X67Y19.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X73Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X20Y0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N133 : SLICE_X82Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N129 : SLICE_X79Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N127 : SLICE_X78Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N125 : SLICE_X84Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N123 : SLICE_X81Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N121 : SLICE_X82Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000053 : SLICE_X97Y65.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(48) : SLICE_X74Y117.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X0Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X34Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not000130_SW0_1 : SLICE_X62Y34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N48 : SLICE_X42Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(22)0 : SLICE_X81Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(16)0 : SLICE_X76Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(18)0 : SLICE_X82Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(29)0 : SLICE_X74Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X5Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X31Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X45Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X45Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N161 : SLICE_X24Y112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X88Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X18Y37.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X44Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X131Y95.
 nf2_core/user_data_path/output_port_lookup/N8 : SLICE_X124Y105.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(49) : SLICE_X83Y110.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(57) : SLICE_X128Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N60 : SLICE_X30Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N60 : SLICE_X32Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000026 :
SLICE_X129Y91.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N411 : SLICE_X6Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N701 : SLICE_X41Y87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N701 : SLICE_X45Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71 : SLICE_X31Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(16) :
SLICE_X72Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(26) :
SLICE_X74Y66.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N75 : SLICE_X96Y83.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_req : SLICE_X92Y103.
 nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr(0) : SLICE_X71Y96.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51 : SLICE_X39Y62.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51 : SLICE_X24Y111.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51 : SLICE_X15Y34.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(58) : SLICE_X129Y100.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10) : SLICE_X28Y133.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(2) : SLICE_X70Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(5)1113_2 : SLICE_X29Y140.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000035 : SLICE_X68Y120.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(59) : SLICE_X97Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X66Y59.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5 : SLICE_X38Y68.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5 : SLICE_X12Y38.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5 : SLICE_X25Y121.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5 : SLICE_X19Y37.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5 : SLICE_X25Y53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5 : SLICE_X25Y119.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5 : SLICE_X18Y34.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5 : SLICE_X20Y51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5 : SLICE_X44Y58.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5 : SLICE_X25Y111.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5 : SLICE_X11Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84 : SLICE_X4Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84 : SLICE_X43Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84 : SLICE_X40Y39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X7Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X38Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X43Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47 : SLICE_X46Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X8Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X35Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X44Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47 : SLICE_X44Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29 : SLICE_X8Y51.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29 : SLICE_X44Y65.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N45 : SLICE_X5Y44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N45 : SLICE_X32Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084 :
SLICE_X96Y72.
 nf2_core/device_id_reg/Mrom__varindex000017_f5 : SLICE_X3Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084 :
SLICE_X133Y93.
 nf2_core/device_id_reg/Mrom__varindex000048_f5 : SLICE_X0Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<8> :
SLICE_X125Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_words_left_cmp_le0000 : SLICE_X92Y84.
 nf2_core/user_data_path/output_queues/store_pkt/N10_REPLICA_11 : SLICE_X30Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1_REPLICA_15 : SLICE_X124Y119.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(58) : SLICE_X2Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48 : SLICE_X4Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)2 : SLICE_X5Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10 : SLICE_X7Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1 : SLICE_X7Y47.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10) : SLICE_X8Y48.
 nf2_core/sram_reg_addr(13) : SLICE_X8Y111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47 : SLICE_X9Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29_1 : SLICE_X9Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8) : SLICE_X13Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(19) : SLICE_X13Y84.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X16Y39.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(3) : SLICE_X22Y114.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(4) : SLICE_X22Y116.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(2) : SLICE_X23Y115.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(10) : SLICE_X23Y116.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N16 : SLICE_X24Y116.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(14) : SLICE_X26Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(5) : SLICE_X29Y64.
 nf2_core/core_256kb_0_reg_wr_data(473) : SLICE_X30Y95.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8> :
SLICE_X30Y136.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N641 : SLICE_X31Y95.
 nf2_core/core_256kb_0_reg_wr_data(476) : SLICE_X33Y98.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71) : SLICE_X34Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N59 : SLICE_X35Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10) : SLICE_X37Y101.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_1 : SLICE_X38Y73.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2> : SLICE_X40Y63.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2 : SLICE_X40Y100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)17 : SLICE_X40Y103.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X41Y39.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(15) : SLICE_X41Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(15) : SLICE_X41Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12 : SLICE_X42Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43 : SLICE_X42Y105.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(19) : SLICE_X42Y115.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(16) : SLICE_X42Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N371 : SLICE_X43Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)163 : SLICE_X43Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71 : SLICE_X44Y51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1) : SLICE_X44Y61.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10) : SLICE_X44Y79.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(19) : SLICE_X44Y114.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(21) : SLICE_X44Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12 : SLICE_X45Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48 : SLICE_X46Y79.
 nf2_core/user_data_path/oq_in_reg_addr(11) : SLICE_X46Y117.
 nf2_core/udp_reg_wr_data(9) : SLICE_X47Y116.
 nf2_core/udp_reg_wr_data(7) : SLICE_X48Y112.
 nf2_core/udp_reg_wr_data(19) : SLICE_X48Y115.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)32 : SLICE_X50Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)39_1 : SLICE_X53Y61.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13_2 : SLICE_X58Y70.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13_2 : SLICE_X60Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7_1 : SLICE_X64Y99.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(25) : SLICE_X65Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(3) : SLICE_X66Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(7) : SLICE_X67Y90.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<10> : SLICE_X70Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(12) :
SLICE_X71Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(25) : SLICE_X71Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(29) : SLICE_X72Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(15) : SLICE_X73Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(29) : SLICE_X74Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(1)9 : SLICE_X74Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(27) : SLICE_X74Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(9) : SLICE_X75Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21) : SLICE_X75Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(1) : SLICE_X75Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N18 : SLICE_X75Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N28 : SLICE_X76Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N133 : SLICE_X76Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3) : SLICE_X76Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(27) : SLICE_X76Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(27) :
SLICE_X76Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(2) : SLICE_X76Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a : SLICE_X76Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22) :
SLICE_X76Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15) : SLICE_X76Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(15)0 : SLICE_X76Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(10) : SLICE_X77Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N30 : SLICE_X77Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(23) : SLICE_X77Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15) :
SLICE_X77Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(5) : SLICE_X77Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(27) : SLICE_X77Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N97 : SLICE_X77Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1) : SLICE_X78Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N34 : SLICE_X78Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(21) : SLICE_X78Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(16)0 : SLICE_X78Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N26 : SLICE_X78Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(25) : SLICE_X78Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10 : SLICE_X78Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(30) : SLICE_X78Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N16 : SLICE_X78Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N129 : SLICE_X79Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(18) : SLICE_X79Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6) : SLICE_X79Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N36 : SLICE_X79Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N32 : SLICE_X79Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(20)0 : SLICE_X79Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(21) : SLICE_X79Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N65 : SLICE_X80Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N79 : SLICE_X81Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N85 : SLICE_X81Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N135 : SLICE_X81Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N99 : SLICE_X81Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(22) : SLICE_X82Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X82Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10) :
SLICE_X82Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b : SLICE_X84Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N123 : SLICE_X84Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(22) :
SLICE_X85Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_b : SLICE_X85Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)7_1 : SLICE_X85Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)7_1 : SLICE_X85Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(7) :
SLICE_X86Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(2) :
SLICE_X86Y96.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(9) : SLICE_X86Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N137 : SLICE_X87Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(19) : SLICE_X87Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(26) :
SLICE_X87Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N113 : SLICE_X87Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1) : SLICE_X88Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(12) :
SLICE_X88Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25) :
SLICE_X88Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N125 : SLICE_X89Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(2) :
SLICE_X89Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10) : SLICE_X89Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N1 : SLICE_X89Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(28) :
SLICE_X89Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N89 : SLICE_X90Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N139 : SLICE_X90Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N99 : SLICE_X90Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(19) :
SLICE_X90Y96.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6) : SLICE_X91Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N103 : SLICE_X91Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(23) : SLICE_X91Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N89 : SLICE_X91Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N101 : SLICE_X91Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(12) :
SLICE_X91Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1) : SLICE_X92Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N95 : SLICE_X93Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(11) :
SLICE_X93Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N93 : SLICE_X93Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)50 : SLICE_X94Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(25) : SLICE_X97Y88.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2 : SLICE_X102Y160.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37) : SLICE_X107Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49) : SLICE_X126Y96.


The following Nets were re-routed.
----------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)8.
 nf2_core/user_data_path/output_queues/dst_oq_high_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(1).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_prog_full.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/user_data_path/oq_in_reg_data(19).
 nf2_core/user_data_path/output_queues/reset_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)54.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(19).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)76.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)76.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(10).
 reset1_8.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(1).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(14).
 nf2_core/user_data_path/op_lut_in_reg_addr(22).
 nf2_core/user_data_path/output_queues/rd_src_addr.
 nf2_core/user_data_path/output_queues/pkt_removed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/reg_rd_wr_L_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9).
 nf2_core/rd_0_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(9).
 nf2_core/rd_0_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(12).
 nf2_core/user_data_path/reset_1.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(27).
 nf2_core/user_data_path/op_lut_in_reg_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N1.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r0000.
 reset1_4.
 nf2_core/cpu_q_dma_wr_data(2)(3).
 nf2_core/cpu_q_dma_wr_data(2)(2).
 nf2_core/cpu_q_dma_wr_data(2)(1).
 nf2_core/cpu_q_dma_wr_data(2)(6).
 nf2_core/cpu_q_dma_wr_data(2)(5).
 nf2_core/cpu_q_dma_wr_data(2)(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N12.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N6.
 nf2_core/core_256kb_0_reg_addr(131).
 nf2_core/core_256kb_0_reg_addr(130).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/pkt_dropped.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_b.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/new_reg_req.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N12.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N6.
 nf2_core/core_256kb_0_reg_addr(147).
 nf2_core/core_256kb_0_reg_addr(146).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_a.
 nf2_core/core_256kb_0_reg_rd_data(329).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/reset_MAC.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_queues/rd_dst_addr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg.
 nf2_core/cpu_q_dma_wr_pkt_vld(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(24).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N6.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(24).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_nxt(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(24).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)71.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_rd_en.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N32.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(15).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(9).
 nf2_core/user_data_path/output_queues/pkt_stored.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/max_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N74.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)49_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/oq_in_reg_data(20).
 nf2_core/user_data_path/oq_in_reg_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)3.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/oq_in_reg_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(14).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(4).
 gmii_3_txd_int(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_req.
 nf2_core/user_data_path/output_queues/dst_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(3).
 nf2_core/rd_0_addr(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N45.
 nf2_core/user_data_path/output_queues/removed_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)103.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9).
 nf2_core/in_data(2)(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/dst_oq(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b_and000063.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(1).
 nf2_core/in_data(2)(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(14).
 nf2_core/cpu_q_dma_wr_data(2)(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(23).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(21).
 nf2_core/in_data(0)(21).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(5)16_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<12>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_wr_pntr_r<12>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(8).
 nf2_core/in_data(2)(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(14).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)71.
 nf2_core/in_data(6)(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(11).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(7).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_nxt(0)(1).
 nf2_core/cpu_q_dma_wr_ctrl(0)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)59.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(24).
 nf2_core/in_data(2)(22).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(13).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local9.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)22.
 nf2_core/user_data_path/output_queues/removed_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)86.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(33).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(30).
 nf2_core/in_data(4)(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)3.
 nf2_core/in_data(4)(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(17).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(15).
 nf2_core/in_data(4)(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)34.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg.
 nf2_core/user_data_path/output_queues/dst_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(10).
 nf2_core/in_data(6)(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(3).
 nf2_core/in_data(6)(14).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<9>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<11>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<10>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/in_data(0)(15).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(34).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(25).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(23).
 nf2_core/in_data(4)(23).
 nf2_core/in_data(4)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/cpu_q_dma_wr_data(0)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(34).
 nf2_core/in_data(6)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(45).
 nf2_core/in_data(2)(40).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(18).
 nf2_core/in_data(2)(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/in_data(6)(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(18).
 nf2_core/in_data(6)(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N124.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)8.
 nf2_core/in_data(0)(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N124.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(3).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(3).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(11).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(46).
 nf2_core/in_data(2)(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0).
 nf2_core/in_data(4)(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(10).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(19).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(17).
 nf2_core/in_data(4)(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(18).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(2).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(29)0.
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(2).
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(3).
 nf2_core/in_data(6)(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(9).
 nf2_core/in_data(6)(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(7).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/Madd_rbinnext_cy(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty_val417.
 nf2_core/in_data(0)(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(9).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo_empty.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_full_thresh_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(47).
 nf2_core/in_data(2)(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(15).
 nf2_core/user_data_path/reset_2.
 nf2_core/user_data_path/output_queues/store_pkt/rd_dst_oq_cmp_eq0000.
 nf2_core/user_data_path/output_queues/store_pkt/N9.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(0).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(6).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(1).
 nf2_core/user_data_path/output_queues/store_pkt/N2.
 nf2_core/in_data(2)(26).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(0).
 nf2_core/in_data(6)(42).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(29).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_txclk.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<5>.
 nf2_core/in_data(4)(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N01.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst_wr_done.
 nf2_core/user_data_path/output_queues/src_oq_empty(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(21).
 nf2_core/in_data(4)(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(9).
 nf2_core/in_data(6)(51).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(45).
 nf2_core/in_data(4)(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/store_pkt/N8.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0000.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0001.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0002.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0004.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0003.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(21).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(67).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(60).
 nf2_core/in_data(0)(60).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<8>.
 nf2_core/in_data(0)(52).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(24).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(58).
 nf2_core/in_data(2)(52).
 gmii_3_txd_int(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_a.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2>.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)54.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(18).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(3).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(2).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(0).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)10.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(29).
 nf2_core/core_256kb_0_reg_req(4).
 nf2_core/nf2_dma/nf2_dma_regs/reg_req_d1.
 nf2_core/core_256kb_0_reg_ack(4).
 nf2_core/user_data_path/output_queues/remove_pkt/ld_oq_dst.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16).
 nf2_core/rd_0_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)22.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8>.
 nf2_core/core_256kb_0_reg_wr_data(154).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(26).
 nf2_core/nf2_dma/nf2_dma_regs/N12.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(2)9.
 gmii_3_txd_int(6).
 gmii_3_txd_int(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(19)0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/udp_reg_addr(0).
 nf2_core/user_data_path/udp_reg_addr_in(0).
 nf2_core/user_data_path/udp_reg_master/N12.
 nf2_core/udp_reg_addr(1).
 nf2_core/user_data_path/udp_reg_addr_in(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/in_data(4)(53).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress.
 nf2_core/user_data_path/output_queues/oq_regs/req_in_progress.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(2).
 nf2_core/core_256kb_0_reg_wr_data(395).
 nf2_core/core_256kb_0_reg_wr_data(386).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)63.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(10).
 nf2_core/user_data_path/pipeline_datapath_in_reg_rd_wr_L.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N18.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003161.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(1).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(10).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(31)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(24)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<7>.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(26).
 nf2_core/nf2_dma/sys_txfifo_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(26)0.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(28).
 nf2_core/core_4mb_reg_addr(23).
 nf2_core/core_256kb_0_reg_addr(211).
 nf2_core/user_data_path/oq_in_reg_data(26).
 nf2_core/user_data_path/oq_in_reg_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(29)0.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(27).
 nf2_core/in_data(6)(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(24)0.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/out_wr(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_overrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(30)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(26)0.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(60).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(2).
 nf2_core/out_wr(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(2).
 nf2_core/nf2_dma/sys_txfifo_rd_data(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(3).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(7).
 nf2_core/nf2_dma/sys_txfifo_rd_data(8).
 nf2_core/nf2_dma/sys_txfifo_rd_data(9).
 nf2_core/cpu_q_dma_wr_data(1)(8).
 nf2_core/cpu_q_dma_wr_data(1)(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/new_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next_and0000.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(2).
 nf2_core/user_data_path/output_queues/store_pkt/N01.
 nf2_core/user_data_path/output_queues/input_fifo_empty.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(3).
 nf2_core/user_data_path/output_queues/store_pkt/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(13).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(15).
 nf2_core/in_data(6)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_a_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(18).
 nf2_core/in_data(6)(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(14).
 nf2_core/in_data(0)(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(5).
 nf2_core/in_data(0)(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(20).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(61).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(16).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(43).
 nf2_core/in_data(2)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)16_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(27).
 nf2_core/in_data(4)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(28).
 nf2_core/in_data(6)(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(14).
 nf2_core/in_data(6)(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N161.
 nf2_core/in_data(6)(39).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/result_ready.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(63).
 nf2_core/in_data(2)(56).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N32.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N251.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(54).
 nf2_core/in_data(2)(48).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(20)0.
 nf2_core/in_data(6)(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(27)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(30)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/core_256kb_0_reg_rd_wr_L(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/core_256kb_0_reg_req(15).
 nf2_core/user_data_path/oq_in_reg_data(24).
 nf2_core/user_data_path/oq_in_reg_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(21)0.
 nf2_core/in_data(6)(48).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(27)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(12).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(64).
 nf2_core/in_data(2)(57).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(1).
 nf2_core/in_data(4)(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(5).
 nf2_core/in_data(6)(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(24).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(65).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(58).
 nf2_core/in_data(0)(58).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(17).
 nf2_core/in_data(4)(58).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(0).
 nf2_core/in_data(6)(58).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(20)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a_and0000.
 nf2_core/in_data(4)(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_req.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_a_cy(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(3).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(5).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N28.
 nf2_core/user_data_path/output_queues/oq_regs/addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(22)16_2.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)79.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(22)64.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000_2.
 nf2_core/user_data_path/output_queues/store_pkt/N6.
 nf2_core/wr_0_addr(0).
 nf2_core/user_data_path/output_queues/store_pkt/N0.
 nf2_core/user_data_path/output_queues/store_pkt/N7.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)91.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(19).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(31).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_or0000.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_and0000.
 nf2_core/user_data_path/output_queues/remove_pkt/N3.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(18).
 nf2_core/wr_0_data(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_a_cy(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)3.
 nf2_core/wr_0_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(6).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)3.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)31.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)31.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(21)0.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)72.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt4.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(30).
 nf2_core/nf2_dma/iface_disable.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(31).
 nf2_core/in_ctrl(4)(4).
 nf2_core/user_data_path/input_arbiter/nearly_full(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt9.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(71).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(2
).
 nf2_core/in_ctrl(4)(7).
 nf2_core/user_data_path/input_arbiter/nearly_full(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(8).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(71).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(62).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(4
).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(2)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(6
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(8
).
 nf2_core/cpu_q_dma_wr_data(3)(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt.
 nf2_core/cpu_q_dma_wr_data(3)(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(1
0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(1
2).
 nf2_core/cpu_q_dma_wr_data(3)(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/removed_oq(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N23.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(1
4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_nearly_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_prog_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt_and0000.
 nf2_core/cpu_q_dma_can_wr_pkt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(50).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(2).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(1
6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(1
8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(22).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(51).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(3).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(2
0).
 nf2_core/user_data_path/output_queues/remove_pkt/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(2
2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(4).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(2
4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(2
6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(53).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(2
8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_a_cy(3
0).
 nf2_core/nf2_dma/sys_txfifo_rd_data(10).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(10).
 nf2_core/cpu_q_dma_wr_data(3)(10).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(18).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(8).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(19).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N96.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(8).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(8).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<43>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_stored.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(15).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(10).
 nf2_core/cpu_q_dma_wr_data(2)(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(12).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)13.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N5.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(0)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(1)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_tx_word_cnt_delta_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(2)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(3)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_tx_word_cnt_delta_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(31).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(4).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(4)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(5)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_tx_word_cnt_delta_cy(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(6).
 nf2_core/in_data(2)(6).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(6).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(6)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(7)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_tx_word_cnt_delta_cy(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(9).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(8).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(8)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(9)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo_empty.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N5.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(1).
 nf2_core/cpu_q_dma_wr_data(3)(9).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(11).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N10.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000416.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(11).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(11).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(2).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(3).
 nf2_core/in_ctrl(4)(5).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(1)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(2).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(18).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/Madd_subtract_addsub00006.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_nxt(3).
 nf2_core/cpu_q_dma_wr_pkt_vld(3).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(11).
 nf2_core/out_ctrl(7)(3).
 nf2_core/out_ctrl(7)(1).
 nf2_core/out_ctrl(7)(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N15.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(22).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(13).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(14).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_wr.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(4).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(11).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N96.
 nf2_core/nf2_dma/nf2_dma_regs/N7.
 nf2_core/core_256kb_0_reg_wr_data(137).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(9).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(7).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)94.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(5).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)91.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(26)25.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(4).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N291.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(3).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)31.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/cpu_q_dma_rd_data(1)(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/store_pkt/N12.
 nf2_core/wr_0_addr(1).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)31.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000015.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N341.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000129.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001391.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000144.
 nf2_core/user_data_path/op_lut_in_reg_data(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(13).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_wr_data(13).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_word_cnt_delta_cy(7).
 nf2_core/user_data_path/oq_in_reg_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(28).
 nf2_core/user_data_path/output_queues/enable_send_pkt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000056.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux00007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/rd_en(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/user_data_path/input_arbiter/nearly_full(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(7).
 nf2_core/in_data(2)(2).
 nf2_core/in_data(2)(7).
 nf2_core/cpu_q_dma_wr(3).
 nf2_core/in_data(2)(10).
 nf2_core/in_data(2)(11).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(36).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(4).
 nf2_core/cpu_q_dma_rd_data(0)(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/cpu_q_dma_rd_data(1)(4).
 nf2_core/cpu_q_dma_wr_data(3)(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
6).
 nf2_core/user_data_path/output_queues/remove_pkt/N4.
 nf2_core/user_data_path/output_queues/src_oq(0).
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/src_oq(1).
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N01.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_bad.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(54).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(12).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N01.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N41.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_bad.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/user_data_path/output_queues/remove_pkt/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(47).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(26).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_or0000_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/q_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(49).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(2)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_update_d1.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N84.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(5).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N98.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(5).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(0).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(0).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/N9.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_req_cmp_eq0002.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(5).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)19.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(5).
 nf2_core/user_data_path/oq_in_reg_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N262.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(23).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(26).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(9).
 nf2_core/cpu_q_dma_rd_data(3)(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/store_pkt/N14.
 nf2_core/wr_0_addr(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(11).
 nf2_core/cpu_q_dma_wr_data(2)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1/carrynet<
1>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/in_data(3)(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1/carrynet<
3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0005.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(10).
 nf2_core/in_data(5)(10).
 nf2_core/cpu_q_dma_wr_data(3)(1).
 nf2_core/in_data(7)(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_b.
 nf2_core/in_data(1)(11).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_nxt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/in_data(7)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/in_data(1)(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(5).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N8.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000516.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(19).
 nf2_core/user_data_path/input_arbiter/nearly_full(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(12).
 nf2_core/in_data(3)(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(15).
 nf2_core/user_data_path/input_arbiter/nearly_full(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(20).
 nf2_core/in_data(5)(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(3).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000116.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(20).
 nf2_core/in_data(7)(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(29).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_req.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/store_pkt/N16.
 nf2_core/wr_0_addr(3).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(13).
 nf2_core/in_data(3)(13).
 nf2_core/nf2_dma/sys_txfifo_rd_data(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/core_256kb_0_reg_wr_data(150).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(22).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst_wr_done.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(13).
 nf2_core/in_data(5)(13).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2>.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c0/carrynet<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_a.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c0/carrynet<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)37.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92.
 nf2_core/in_data(1)(22).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(27).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N301.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/in_data(3)(30).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(4).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(4).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)19.
 nf2_core/wr_0_addr(10).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(10).
 nf2_core/user_data_path/output_queues/store_pkt/N30.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(0).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)26.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(0).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(1).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(6).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)26.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13_2.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_reg<1>.
 nf2_core/nf2_dma/sys_txfifo_rd_data(7).
 nf2_core/cpu_q_dma_wr_data(2)(7).
 nf2_core/in_data(7)(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(27).
 nf2_core/in_data(1)(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(5).
 nf2_core/nf2_dma/sys_txfifo_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(23).
 nf2_core/in_data(1)(23).
 nf2_core/core_4mb_reg_addr(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_reg<1>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/cpu_q_dma_wr_data(0)(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/in_data(3)(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/store_pkt/N18.
 nf2_core/wr_0_addr(4).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(4).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(0)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(1)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(31).
 nf2_core/in_data(5)(31).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(2)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(3)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(23).
 nf2_core/in_data(5)(23).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(4).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(4)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(5)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(7)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_or0000.
 nf2_core/in_data(5)(15).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(8).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(8)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(9)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(7).
 nf2_core/out_ctrl(7)(7).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(10).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src_wr_done.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N21.
 rgmii_1_io/gmii_rx_er_reg.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(15).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(3).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000061.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(13).
 nf2_core/cpu_q_dma_wr_data(0)(13).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(19).
 nf2_core/cpu_q_dma_wr_data(0)(19).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10).
 nf2_core/nf2_dma/sys_txfifo_rd_data(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/in_data(3)(32).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(18).
 nf2_core/in_data(3)(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N100.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/cpu_q_dma_wr_data(0)(21).
 nf2_core/in_data(7)(32).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr.
 nf2_core/in_data(1)(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(0)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(1)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)19.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(2)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(3)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)19.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(4)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(5)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17).
 nf2_core/in_data(3)(17).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(6).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(6)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(7)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/user_data_path/output_queues/store_pkt/N28.
 nf2_core/wr_0_addr(5).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(5).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(5).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(5).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(8).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(8)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(9)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001151.
 nf2_core/user_data_path/op_lut_in_reg_data(30).
 nf2_core/user_data_path/op_lut_in_reg_data(18).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(10).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(11).
 nf2_core/in_data(7)(33).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/in_data(1)(42).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/in_data(1)(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N7.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(34).
 nf2_core/in_data(3)(34).
 nf2_core/cpu_q_dma_wr_data(0)(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(26).
 nf2_core/in_data(3)(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(50).
 nf2_core/in_data(5)(50).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(42).
 nf2_core/in_data(5)(42).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_q_dma_wr_data(0)(18).
 nf2_core/in_data(7)(42).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/cpu_q_dma_wr_data(0)(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/in_data(7)(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/in_data(1)(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_nxt(3)(0).
 nf2_core/cpu_q_dma_wr_ctrl(3)(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_nxt(3)(2).
 nf2_core/cpu_q_dma_wr_ctrl(3)(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(35).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(27).
 nf2_core/in_data(1)(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/in_data(3)(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/in_data(3)(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(2).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(51).
 nf2_core/in_data(5)(51).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/in_data(5)(27).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(19).
 nf2_core/in_data(5)(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N17.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N24.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N8.
 nf2_core/nf2_dma/pkt_len(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N11.
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00009.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000021.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000036.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N88.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/in_data(7)(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/Madd_wr_data_joint_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(14).
 nf2_core/in_data(7)(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/Madd_wr_data_joint_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N80.
 nf2_core/cpu_q_dma_wr_data(0)(30).
 nf2_core/wr_0_addr(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/Madd_wr_data_joint_cy(5).
 nf2_core/nf2_dma/sys_txfifo_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/Madd_wr_data_joint_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(44).
 nf2_core/in_data(1)(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_data_joint(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N82.
 nf2_core/in_data(1)(36).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/write_a_or0000_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(1).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)58.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(1).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/write_a_or0000_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(7).
 nf2_core/user_data_path/op_lut_in_data(26).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/empty(3).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/in_data(5)(60).
 nf2_core/core_256kb_0_reg_wr_data(256).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_not0001.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(10).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(12).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(13).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(52).
 nf2_core/in_data(5)(52).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(14).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(16).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(18).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(1).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(1).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(14).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(60).
 nf2_core/in_data(7)(60).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(0).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_file_0_not0001.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(3).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(0).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(9).
 nf2_core/in_data(7)(52).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(5).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(0).
 nf2_core/wr_0_addr(6).
 nf2_core/wr_0_addr(7).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(6).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(7).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/in_data(7)(36).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(2).
 nf2_core/wr_0_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(2).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(9).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(4).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(5).
 nf2_core/wr_0_addr(11).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(10).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(11).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(5).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/in_data(7)(28).
 nf2_core/wr_0_addr(12).
 nf2_core/wr_0_addr(13).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(13).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(13).
 nf2_core/wr_0_addr(14).
 nf2_core/wr_0_addr(15).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(14).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(15).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/in_data(3)(61).
 nf2_core/wr_0_addr(16).
 nf2_core/wr_0_addr(17).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(16).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(17).
 nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub0000_cy(17).
 nf2_core/wr_0_addr(18).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(18).
 nf2_core/in_data(3)(53).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(12).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(10).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(8).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(11).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(15).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(13).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(7).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(14).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(1).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(18).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(16).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(9).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(17).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(21).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(19).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(2).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(22).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(4).
 nf2_core/user_data_path/pipeline_datapath_in_reg_req.
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(3).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(6).
 nf2_core/user_data_path/pipeline_datapath_in_reg_addr(0).
 nf2_core/in_data(3)(45).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(61).
 nf2_core/in_data(5)(61).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(24).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/in_data(5)(53).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(26).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(1).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(31).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(30).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/in_data(5)(45).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(10).
 nf2_core/in_data(1)(40).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q21.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(29).
 nf2_core/in_data(5)(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q4.
 nf2_core/in_data(3)(40).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000016.
 nf2_core/in_data(5)(40).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000149.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(3).
 nf2_core/in_data(7)(40).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(45).
 nf2_core/in_data(7)(45).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N30.
 nf2_core/nf2_dma/sys_rxfifo_nearly_full.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(1).
 nf2_core/nf2_dma/sys_rxfifo_wr_eop.
 nf2_core/nf2_dma/pkt_egress.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)6.
 nf2_core/in_data(3)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58).
 nf2_core/in_data(5)(54).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N22.
 nf2_core/nf2_dma/pkt_len(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N6.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000616.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N8.
 nf2_core/in_data(1)(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004_2.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(63).
 nf2_core/in_data(5)(63).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_rd_wr_L_out.
 nf2_core/in_data(1)(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(56).
 nf2_core/in_data(1)(56).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N16.
 nf2_core/nf2_dma/pkt_len(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(2).
 nf2_core/cpu_q_dma_wr_ctrl(3)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(32).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/in_data(5)(48).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000037.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000016.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/in_data(7)(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(29).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N14.
 nf2_core/nf2_dma/pkt_len(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_empty.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/in_data(5)(59).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/in_data(7)(59).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N54.
 nf2_core/core_256kb_0_reg_wr_data(448).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/core_256kb_0_reg_req(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next66.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next102.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next83.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next32.
 nf2_core/wr_0_req.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next_and0000.
 nf2_core/user_data_path/output_queues/store_pkt/N50.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0002.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
4>.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000078.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(7).
 nf2_core/user_data_path/input_arbiter/state_next_0_and00019.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(3).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(14).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000091.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(31).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)13.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/Maddsub_txf_num_pkts_waiting_addsub0000_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000125.
 nf2_core/wr_0_data(9).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(9).
 nf2_core/user_data_path/output_queues/store_pkt/N10.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(0)252.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(2).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(25).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(6).
 nf2_core/user_data_path/input_arbiter/N4.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(6)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N54.
 nf2_core/core_256kb_0_reg_wr_data(491).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(4).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N12.
 nf2_core/nf2_dma/pkt_len(4).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(19).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(3
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N4.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000716.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(14).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(57).
 nf2_core/user_data_path/op_lut_in_ctrl(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(58).
 nf2_core/in_data(2)(50).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N54.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)140.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)12.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)124.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)1.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(30).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(30).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(22).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(9).
 nf2_core/core_256kb_0_reg_wr_data(495).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(23).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(15).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N17.
 nf2_core/core_256kb_0_reg_wr_data(496).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack.
 nf2_core/user_data_path/output_queues/remove_pkt/N7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(16).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_SW0_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000112.
 nf2_core/out_ctrl(0)(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N2.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000816.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(13).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(5).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N10.
 nf2_core/nf2_dma/pkt_len(5).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)126.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)116.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(2).
 nf2_core/core_256kb_0_reg_wr_data(497).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(23).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(23).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(7
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(11).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(6).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N81.
 nf2_core/nf2_dma/pkt_len(6).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(6).
 nf2_core/nf2_dma/sys_txfifo_rd_is_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(18).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2-In23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N54.
 nf2_core/core_256kb_0_reg_wr_data(434).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/user_data_path/op_lut_in_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(5
).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_q_dma_wr_data(3)(17).
 nf2_core/cpu_q_dma_wr_data(3)(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(23).
 nf2_core/cpu_q_dma_wr_data(3)(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(26).
 nf2_core/cpu_q_dma_wr_data(3)(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(25).
 nf2_core/cpu_q_dma_wr_data(3)(25).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(16).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(17).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<7>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N21.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(20).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/state.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(0
).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_dvld.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/input_arbiter/rd_en(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Result(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(25).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N3.
 nf2_core/user_data_path/output_queues/enable_send_pkt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000052.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux00008.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(6).
 nf2_core/in_ctrl(2)(6).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N61.
 nf2_core/nf2_dma/pkt_len(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000225.
 nf2_core/user_data_path/op_lut_in_reg_data(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(70).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(55).
 nf2_core/in_data(2)(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(5).
 nf2_core/in_data(6)(3).
 nf2_core/in_data(6)(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/in_data(1)(49).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/cpu_q_dma_wr_data(3)(24).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N02.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000916.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)32.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(8).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N4.
 nf2_core/nf2_dma/pkt_len(8).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state.
 nf2_core/core_256kb_0_reg_req(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13_2.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/state.
 nf2_core/core_256kb_0_reg_req(9).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N73.
 nf2_core/rd_0_req.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wq2_rptr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000263_2.
 nf2_core/core_256kb_0_reg_wr_data(482).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_goodframe.
 nf2_core/in_data(1)(17).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N2.
 nf2_core/nf2_dma/pkt_len(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(0).
 nf2_core/cpu_q_dma_wr_data(3)(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N20.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(23).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<0>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<1>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<0>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<1>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<2>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<2>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(15).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<5>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<5>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>.
 nf2_core/user_data_path/op_lut_in_ctrl(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<6>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<7>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<6>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<7>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_rd_pntr_plus1_r<9>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_c
ntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Result<9>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(0).
 nf2_core/nf2_dma/nf2_dma_regs/N5.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(2).
 nf2_core/nf2_dma/nf2_dma_regs/state.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(45).
 nf2_core/in_data(1)(45).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(46).
 nf2_core/in_data(1)(46).
 nf2_core/user_data_path/input_arbiter/rd_en(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(18).
 nf2_core/core_256kb_0_reg_wr_data(480).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(18).
 nf2_core/cpu_q_dma_wr_data(3)(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(8
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(1
0).
 nf2_core/core_256kb_0_reg_wr_data(449).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(10).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6).
 nf2_core/user_data_path/op_lut_in_data(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6).
 nf2_core/cpu_q_dma_wr_data(3)(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(23).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/core_4mb_reg_wr_data(41).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(5).
 nf2_core/core_256kb_0_reg_rd_data(467).
 nf2_core/core_256kb_0_reg_rd_data(499).
 nf2_core/core_256kb_0_reg_rd_data(435).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(16).
 nf2_core/core_256kb_0_reg_rd_data(371).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(6).
 nf2_core/core_256kb_0_reg_rd_data(436).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg.
 nf2_core/cpu_q_dma_nearly_full(1).
 nf2_core/cpu_q_dma_nearly_full(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(27).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq000012.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/core_256kb_0_reg_rd_data(508).
 nf2_core/core_256kb_0_reg_rd_data(412).
 nf2_core/core_256kb_0_reg_rd_data(444).
 nf2_core/cpu_q_dma_nearly_full(2).
 nf2_core/cpu_q_dma_nearly_full(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq000025.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg.
 nf2_core/core_256kb_0_reg_wr_data(158).
 nf2_core/cpu_q_dma_wr_data(1)(15).
 nf2_core/core_256kb_0_reg_rd_data(405).
 nf2_core/core_256kb_0_reg_rd_data(437).
 nf2_core/core_256kb_0_reg_rd_data(373).
 nf2_core/core_256kb_0_reg_rd_data(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(4).
 nf2_core/core_256kb_0_reg_rd_data(445).
 nf2_core/core_256kb_0_reg_rd_data(317).
 nf2_core/core_256kb_0_reg_rd_data(157).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<4>.
 nf2_core/core_256kb_0_reg_rd_data(483).
 nf2_core/in_data(1)(12).
 nf2_core/in_data(1)(21).
 nf2_core/user_data_path/output_queues/oq_regs/q_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux00004.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/N5.
 nf2_core/user_data_path/input_arbiter/cur_queue(0).
 nf2_core/user_data_path/input_arbiter/cur_queue(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000026.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000054_2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/core_256kb_0_reg_rd_data(457).
 nf2_core/core_256kb_0_reg_rd_data(425).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N211.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N201.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(4).
 nf2_core/core_256kb_0_reg_addr(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N0.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N211.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_and0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N201.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/core_256kb_0_reg_rd_data(407).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 nf2_core/core_256kb_0_reg_addr(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)13.
 nf2_core/core_256kb_0_reg_rd_data(478).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(2).
 nf2_core/core_256kb_0_reg_rd_data(286).
 nf2_core/core_4mb_reg_rd_data(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(4
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(33).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/core_256kb_0_reg_rd_data(408).
 nf2_core/user_data_path/op_lut_in_data(41).
 nf2_core/user_data_path/op_lut_in_data(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(41).
 nf2_core/user_data_path/op_lut_in_data(20).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(20).
 nf2_core/core_256kb_0_reg_rd_data(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/core_256kb_0_reg_rd_data(415).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(28).
 nf2_core/nf2_dma/cpci_cpu_q_dma_can_wr_pkt(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N63.
 nf2_core/core_256kb_0_reg_rd_data(31).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/core_256kb_0_reg_rd_data(452).
 nf2_core/core_256kb_0_reg_rd_data(484).
 nf2_core/core_256kb_0_reg_rd_data(4).
 nf2_core/in_data(6)(9).
 nf2_core/in_data(6)(59).
 nf2_core/core_256kb_0_reg_rd_data(506).
 nf2_core/core_256kb_0_reg_rd_data(410).
 nf2_core/in_data(6)(40).
 nf2_core/core_256kb_0_reg_rd_data(346).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N301.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_b(2).
 nf2_core/core_256kb_0_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000043_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and0000.
 nf2_core/core_256kb_0_reg_rd_data(485).
 nf2_core/core_256kb_0_reg_rd_data(389).
 nf2_core/core_256kb_0_reg_rd_data(421).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(7).
 nf2_core/core_256kb_0_reg_rd_data(261).
 nf2_core/core_256kb_0_reg_rd_data(293).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)55.
 nf2_core/core_256kb_0_reg_rd_data(507).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13.
 nf2_core/core_256kb_0_reg_rd_data(347).
 nf2_core/core_256kb_0_reg_rd_data(283).
 nf2_core/core_4mb_reg_rd_data(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13.
 nf2_core/core_256kb_0_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(30).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_empty.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(9
).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(3).
 nf2_core/core_256kb_0_reg_rd_data(487).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(12).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_empty.
 nf2_core/core_256kb_0_reg_rd_data(359).
 nf2_core/core_256kb_0_reg_rd_data(295).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_full.
 nf2_core/cpu_q_dma_wr_data(2)(15).
 nf2_core/core_256kb_0_reg_rd_data(7).
 nf2_core/core_256kb_0_reg_rd_data(392).
 nf2_core/core_256kb_0_reg_rd_data(424).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(59).
 nf2_core/in_data(2)(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a.
 nf2_core/core_256kb_0_reg_rd_data(296).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(16).
 nf2_core/core_256kb_0_reg_rd_data(136).
 nf2_core/core_256kb_0_reg_rd_data(449).
 nf2_core/core_256kb_0_reg_rd_data(481).
 nf2_core/core_256kb_0_reg_rd_data(417).
 nf2_core/core_256kb_0_reg_rd_data(257).
 nf2_core/core_4mb_reg_rd_data(33).
 nf2_core/core_256kb_0_reg_rd_data(129).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(0).
 nf2_core/user_data_path/output_queues/store_pkt/dst_oq_next(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack.
 nf2_core/core_256kb_0_reg_rd_data(1).
 nf2_core/core_256kb_0_reg_rd_data(394).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<12>.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<11>.
 nf2_core/user_data_path/output_queues/parsed_dst_oq(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(2).
 nf2_core/user_data_path/output_queues/store_pkt/dst_oq_next(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_long.
 nf2_core/core_256kb_0_reg_rd_data(10).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_long.
 nf2_core/core_256kb_0_reg_rd_data(459).
 nf2_core/core_256kb_0_reg_rd_data(491).
 nf2_core/core_256kb_0_reg_rd_data(427).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N8.
 nf2_core/core_256kb_0_reg_rd_data(331).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<69>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/core_256kb_0_reg_rd_data(492).
 nf2_core/core_256kb_0_reg_rd_data(396).
 nf2_core/core_256kb_0_reg_rd_data(428).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/core_256kb_0_reg_rd_data(493).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(16).
 nf2_core/core_4mb_reg_rd_data(45).
 nf2_core/core_256kb_0_reg_rd_data(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/core_256kb_0_reg_rd_data(462).
 nf2_core/core_256kb_0_reg_rd_data(430).
 nf2_core/user_data_path/op_lut_in_data(46).
 nf2_core/user_data_path/op_lut_in_data(47).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(47).
 nf2_core/core_256kb_0_reg_rd_data(302).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/core_256kb_0_reg_rd_data(463).
 nf2_core/core_256kb_0_reg_rd_data(431).
 nf2_core/in_data(6)(60).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5.
 nf2_core/in_data(1)(18).
 nf2_core/core_256kb_0_reg_rd_data(464).
 nf2_core/core_256kb_0_reg_rd_data(496).
 nf2_core/core_256kb_0_reg_rd_data(432).
 nf2_core/core_256kb_0_reg_rd_data(336).
 nf2_core/core_256kb_0_reg_rd_data(272).
 nf2_core/core_256kb_0_reg_rd_data(304).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<71>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(6).
 nf2_core/device_id_reg/reg_ack_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/core_256kb_0_reg_rd_data(465).
 nf2_core/core_256kb_0_reg_rd_data(497).
 nf2_core/core_256kb_0_reg_rd_data(401).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<59>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/core_256kb_0_reg_rd_data(337).
 nf2_core/core_256kb_0_reg_rd_data(273).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_b(0).
 nf2_core/core_256kb_0_reg_rd_data(434).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_b(2).
 nf2_core/core_256kb_0_reg_rd_data(274).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)13.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41.
 nf2_core/core_256kb_0_reg_ack(15).
 nf2_core/user_data_path/op_lut_in_ctrl(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(28).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/core_256kb_0_reg_ack(8).
 nf2_core/core_256kb_0_reg_ack(9).
 nf2_core/core_256kb_0_reg_ack(6).
 nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/user_data_path/op_lut_in_data(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003076.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_or0000.
 nf2_core/core_256kb_0_reg_ack(2).
 nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/core_256kb_0_reg_rd_data(448).
 nf2_core/core_256kb_0_reg_rd_data(480).
 nf2_core/core_256kb_0_reg_rd_data(416).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(7).
 nf2_core/core_256kb_0_reg_rd_data(128).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(10).
 nf2_core/in_data(6)(28).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(10).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(7).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(11).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(11).
 nf2_core/user_data_path/op_lut_in_data(11).
 nf2_core/in_ctrl(1)(6).
 nf2_core/in_data(1)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(11).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(11).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(12).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(12).
 nf2_core/user_data_path/op_lut_in_data(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(12).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(12).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(12).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(1).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002932.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002476.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i_or0000.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(16).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(16).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(16).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(16).
 nf2_core/user_data_path/op_lut_in_data(16).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(16).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(16).
 N119.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(17).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(17).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(17).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(17).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(18).
 nf2_core/user_data_path/op_lut_in_data(18).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(18).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(18).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(0).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta(2).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state(2).
 nf2_core/user_data_path/oq_in_wr.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(2).
 nf2_core/core_256kb_0_reg_rd_wr_L(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(3).
 nf2_core/core_4mb_reg_wr_data(32).
 nf2_core/core_256kb_0_reg_wr_data(128).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(18).
 nf2_core/core_256kb_0_reg_wr_data(148).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(20).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(5).
 nf2_core/core_4mb_reg_wr_data(37).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N6.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<11>.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<12>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6).
 nf2_core/udp_reg_addr(2).
 nf2_core/user_data_path/udp_reg_addr_in(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(7).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ack_nxt.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_and0000.
 nf2_core/user_data_path/udp_reg_addr_in(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/core_256kb_0_reg_wr_data(261).
 nf2_core/in_data(0)(40).
 nf2_core/udp_reg_addr(5).
 nf2_core/user_data_path/udp_reg_addr_in(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(7).
 nf2_core/udp_reg_addr(6).
 nf2_core/user_data_path/udp_reg_addr_in(6).
 nf2_core/udp_reg_addr(7).
 nf2_core/user_data_path/udp_reg_addr_in(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8).
 nf2_core/udp_reg_addr(8).
 nf2_core/user_data_path/udp_reg_addr_in(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8).
 nf2_core/user_data_path/op_lut_in_ctrl(2).
 nf2_core/user_data_path/op_lut_in_ctrl(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack.
 nf2_core/wr_0_data(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(69).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(9).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(21).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(20).
 nf2_core/wr_0_data(20).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(20).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(25).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(28).
 nf2_core/in_data(2)(25).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(9).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_not0001.
 nf2_core/user_data_path/output_queues/remove_pkt/N2.
 nf2_core/user_data_path/output_queues/remove_pkt/Result(0).
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and00004.
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_0.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(9).
 nf2_core/wr_0_data(50).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(19).
 nf2_core/wr_0_data(19).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta.
 nf2_core/wr_0_data(27).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(27).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/wr_0_data(35).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(28).
 nf2_core/wr_0_data(28).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(4)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(3)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(1).
 nf2_core/in_data(6)(21).
 nf2_core/cpu_q_dma_wr_pkt_vld(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(6)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<4>.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(6)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(4)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(38).
 nf2_core/wr_0_data(38).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(3).
 nf2_core/wr_0_data(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(6)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(4)(4).
 nf2_core/in_data(7)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(3)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(6)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(4)(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/wr_0_data(70).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(3)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_err.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(4)(6).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(6).
 nf2_core/wr_0_data(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(4)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(3)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(7).
 nf2_core/wr_0_data(47).
 nf2_core/user_data_path/output_queues/dst_oq_full(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(7).
 nf2_core/user_data_path/output_queues/dst_oq_full(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(5).
 nf2_core/wr_0_data(55).
 nf2_core/user_data_path/output_queues/dst_oq_full(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(3).
 nf2_core/user_data_path/output_queues/dst_oq_full(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(26).
 nf2_core/in_ctrl(2)(2).
 nf2_core/core_256kb_0_reg_addr(5).
 nf2_core/user_data_path/op_lut_in_data(35).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(34).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(35).
 nf2_core/user_data_path/output_queues/src_oq_empty(5).
 nf2_core/user_data_path/output_queues/src_oq_empty(4).
 nf2_core/user_data_path/output_queues/src_oq_empty(3).
 nf2_core/user_data_path/output_queues/src_oq_empty(2).
 nf2_core/user_data_path/output_queues/enable_send_pkt(5).
 nf2_core/user_data_path/output_queues/enable_send_pkt(4).
 nf2_core/user_data_path/op_lut_in_data(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(22).
 nf2_core/wr_0_data(49).
 nf2_core/user_data_path/output_queues/enable_send_pkt(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(15).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(19).
 nf2_core/wr_0_data(69).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(2).
 nf2_core/in_data(6)(62).
 nf2_core/in_data(6)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(20).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(20).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(20).
 nf2_core/in_ctrl(6)(3).
 nf2_core/in_ctrl(6)(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(20).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(20).
 nf2_core/in_data(6)(20).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_full.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(28).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(28).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(28).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(28).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en14.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(28).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(28).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_rd_en(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_r
d_en.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<67>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_almost_full.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(29).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(29).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(3).
 nf2_core/user_data_path/input_arbiter/state_next_0_and000129.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(22).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(22).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(22).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(4)1.
 nf2_core/user_data_path/op_lut_in_ctrl(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(7)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(22).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(22).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(51).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_rd_en(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_almost_full.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_full.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_r
d_en.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(3).
 nf2_core/user_data_path/op_lut_in_data(53).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(3).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(37).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(37).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(37).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(37).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(37).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(23).
 nf2_core/user_data_path/op_lut_in_data(23).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(29).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(10).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(29).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(30).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(8).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(38).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(38).
 nf2_core/user_data_path/op_lut_in_data(38).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<54>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<55>.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(11).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(38).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(2)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(3)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(24).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(24).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(12).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(24).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(24).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(24).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(51).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(60).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo_rd_en.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(24).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(21).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(24).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(39).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(46).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(46).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(46).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(46).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(46).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(46).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(32).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(32).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(32).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(17).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(14).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(17).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(32).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(47).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(14).
 nf2_core/in_data(1)(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(50).
 nf2_core/in_data(1)(50).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(16).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(47).
 nf2_core/user_data_path/op_lut_in_ctrl(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(26).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(33).
 nf2_core/user_data_path/op_lut_in_wr.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(33).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(40).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(40).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(40).
 nf2_core/user_data_path/op_lut_in_data(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(40).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(48).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(55).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(55).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(55).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(55).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(27).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(27).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(27).
 gmii_3_tx_er_int.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(27).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(27).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(41).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f536.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f536.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(49).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(49).
 nf2_core/user_data_path/op_lut_in_data(49).
 nf2_core/in_data(6)(23).
 nf2_core/in_data(6)(49).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(49).
 nf2_core/in_ctrl(6)(2).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(56).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f552.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f552.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(56).
 nf2_core/user_data_path/op_lut_in_data(56).
 nf2_core/in_data(6)(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(35).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f529.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f529.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(35).
 nf2_core/in_data(1)(19).
 nf2_core/in_data(1)(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(35).
 nf2_core/user_data_path/input_arbiter/rd_en(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(42).
 nf2_core/in_data(7)(44).
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(2)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(6)1.
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(5).
 nf2_core/user_data_path/op_lut_in_rdy.
 nf2_core/user_data_path/input_arbiter/_COND_11.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(5).
 nf2_core/user_data_path/input_arbiter/state_next_0_and0000.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(5)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(5)1.
 nf2_core/user_data_path/op_lut_in_ctrl(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(4)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(57).
 nf2_core/user_data_path/op_lut_in_data(57).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/rd_en(2).
 nf2_core/user_data_path/input_arbiter/empty(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(57).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N6.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(7).
 nf2_core/user_data_path/op_lut_in_data(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N26.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(36).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(36).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(36).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(36).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(36).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<71>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(43).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(50).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(8).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(8).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(8).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(44).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(44).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(44).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(44).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(44).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(51).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(51).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6).
 nf2_core/in_data(7)(6).
 nf2_core/in_data(1)(60).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<61>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(45).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(45).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(45).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(45).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(45).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(52).
 nf2_core/user_data_path/op_lut_in_data(52).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(52).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(52).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(52).
 nf2_core/cpu_q_dma_wr_data(2)(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(6).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_nxt(3)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(60).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(60).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(60).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(60).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(60).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(61).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N47.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(62).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(62).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(62).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(62).
 nf2_core/user_data_path/op_lut_in_data(62).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/empty(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N47.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(62).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(62).
 nf2_core/in_data(1)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(63).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<52>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(63).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/user_data_path/input_arbiter/empty(6).
 nf2_core/user_data_path/input_arbiter/empty(7).
 nf2_core/user_data_path/input_arbiter/empty(4).
 nf2_core/user_data_path/input_arbiter/empty(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<49>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(13).
 nf2_core/user_data_path/input_arbiter/empty(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/device_id_reg/Mrom__varindex000030_f5.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N14.
 nf2_core/device_id_reg/Mrom__varindex000014_f5.
 nf2_core/device_id_reg/Mrom__varindex000026_f5.
 nf2_core/device_id_reg/Mrom__varindex000027_f6.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(30).
 nf2_core/in_data(1)(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(24).
 nf2_core/in_data(1)(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<6>.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(6)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(5)(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)143.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)161_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(3)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(2)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(1)(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(58).
 nf2_core/in_data(1)(58).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(59).
 nf2_core/in_data(1)(59).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<8>.
 nf2_core/in_data(1)(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(70).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N611.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/core_256kb_0_reg_wr_data(290).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/cpu_q_dma_rd(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/in_data(4)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(4).
 nf2_core/user_data_path/udp_reg_data_in(10).
 nf2_core/user_data_path/input_arbiter/N2.
 nf2_core/user_data_path/input_arbiter/state_next_0_and00014.
 nf2_core/user_data_path/udp_reg_data_in(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/in_data(4)(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(71).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<38>.
 nf2_core/in_data(4)(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(69).
 nf2_core/in_data(4)(5).
 nf2_core/in_data(4)(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(6).
 nf2_core/udp_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/udp_reg_data_in(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/in_data(7)(41).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(26).
 nf2_core/udp_reg_rd_data(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(21).
 nf2_core/in_data(7)(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(25).
 nf2_core/in_data(7)(25).
 nf2_core/user_data_path/udp_reg_data_in(28).
 nf2_core/udp_reg_rd_data(28).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(10).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/in_ctrl(2)(7).
 nf2_core/in_data(3)(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(70).
 nf2_core/in_ctrl(2)(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(20).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(69).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(6).
 nf2_core/in_data(2)(29).
 nf2_core/in_ctrl(2)(4).
 nf2_core/in_ctrl(2)(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(20).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N21.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(67).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/in_ctrl(2)(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(7).
 nf2_core/in_data(0)(6).
 nf2_core/in_ctrl(2)(0).
 nf2_core/in_data(0)(18).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(22).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(64).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(1).
 nf2_core/in_ctrl(7)(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(6).
 nf2_core/in_ctrl(7)(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(22).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(43).
 nf2_core/in_data(0)(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/in_data(0)(27).
 nf2_core/in_data(7)(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(16).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(56).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<49>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N23.
 nf2_core/in_data(2)(33).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(33).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(53).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(52).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N27.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta_mux0000.
 nf2_core/in_data(2)(4).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_sent.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_not0001.
 nf2_core/in_wr(7).
 nf2_core/user_data_path/input_arbiter/rd_en(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(42).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(48).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/in_data(2)(34).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(71).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9).
 nf2_core/in_data(3)(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000025.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(19).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(14).
 nf2_core/in_data(7)(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(51).
 nf2_core/in_data(7)(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(33).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(28).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N01.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N01.
 nf2_core/in_data(2)(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<8>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<11>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<12>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<11>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<12>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N125.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0007.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0006.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_rd_wr_L_out.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(2).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(3).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(3).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(3).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(3).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(4).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(4).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(4).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(5).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(5).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(5).
 nf2_core/in_data(7)(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<52>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<53>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo_empty.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(6).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/pkt_chk_fifo_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(10).
 nf2_core/in_data(7)(12).
 nf2_core/in_data(7)(56).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_xor0004.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(9).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(9).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(9).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<9>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/rd_en(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Result(1)1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N32.
 nf2_core/in_data(7)(63).
 nf2_core/in_data(4)(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta_mux0000.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(9).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(68).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/pkt_chk_fifo_dout.
 nf2_core/in_data(7)(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_not0001.
 nf2_core/in_ctrl(4)(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not000113.
 nf2_core/in_data(4)(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
8>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_almost_full.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<7>.
 nf2_core/in_data(4)(29).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(51).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(61).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(46).
 nf2_core/in_data(0)(46).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(55).
 nf2_core/in_data(0)(55).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Madd_pkt_word_len_addsub000010.
 nf2_core/in_data(7)(13).
 nf2_core/in_data(7)(24).
 nf2_core/in_data(7)(23).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/in_data(4)(60).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(30).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(59).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(5).
 nf2_core/in_ctrl(3)(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(7).
 nf2_core/in_ctrl(3)(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<67>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(22).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(22).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(58).
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N26.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(57).
 nf2_core/in_data(4)(56).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(39).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(56).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/in_data(4)(54).
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(1).
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_cmp_eq0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(53).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc_xor0002.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc_xor0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<11>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<12>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_q_dma_rd_ctrl(1)(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq0000.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(47).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(2).
 nf2_core/nf2_dma/sys_timeout.
 nf2_core/in_data(3)(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
6>.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(3).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(3).
 nf2_core/in_data(7)(54).
 nf2_core/in_data(7)(46).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<61>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/cpu_q_dma_rd_ctrl(0)(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(2).
 nf2_core/in_ctrl(3)(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(52).
 nf2_core/in_data(3)(52).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(3).
 nf2_core/cpu_q_dma_rd_ctrl(1)(3).
 nf2_core/in_ctrl(3)(1).
 nf2_core/in_data(3)(57).
 nf2_core/in_data(3)(16).
 nf2_core/in_data(3)(48).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>.
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(8).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(37).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_a_lut(0).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/in_data(4)(35).
 nf2_core/in_data(4)(36).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(40).
 nf2_core/in_data(4)(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<5>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_wr_pntr_r<3>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(27).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(28).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(7).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x2<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(2).
 nf2_core/nf2_dma/sys_rxfifo_wr.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(0).
 nf2_core/nf2_dma/sys_rxfifo_full.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull_val4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/cpu_q_dma_rd(0).
 nf2_core/in_data(5)(0).
 nf2_core/in_data(3)(60).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/cpu_q_dma_rd(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/cpu_q_dma_rd(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta_mux0000.
 nf2_core/in_data(0)(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_stored.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/in_data(3)(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000050.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_cmp_eq0001.
 nf2_core/in_data(5)(1).
 nf2_core/in_data(5)(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N02.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N11.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr_nxt.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N02.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr_nxt.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N02.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Result(1)1.
 nf2_core/user_data_path/input_arbiter/rd_en(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<54>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<55>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N26.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N7.
 nf2_core/in_data(5)(32).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0)119.
 nf2_core/out_ctrl(5)(0).
 nf2_core/out_ctrl(5)(6).
 nf2_core/out_ctrl(5)(2).
 nf2_core/out_ctrl(5)(3).
 nf2_core/out_ctrl(5)(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(4).
 nf2_core/in_data(5)(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N23.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub00006.
 nf2_core/in_data(5)(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0)119.
 nf2_core/out_ctrl(7)(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(47).
 nf2_core/in_data(5)(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(22).
 nf2_core/in_data(5)(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N161.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(3).
 nf2_core/in_data(5)(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(33).
 nf2_core/in_data(5)(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(34).
 nf2_core/in_data(5)(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/in_data(5)(7).
 nf2_core/in_data(5)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(7).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(10).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(10).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(12).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(12).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(13).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(13).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(14).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(14).
 nf2_core/in_ctrl(5)(6).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(15).
 nf2_core/in_data(5)(18).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(16).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(16).
 nf2_core/in_data(5)(39).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(17).
 nf2_core/in_data(3)(59).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N23.
 nf2_core/cpu_q_dma_wr_data(0)(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_port_lookup/in_fifo_rd_en.
 nf2_core/user_data_path/oq_in_data(9).
 nf2_core/user_data_path/oq_in_data(8).
 nf2_core/user_data_path/oq_in_data(10).
 nf2_core/user_data_path/oq_in_data(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(57).
 nf2_core/in_data(5)(57).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(58).
 nf2_core/in_data(5)(58).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/oq_in_data(19).
 nf2_core/user_data_path/oq_in_ctrl(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(3).
 nf2_core/user_data_path/oq_in_data(11).
 nf2_core/user_data_path/oq_in_ctrl(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/user_data_path/oq_in_data(20).
 nf2_core/user_data_path/oq_in_ctrl(5).
 nf2_core/user_data_path/oq_in_data(12).
 nf2_core/user_data_path/oq_in_data(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(17).
 nf2_core/in_data(5)(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(62).
 nf2_core/in_data(5)(62).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/subtract_addsub0000(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Msub_subtract_addsub00004.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/N5.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbinnext(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wq2_rptr_bin(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full_val.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/in_data(5)(44).
 nf2_core/user_data_path/oq_in_data(29).
 nf2_core/user_data_path/oq_in_ctrl(4).
 nf2_core/in_data(5)(14).
 nf2_core/user_data_path/oq_in_data(21).
 nf2_core/user_data_path/oq_in_ctrl(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N33.
 nf2_core/user_data_path/oq_in_ctrl(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(11).
 nf2_core/user_data_path/oq_in_data(30).
 nf2_core/user_data_path/oq_in_ctrl(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(60).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(64).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(54).
 nf2_core/in_data(0)(54).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(57).
 nf2_core/in_data(0)(57).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/oq_in_data(22).
 nf2_core/user_data_path/oq_in_ctrl(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(11).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N18.
 nf2_core/nf2_dma/pkt_len(11).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(46).
 nf2_core/in_data(5)(46).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(56).
 nf2_core/in_data(5)(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(14).
 nf2_core/user_data_path/oq_in_data(14).
 nf2_core/user_data_path/oq_in_data(63).
 nf2_core/in_ctrl(5)(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(1).
 nf2_core/in_data(5)(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(15).
 nf2_core/user_data_path/oq_in_data(39).
 nf2_core/user_data_path/oq_in_data(62).
 nf2_core/user_data_path/oq_in_data(31).
 nf2_core/user_data_path/oq_in_data(61).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_ack.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(17).
 nf2_core/user_data_path/oq_in_data(23).
 nf2_core/user_data_path/oq_in_data(60).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(18).
 nf2_core/user_data_path/oq_in_data(15).
 nf2_core/user_data_path/oq_in_data(59).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/device_id_reg/reg_rd_data_mux0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/user_data_path/oq_in_data(40).
 nf2_core/user_data_path/oq_in_data(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N151.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/user_data_path/oq_in_data(32).
 nf2_core/user_data_path/oq_in_data(58).
 nf2_core/device_id_reg/reg_rd_data_mux0000(7).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(0).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(0).
 nf2_core/user_data_path/oq_in_data(24).
 nf2_core/user_data_path/oq_in_data(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(7).
 nf2_core/user_data_path/oq_in_data(16).
 nf2_core/user_data_path/oq_in_data(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(11).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Madd_wbinnext.
 nf2_core/user_data_path/oq_in_data(49).
 nf2_core/user_data_path/oq_in_data(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(20).
 nf2_core/core_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/oq_in_data(41).
 nf2_core/user_data_path/oq_in_data(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(12).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_0_ack_del_3.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3).
 nf2_core/user_data_path/oq_in_data(33).
 nf2_core/user_data_path/oq_in_data(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(21).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(7).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(24).
 nf2_core/user_data_path/oq_in_data(25).
 nf2_core/user_data_path/oq_in_data(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(21).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/oq_in_data(17).
 nf2_core/user_data_path/oq_in_data(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(29).
 nf2_core/user_data_path/oq_in_reg_data(29).
 nf2_core/user_data_path/udp_reg_data_in(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/oq_in_data(50).
 nf2_core/user_data_path/oq_in_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/oq_in_data(42).
 nf2_core/user_data_path/oq_in_data(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22).
 nf2_core/core_reg_wr_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/oq_in_data(34).
 nf2_core/user_data_path/oq_in_data(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/oq_in_data(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/oq_in_data(18).
 nf2_core/user_data_path/oq_in_data(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(10).
 nf2_core/user_data_path/oq_in_data(43).
 nf2_core/user_data_path/oq_in_data(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)31.
 nf2_core/user_data_path/oq_in_data(35).
 nf2_core/user_data_path/oq_in_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(25).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(17).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)26.
 nf2_core/user_data_path/oq_in_data(27).
 nf2_core/user_data_path/oq_in_data(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(26).
 nf2_core/nf2_reg_grp_u/udp_reg_req_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(18).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/oq_in_data(36).
 nf2_core/user_data_path/oq_in_data(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(28).
 nf2_core/user_data_path/oq_in_data(28).
 nf2_core/user_data_path/oq_in_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(22).
 nf2_core/device_id_reg/reg_rd_data_mux0000(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack_nxt.
 nf2_core/wr_0_data(16).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(16).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)34.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(29)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(29)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)34.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(29).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)120.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)17.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(22).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N11.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0).
 nf2_core/user_data_path/output_queues/oq_header_parser/wr_en.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr(0).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(3).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)34.
 nf2_core/user_data_path/oq_in_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)34.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(0).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91.
 nf2_core/user_data_path/oq_in_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(7).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(1).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(9).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/user_data_path/udp_reg_data_in(7).
 nf2_core/udp_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)31.
 nf2_core/in_data(6)(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N22.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(9).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(11).
 nf2_core/in_data(6)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(10).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)34.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(20).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(69).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(21).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(1).
 nf2_core/in_data(6)(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(30).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(30).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(67).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(13).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(66).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(31).
 nf2_core/in_ctrl(6)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(15).
 nf2_core/in_ctrl(6)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(31).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(22).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(64).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(15).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(8).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(63).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo_rd_en.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(39).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(16).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N60.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001016.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(60).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/store_pkt/N20.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(26).
 nf2_core/in_data(6)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_ack_out.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(40).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(26).
 nf2_core/in_data(6)(32).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(32).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(58).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(19).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(19).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ack_nxt_cmp_ne0000.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack_and0000.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(16).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)24.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(49).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(19).
 nf2_core/wr_0_data(7).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(7).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(27).
 nf2_core/wr_0_data(8).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(29).
 nf2_core/user_data_path/oq_in_reg_addr(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(11).
 nf2_core/user_data_path/udp_reg_addr_in(11).
 nf2_core/user_data_path/oq_in_reg_addr(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(20).
 nf2_core/user_data_path/udp_reg_addr_in(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(13).
 nf2_core/user_data_path/udp_reg_addr_in(13).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(51).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/Maddsub_num_pkts_in_q_addsub0000_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N01.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/Maddsub_num_pkts_in_q_addsub0000_cy(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(42).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_ingress_nxt.
 nf2_core/nf2_dma/pkt_ingress.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(4).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(4).
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_4.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(11).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(11).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/store_pkt/N52.
 nf2_core/user_data_path/output_queues/input_fifo_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(13).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(15).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(15).
 nf2_core/in_data(6)(35).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(16).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(16).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/in_ctrl(5)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)22.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000350.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000035.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(10).
 nf2_core/user_data_path/op_lut_in_reg_data(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000650.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000065.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/op_lut_in_reg_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)31.
 nf2_core/user_data_path/in_arb_in_reg_data(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N26.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/op_lut_in_reg_data(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(19).
 nf2_core/user_data_path/op_lut_in_reg_data(19).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(32).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(29).
 nf2_core/user_data_path/udp_reg_data_in(16).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(52).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(13).
 nf2_core/udp_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(11).
 nf2_core/in_data(6)(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(28).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(21)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(21).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_badframe.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(30)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(22)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(31)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(24)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(17).
 nf2_core/core_256kb_0_reg_addr(241).
 nf2_core/core_256kb_0_reg_addr(240).
 nf2_core/core_256kb_0_reg_addr(243).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(26)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N58.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001116.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(27)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(19)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(29)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(30).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(4)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(25).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N16.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(30).
 nf2_core/in_data(5)(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(24).
 nf2_core/in_data(5)(24).
 nf2_core/user_data_path/input_arbiter/state_next_0_and0001.
 nf2_core/user_data_path/input_arbiter/cur_queue_next(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(43).
 nf2_core/in_data(5)(43).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(28).
 nf2_core/in_data(5)(28).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(19).
 nf2_core/user_data_path/oq_in_reg_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(10).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(22)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(31).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(24).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(26).
 nf2_core/user_data_path/in_arb_in_reg_rd_wr_L.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(11).
 nf2_core/user_data_path/udp_reg_data_in(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(19)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting(3).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(20)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(20).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(22)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(31)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(23).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(26).
 nf2_core/nf2_mdio/addr_good217.
 nf2_core/core_256kb_0_reg_addr(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(7).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/udp_reg_data_in(0).
 nf2_core/user_data_path/in_arb_in_reg_data(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_stored.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N56.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001216.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N38.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002016.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/_varindex0000(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/_varindex0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(2).
 nf2_core/udp_reg_wr_data(3).
 nf2_core/user_data_path/in_arb_in_reg_data(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(6).
 nf2_core/udp_reg_wr_data(4).
 nf2_core/user_data_path/udp_reg_data_in(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/_varindex0000(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/_varindex0000(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(3).
 nf2_core/udp_reg_wr_data(7).
 nf2_core/user_data_path/in_arb_in_reg_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(4).
 nf2_core/udp_reg_wr_data(9).
 nf2_core/user_data_path/udp_reg_data_in(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0_cmp_eq000012.
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0.
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0_cmp_eq000025.
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(4).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(5).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(6).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(7).
 nf2_core/user_data_path/output_queues/store_pkt/eop.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N62.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001161.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(0).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(0).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(9).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/oq_in_rdy.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/in_data(0)(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_01.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack_nxt.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(68).
 nf2_core/wr_0_data(68).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(68).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(68).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/in_data(0)(4).
 nf2_core/udp_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/udp_reg_addr_in(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/comp
2out.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(1)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(6).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/in_data(3)(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_f
ull_i_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting(4).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000(4).
 nf2_core/user_data_path/udp_reg_data_in(1).
 nf2_core/user_data_path/in_arb_in_reg_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack_nxt.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbinnext(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N54.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001316.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2.
 nf2_core/in_data(3)(5).
 nf2_core/in_data(3)(6).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N36.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002116.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(27).
 nf2_core/out_data(7)(32).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty_nxt.
 nf2_core/nf2_dma/nf2_dma_regs/egress_pkt_cnt_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(1).
 nf2_core/nf2_dma/nf2_dma_regs/N9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/nf2_dma/nf2_dma_regs/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(0).
 nf2_core/out_data(3)(35).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(11).
 nf2_core/cpu_q_dma_rd_data(0)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(6).
 nf2_core/out_data(7)(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(6
).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(40).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(52).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(11).
 nf2_core/cpu_q_dma_rd_data(2)(11).
 nf2_core/core_256kb_0_reg_wr_data(322).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86.
 nf2_core/core_4mb_reg_wr_data(35).
 nf2_core/core_256kb_0_reg_wr_data(323).
 nf2_core/core_256kb_0_reg_wr_data(418).
 nf2_core/user_data_path/pipeline_datapath_in_reg_src(1).
 nf2_core/core_256kb_0_reg_wr_data(419).
 nf2_core/core_256kb_0_reg_wr_data(450).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41_2.
 nf2_core/core_256kb_0_reg_wr_data(451).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20).
 nf2_core/cpu_q_dma_rd_data(3)(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N33.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_we_a.
 nf2_core/in_data(0)(33).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_req.
 N410.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(33).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(47).
 nf2_core/core_256kb_0_reg_wr_data(46).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(1).
 nf2_core/core_256kb_0_reg_wr_data(47).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(2).
 nf2_core/core_256kb_0_reg_wr_data(157).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(3).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(21).
 nf2_core/cpu_q_dma_rd_data(0)(21).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(22).
 nf2_core/core_256kb_0_reg_wr_data(287).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(8).
 nf2_core/in_data(0)(34).
 nf2_core/in_data(0)(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_q_dma_rd_data(1)(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(26).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(38).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)13.
 rgmii_3_io/rgmii_tx_ctl_int.
 rgmii_3_io/rgmii_tx_ctl_rising.
 nf2_core/in_data(0)(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(18).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/cpu_q_dma_rd_data(2)(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/cpu_q_dma_rd_data(0)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(27).
 nf2_core/in_data(0)(35).
 nf2_core/in_data(0)(36).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/cpu_q_dma_rd_data(1)(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/cpu_q_dma_rd_data(1)(23).
 nf2_core/core_256kb_0_reg_wr_data(330).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/cpu_q_dma_rd_data(1)(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000263_2.
 nf2_core/core_256kb_0_reg_wr_data(140).
 nf2_core/core_256kb_0_reg_wr_data(374).
 nf2_core/core_256kb_0_reg_wr_data(375).
 nf2_core/core_256kb_0_reg_wr_data(432).
 nf2_core/core_256kb_0_reg_wr_data(433).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)41_2.
 nf2_core/core_256kb_0_reg_wr_data(442).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/cpu_q_dma_rd_data(0)(24).
 nf2_core/core_256kb_0_reg_wr_data(468).
 nf2_core/core_256kb_0_reg_wr_data(460).
 nf2_core/core_256kb_0_reg_wr_data(444).
 nf2_core/core_256kb_0_reg_wr_data(445).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/cpu_q_dma_rd_data(3)(24).
 nf2_core/core_256kb_0_reg_wr_data(478).
 nf2_core/core_256kb_0_reg_wr_data(472).
 nf2_core/core_256kb_0_reg_wr_data(473).
 nf2_core/core_256kb_0_reg_wr_data(474).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/cpu_q_dma_rd_data(0)(25).
 nf2_core/core_256kb_0_reg_wr_data(476).
 nf2_core/core_256kb_0_reg_wr_data(477).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17).
 nf2_core/cpu_q_dma_rd_data(2)(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not00017.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/cpu_q_dma_rd_data(1)(18).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41_2.
 nf2_core/user_data_path/oq_in_reg_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(22).
 nf2_core/user_data_path/oq_in_reg_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/cpu_q_dma_rd_data(1)(26).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<12>.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(11).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(11).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N52.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001416.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(20).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(28).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N34.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002216.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(28).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(28).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N16.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003016.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_q_dma_rd_data(0)(19).
 nf2_core/out_data(3)(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(19).
 nf2_core/cpu_q_dma_rd_data(1)(19).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(16).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(3).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<10>.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<11>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(18).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(18).
 nf2_core/in_data(7)(1).
 nf2_core/in_data(7)(7).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N40.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002161.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(7).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(23).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(23).
 nf2_core/in_ctrl(7)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(6).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(19).
 nf2_core/in_data(7)(5).
 nf2_core/cpu_q_dma_wr_data(0)(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(21).
 nf2_core/user_data_path/op_lut_in_reg_data(11).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_b.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20).
 nf2_core/user_data_path/op_lut_in_reg_data(20).
 nf2_core/user_data_path/op_lut_in_reg_data(12).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(20).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/_and0000.
 nf2_core/user_data_path/op_lut_in_reg_data(21).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)10.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(15).
 nf2_core/user_data_path/op_lut_in_reg_data(14).
 nf2_core/user_data_path/op_lut_in_reg_data(31).
 nf2_core/user_data_path/op_lut_in_reg_data(8).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(2).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(6).
 nf2_core/user_data_path/op_lut_in_reg_data(23).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(16).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(2).
 nf2_core/user_data_path/op_lut_in_reg_data(15).
 nf2_core/user_data_path/op_lut_in_reg_data(9).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(5).
 nf2_core/user_data_path/op_lut_in_reg_data(24).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(24).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(25).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(25).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(3).
 nf2_core/user_data_path/op_lut_in_reg_data(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N50.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001516.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(21).
 nf2_core/user_data_path/op_lut_in_reg_data(25).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(18).
 nf2_core/user_data_path/op_lut_in_reg_data(17).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(4).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(31).
 nf2_core/user_data_path/op_lut_in_reg_data(26).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N32.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002316.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N14.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003116.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(8).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(8).
 nf2_core/user_data_path/op_lut_in_reg_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(6).
 nf2_core/core_256kb_0_reg_addr(166).
 nf2_core/core_256kb_0_reg_addr(167).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86.
 nf2_core/core_256kb_0_reg_addr(227).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000110.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N8.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1).
 nf2_core/core_256kb_0_reg_req(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N21.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/core_reg_wr_data(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/in_data(2)(1).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N01.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux00007.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1336.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1_bdd0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N48.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001616.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(22).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N30.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002416.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(3).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(3).
 nf2_core/user_data_path/pipeline_datapath_in_reg_data(9).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N12.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003216.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(9).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)179.
 nf2_core/udp_reg_wr_data(6).
 nf2_core/in_data(6)(0).
 nf2_core/in_data(6)(1).
 nf2_core/udp_reg_wr_data(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1-In.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(23).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(24).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(34).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(59).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)10.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_2.
 nf2_core/nf2_mdio/phy_rd_data_mux0000(0)2_2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<9>.
 nf2_core/in_data(3)(9).
 nf2_core/user_data_path/output_queues/input_fifo/fifo_rd_en.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(65).
 nf2_core/nf2_dma/timeout_synchronizer/ackB_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(27).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(28).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(61).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9).
 nf2_core/nf2_dma/timeout_synchronizer/pulse_in_clkA_d1.
 nf2_core/nf2_dma/timeout_synchronizer/ackA_and0000.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(13).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(60).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<2>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(30).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(59).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<3>.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N14.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(3).
 gmii_3_txd_int(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N46.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001716.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(23).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N28.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002516.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(30).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(30).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N96.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(53).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(32).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(51).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_and0000_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N82.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(7)_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(7).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(5).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(16).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(18).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/_varindex0000(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(23).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(0)19.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d
1.
 nf2_core/in_data(3)(38).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/in_data(3)(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N44.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001816.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(24).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(24).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N26.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002616.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(31).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(31).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(7)1.
 nf2_core/in_data(3)(35).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(12).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(14).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(18).
 nf2_core/core_256kb_0_reg_addr(164).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(10).
 N115.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(11).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(4)0.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(4)14.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N42.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001916.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(25).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_data_out(25).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N24.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002716.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(4).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(7).
 nf2_core/user_data_path/oq_in_reg_addr(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(11).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_wr.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_addr(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/core_256kb_0_reg_rd_wr_L(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0_cmp_eq0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(27).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked_or0000.
 nf2_core/sram_reg_addr(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_vld.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(29).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20).
 nf2_core/in_data(5)(9).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(9).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(29).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(10).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/in_ctrl(5)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(19).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(71).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(70).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/in_ctrl(5)(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000054.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_cmp_eq0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/udp_reg_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(24).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/udp_reg_addr(14).
 nf2_core/udp_reg_addr(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(63).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(39).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(62).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(31).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(61).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(60).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_b.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(22).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b.
 nf2_core/in_data(5)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(32).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(58).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_wr_data_joint_lut(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(21).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(54).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(18).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(19).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(18).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(33).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(53).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(51).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(42).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(48).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(34).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(47).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(16).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(20).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(18).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed_or0000.
 nf2_core/user_data_path/oq_in_reg_addr(21).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(16).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(16).
 nf2_core/user_data_path/oq_in_reg_addr(19).
 nf2_core/user_data_path/oq_in_reg_addr(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(25).
 nf2_core/user_data_path/oq_in_reg_addr(15).
 nf2_core/user_data_path/oq_in_reg_addr(14).
 nf2_core/user_data_path/oq_in_reg_addr(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(43).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(44).
 nf2_core/nf2_reg_grp_u/cpu_addr(0).
 nf2_core/nf2_reg_grp_u/cpu_addr(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(17).
 nf2_core/in_data(5)(38).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(27).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(38).
 nf2_core/udp_reg_addr(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/udp_reg_wr_data(26).
 nf2_core/in_data(5)(37).
 nf2_core/udp_reg_wr_data(18).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(16).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(16).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(36).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(37).
 nf2_core/udp_reg_wr_data(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(15).
 nf2_core/in_data(5)(2).
 nf2_core/udp_reg_wr_data(19).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(28).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(15).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N44.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)95.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(17).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(12).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(12).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wq2_rptr_bin(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbinnext(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Result(1)1.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_nxt(0)19.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N22.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002816.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(5).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(13).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<3>.
 nf2_core/nf2_reg_grp_u/cpu_addr(16).
 nf2_core/cpci_reg_addr(18).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<4>.
 nf2_core/cpci_reg_addr(19).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<5>.
 nf2_core/user_data_path/input_arbiter/out_wr_next.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(14).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next34.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/N01.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wgraynext(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wgraynext(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wgraynext(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull_val.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/N20.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002916.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wdata_din(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_sw_regs/reg_data_out_mux0000(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/in_data(7)(9).
 nf2_core/in_ctrl(7)(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(9).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(68).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/in_ctrl(7)(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(10).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(67).
 nf2_core/nf2_mdio/phy_wr_data(17).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(17).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(35).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)131.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(65).
 nf2_core/in_ctrl(7)(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<10>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<11>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)112.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc_x<12>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(13).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(60).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(67).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(66).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(65).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64).
 nf2_core/nf2_mdio/phy_wr_data(16).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(30).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(59).
 nf2_core/user_data_path/output_queues/remove_pkt/N211.
 nf2_core/user_data_path/output_queues/remove_pkt/N221.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N411.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/_varindex0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/_varindex0000(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(4).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(5).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(16).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(54).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(10).
 nf2_core/cpu_q_dma_wr_data(0)(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<46>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<47>.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(18).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000025.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002441.
 nf2_core/user_data_path/op_lut_in_reg_data(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(40).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(52).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(16).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(49).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/_varindex0000(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/_varindex0000(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_a.
 nf2_core/cpci_reg_wr_data(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(46).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/user_data_path/in_arb_in_reg_data(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000095.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(31).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(31).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(52).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(52).
 nf2_core/user_data_path/in_arb_in_reg_data(18).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(53).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(53).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Result(1)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(39).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001332.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001358.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(2).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(42).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(44).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(9).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(41).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(6).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(6).
 nf2_core/in_data(7)(38).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0).
 nf2_core/in_data(7)(37).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(8).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(8).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(29).
 nf2_core/cpu_q_dma_wr_data(3)(29).
 nf2_core/user_data_path/op_lut_in_reg_src(0).
 nf2_core/user_data_path/pipeline_datapath_in_reg_src(0).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(9).
 nf2_core/user_data_path/op_lut_in_reg_src(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002752.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(38).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(37).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002832.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002858.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/in_data(7)(35).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(27).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(28).
 nf2_core/user_data_path/output_queues/store_pkt/N40.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(17).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000054.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux00004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(9).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<9>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(18).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<53>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<63>.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_cmp_ge0000.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(18).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(34).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/wr_0_data(12).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(12).
 nf2_core/wr_0_data(21).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(21).
 nf2_core/wr_0_data(13).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N12.
 nf2_core/wr_0_data(22).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(22).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N12.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N40.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N0.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held_not0001.
 nf2_core/wr_0_data(25).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(25).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<68>.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(30).
 nf2_core/wr_0_data(26).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(26).
 nf2_core/wr_0_data(51).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(51).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(51).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(29).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/core_256kb_0_reg_wr_data(264).
 nf2_core/mac_groups[0].nf2_mac_grp/disable_crc_gen.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(0).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(0).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(1).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
0>.
 rgmii_0_io/gmii_txd_rising(4).
 rgmii_0_io/gmii_txd_falling(0).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(19).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(28).
 rgmii_0_io/gmii_txd_rising(5).
 rgmii_0_io/gmii_txd_falling(1).
 rgmii_0_io/gmii_txd_rising(6).
 rgmii_0_io/gmii_txd_falling(2).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(11).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(27).
 rgmii_0_io/gmii_txd_rising(7).
 rgmii_0_io/gmii_txd_falling(3).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(11).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(31).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(30).
 nf2_core/core_256kb_0_reg_wr_data(45).
 nf2_core/core_256kb_0_reg_addr(17).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(20).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(12).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(25).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(5).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(12).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3).
 nf2_core/core_256kb_0_reg_addr(27).
 nf2_core/user_data_path/op_lut_in_reg_ack.
 nf2_core/user_data_path/pipeline_datapath_in_reg_ack.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(21).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(24).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(12).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(13).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(23).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(16).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(16).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(22).
 nf2_core/user_data_path/op_lut_in_reg_rd_wr_L.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(5).
 nf2_core/core_256kb_0_reg_addr(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(22).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(14).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(17).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next137.
 nf2_core/core_256kb_0_reg_addr(28).
 nf2_core/core_256kb_0_reg_addr(29).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(15).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(16).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(15).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(61).
 nf2_core/in_ctrl(1)(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(19).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(66).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/in_ctrl(1)(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(11).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(65).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/core_256kb_0_reg_wr_data(387).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/core_256kb_0_reg_wr_data(389).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/core_256kb_0_reg_wr_data(394).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(14).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(15).
 nf2_core/nf2_mdio/glue_state_mux0000(0)14.
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(18).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(61).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(19).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(61).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)31.
 nf2_core/cpu_q_dma_rd_data(3)(1).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(63).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(9).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N24.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(3).
 nf2_core/core_256kb_0_reg_wr_data(131).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(16).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(22).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(58).
 nf2_core/device_id_reg/N0.
 nf2_core/device_id_reg/reg_rd_data_mux0000(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/tmp_ram_rd_en.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(31).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(55).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/core_256kb_0_reg_wr_data(404).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/core_256kb_0_reg_wr_data(413).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(50).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(9).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta(6).
 nf2_core/device_id_reg/Mrom__varindex000017_f5.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(33).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(47).
 nf2_core/wr_0_data(52).
 nf2_core/wr_0_data(53).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N22.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N22.
 nf2_core/core_256kb_0_reg_wr_data(134).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N22.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(45).
 nf2_core/core_256kb_0_reg_addr(70).
 nf2_core/core_256kb_0_reg_wr_data(132).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(42).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(44).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N21.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N481.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N481.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N481.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N481.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(11).
 nf2_core/core_256kb_0_reg_wr_data(257).
 nf2_core/in_data(1)(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(36).
 nf2_core/core_256kb_0_reg_wr_data(291).
 nf2_core/user_data_path/op_lut_in_reg_addr(0).
 nf2_core/user_data_path/op_lut_in_reg_addr(1).
 nf2_core/core_256kb_0_reg_addr(192).
 nf2_core/core_256kb_0_reg_addr(196).
 nf2_core/core_256kb_0_reg_addr(195).
 nf2_core/user_data_path/op_lut_in_reg_addr(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/user_data_path/op_lut_in_reg_addr(3).
 nf2_core/user_data_path/op_lut_in_reg_addr(4).
 nf2_core/user_data_path/op_lut_in_reg_addr(5).
 nf2_core/user_data_path/op_lut_in_reg_addr(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(7).
 nf2_core/user_data_path/op_lut_in_reg_addr(8).
 nf2_core/user_data_path/op_lut_in_reg_addr(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/sram_reg_addr(12).
 nf2_core/sram_reg_addr(13).
 nf2_core/sram_reg_wr_data(26).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(26).
 nf2_core/wr_0_data(64).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(65).
 nf2_core/wr_0_data(65).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(64).
 nf2_core/wr_0_data(66).
 nf2_core/wr_0_data(67).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(58).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(59).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(58).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N47.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(48).
 nf2_core/core_256kb_0_reg_wr_data(151).
 nf2_core/core_256kb_0_reg_wr_data(138).
 nf2_core/core_256kb_0_reg_wr_data(159).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/core_256kb_0_reg_addr(16).
 nf2_core/out_data(2)(33).
 nf2_core/out_data(0)(34).
 nf2_core/out_data(0)(35).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(26).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(26).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/user_data_path/op_lut_in_reg_req.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/core_256kb_0_reg_wr_data(403).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/core_256kb_0_reg_wr_data(400).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/core_256kb_0_reg_wr_data(401).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/core_reg_addr(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/device_id_reg/reg_rd_data_mux0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)95.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)58.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(7).
 nf2_core/wr_0_data(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(5).
 nf2_core/wr_0_data(58).
 nf2_core/wr_0_data(59).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(58).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(10).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 rgmii_1_io/rgmii_rxd_ddr(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(10).
 nf2_core/wr_0_data(36).
 nf2_core/wr_0_data(37).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(22).
 nf2_core/device_id_reg/N2.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(48).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/cpu_q_dma_rd_data(0)(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/cpu_q_dma_rd_data(2)(23).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(34).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(35).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg_next.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_1.
 nf2_core/cpu_q_dma_rd_data(2)(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/wr_0_data(30).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(31).
 nf2_core/wr_0_data(31).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N8.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_req.
 nf2_core/wr_0_data(14).
 nf2_core/wr_0_data(15).
 nf2_core/wr_0_data(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(17).
 nf2_core/wr_0_data(17).
 nf2_core/wr_0_data(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(16).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(1).
 nf2_core/wr_0_data(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(23).
 nf2_core/sram_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(31).
 nf2_core/wr_0_data(56).
 nf2_core/wr_0_data(57).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(24).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(19).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(27).
 nf2_core/sram_reg_wr_data(19).
 nf2_core/sram_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(47).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(41).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)10.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(47).
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)44.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N14.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(8)27.
 nf2_core/core_4mb_reg_wr_data(36).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(44).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(4).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(31).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/out_data(1)(32).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(32).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(33).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(33).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2)9.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(24).
 nf2_core/wr_0_data(24).
 nf2_core/user_data_path/in_arb_in_reg_data(26).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002050.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000205.
 nf2_core/wr_0_data(2).
 nf2_core/wr_0_data(3).
 nf2_core/user_data_path/in_arb_in_reg_data(28).
 nf2_core/user_data_path/in_arb_in_reg_data(21).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000155.
 nf2_core/sram_reg_addr(16).
 nf2_core/user_data_path/in_arb_in_reg_data(23).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001750.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000175.
 nf2_core/user_data_path/in_arb_in_reg_data(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002650.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000265.
 nf2_core/user_data_path/in_arb_in_reg_data(25).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001950.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000195.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(16).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/wr_0_data(62).
 nf2_core/wr_0_data(71).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(31).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(26).
 nf2_core/wr_0_data(63).
 nf2_core/tmp_debug(12).
 nf2_core/wr_0_data(40).
 nf2_core/wr_0_data(41).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(9).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(9).
 nf2_core/nf2_dma/nf2_dma_regs/N41.
 nf2_core/tmp_debug(14).
 nf2_core/tmp_debug(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/tmp_debug(24).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/tmp_debug(26).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(22).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(23).
 nf2_core/wr_0_data(32).
 nf2_core/wr_0_data(34).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(23).
 nf2_core/wr_0_data(23).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(10).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(29).
 nf2_core/wr_0_data(29).
 nf2_core/user_data_path/op_lut_in_reg_data(2).
 nf2_core/user_data_path/op_lut_in_reg_data(3).
 nf2_core/user_data_path/op_lut_in_reg_data(4).
 nf2_core/user_data_path/op_lut_in_reg_data(5).
 nf2_core/core_reg_wr_data(10).
 nf2_core/user_data_path/op_lut_in_reg_data(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(1).
 nf2_core/user_data_path/op_lut_in_reg_data(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(22).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(22).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d(31).
 nf2_core/wr_0_data(60).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(61).
 nf2_core/wr_0_data(61).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/wr_0_data(46).
 nf2_core/wr_0_data(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(9).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(9).
 nf2_core/sram_reg_wr_data(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_req_out.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/core_256kb_0_reg_wr_data(367).
 nf2_core/core_256kb_0_reg_wr_data(366).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/wr_0_data(33).
 nf2_core/wr_0_data(18).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/sram_reg_addr(8).
 nf2_core/sram_reg_addr(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/core_256kb_0_reg_wr_data(147).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/wr_0_data(42).
 nf2_core/wr_0_data(43).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(11).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(11).
 nf2_core/tmp_debug(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(16).
 nf2_core/tmp_debug(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_req_out.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000142.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(7).
 nf2_core/core_256kb_0_reg_grp/N6.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_6_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(18).
 nf2_core/sram_reg_addr(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(10).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(2).
 nf2_core/user_data_path/op_lut_in_reg_addr(11).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(4).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/user_data_path/op_lut_in_reg_addr(20).
 nf2_core/user_data_path/op_lut_in_reg_addr(12).
 nf2_core/user_data_path/op_lut_in_reg_addr(13).
 nf2_core/core_reg_addr(0).
 nf2_core/user_data_path/op_lut_in_reg_addr(14).
 nf2_core/user_data_path/op_lut_in_reg_addr(15).
 nf2_core/core_reg_wr_data(31).
 nf2_core/user_data_path/op_lut_in_reg_addr(16).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(25).
 nf2_core/user_data_path/op_lut_in_reg_addr(17).
 nf2_core/user_data_path/op_lut_in_reg_addr(18).
 nf2_core/core_256kb_0_reg_addr(145).
 nf2_core/user_data_path/op_lut_in_reg_addr(19).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(7).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(1).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/cpci_bus/p2n_addr(25).
 nf2_core/cpci_bus/p2n_addr(26).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/core_256kb_0_reg_wr_data(362).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/core_256kb_0_reg_wr_data(500).
 nf2_core/core_256kb_0_reg_wr_data(364).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30).
 nf2_core/core_256kb_0_reg_addr(176).
 nf2_core/core_256kb_0_reg_addr(177).
 nf2_core/core_256kb_0_reg_wr_data(510).
 nf2_core/core_256kb_0_reg_wr_data(463).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/core_256kb_0_reg_wr_data(466).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/core_256kb_0_reg_wr_data(443).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/core_256kb_0_reg_wr_data(435).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(19).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/core_256kb_0_reg_wr_data(475).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/out_data(6)(9).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/core_256kb_0_reg_wr_data(467).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(19).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(0).
 nf2_core/core_reg_addr(16).
 nf2_core/core_256kb_0_reg_addr(224).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0).
 nf2_core/wr_0_data(44).
 nf2_core/wr_0_data(45).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(3).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(2).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(3).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(5).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)131.
 nf2_core/nf2_dma/nf2_dma_regs/N18.
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(42).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(60).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/out_data(1)(52).
 nf2_core/out_data(1)(26).
 nf2_core/out_data(1)(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/out_data(3)(63).
 nf2_core/out_data(3)(49).
 nf2_core/out_data(3)(40).
 nf2_core/out_data(3)(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/out_data(5)(59).
 nf2_core/out_data(5)(60).
 nf2_core/out_data(5)(63).
 nf2_core/out_data(5)(49).
 nf2_core/out_data(5)(52).
 nf2_core/out_data(5)(26).
 nf2_core/out_data(5)(28).
 nf2_core/out_data(5)(31).
 nf2_core/out_data(5)(17).
 nf2_core/out_data(5)(23).
 nf2_core/out_data(5)(8).
 nf2_core/out_data(5)(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/out_data(7)(57).
 nf2_core/out_data(7)(58).
 nf2_core/out_data(7)(62).
 nf2_core/out_data(7)(49).
 nf2_core/out_data(7)(50).
 nf2_core/out_data(7)(54).
 nf2_core/out_data(7)(55).
 nf2_core/out_data(7)(24).
 nf2_core/out_data(7)(26).
 nf2_core/out_data(7)(27).
 nf2_core/out_data(7)(28).
 nf2_core/out_data(7)(29).
 nf2_core/out_data(7)(30).
 nf2_core/out_data(7)(31).
 nf2_core/out_data(7)(18).
 nf2_core/out_data(7)(20).
 nf2_core/out_data(7)(22).
 nf2_core/out_data(7)(23).
 nf2_core/out_data(7)(48).
 nf2_core/out_data(7)(41).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpci_reg_wr_data(11).
 nf2_core/cpci_reg_wr_data(13).
 nf2_core/cpci_reg_wr_data(25).
 nf2_core/cpci_reg_wr_data(31).
 nf2_core/cpci_reg_addr(2).
 nf2_core/cpci_reg_addr(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/core_256kb_0_reg_wr_data(452).
 nf2_core/core_256kb_0_reg_wr_data(453).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/out_data(7)(1).
 nf2_core/out_data(7)(2).
 nf2_core/out_data(7)(3).
 nf2_core/out_data(7)(4).
 nf2_core/out_data(7)(12).
 nf2_core/out_data(7)(15).
 nf2_core/out_data(7)(33).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/out_data(6)(18).
 nf2_core/out_data(6)(20).
 nf2_core/out_data(6)(22).
 nf2_core/out_data(6)(23).
 nf2_core/out_data(6)(24).
 nf2_core/out_data(6)(29).
 nf2_core/out_data(6)(17).
 nf2_core/user_data_path/output_queues/removed_pkt_overhead_length(3).
 nf2_core/core_256kb_0_reg_addr(225).
 nf2_core/core_256kb_0_reg_addr(226).
 nf2_core/core_256kb_0_reg_addr(228).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(5).
 nf2_core/out_data(5)(0).
 nf2_core/out_data(5)(4).
 nf2_core/out_data(5)(7).
 nf2_core/out_data(5)(10).
 nf2_core/out_data(5)(15).
 nf2_core/out_data(5)(32).
 nf2_core/out_data(5)(33).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/out_data(4)(25).
 nf2_core/out_data(4)(32).
 nf2_core/sram_reg_addr(4).
 nf2_core/sram_reg_addr(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(2).
 nf2_core/out_data(3)(0).
 nf2_core/out_data(3)(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/out_data(2)(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/out_data(1)(15).
 nf2_core/core_reg_wr_data(14).
 nf2_core/out_data(0)(0).
 nf2_core/out_data(0)(12).
 nf2_core/out_data(0)(16).
 nf2_core/out_data(0)(19).
 nf2_core/out_data(0)(22).
 nf2_core/out_data(0)(24).
 nf2_core/out_data(0)(32).
 nf2_core/out_data(0)(8).
 nf2_core/out_data(0)(26).
 nf2_core/core_reg_addr(4).
 nf2_core/core_reg_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/eop.
 nf2_core/sram_reg_addr(10).
 nf2_core/sram_reg_addr(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(9).
 nf2_core/sram_reg_rd_wr_L.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0).
 nf2_core/core_256kb_0_reg_wr_data(427).
 nf2_core/core_256kb_0_reg_wr_data(143).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5).
 nf2_core/out_ctrl(6)(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(8).
 nf2_core/out_data(1)(43).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/out_data(3)(42).
 nf2_core/out_data(3)(38).
 nf2_core/out_data(3)(39).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(31).
 nf2_core/out_data(5)(42).
 nf2_core/out_data(5)(44).
 nf2_core/out_data(5)(47).
 nf2_core/out_data(5)(36).
 nf2_core/out_data(5)(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/out_data(7)(43).
 nf2_core/out_data(7)(44).
 nf2_core/out_data(7)(47).
 nf2_core/out_data(7)(37).
 nf2_core/out_data(7)(38).
 nf2_core/out_data(7)(39).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(57).
 nf2_core/out_data(6)(46).
 nf2_core/out_data(6)(54).
 nf2_core/out_data(6)(57).
 nf2_core/out_data(6)(58).
 nf2_core/out_data(6)(63).
 nf2_core/out_ctrl(6)(2).
 nf2_core/out_data(6)(53).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(9).
 nf2_core/out_data(4)(57).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB.
 nf2_core/out_data(2)(45).
 nf2_core/out_data(2)(62).
 nf2_core/out_data(0)(40).
 nf2_core/out_data(0)(42).
 nf2_core/out_data(0)(45).
 nf2_core/out_data(0)(49).
 nf2_core/out_data(0)(51).
 nf2_core/out_data(0)(56).
 nf2_core/out_data(0)(57).
 nf2_core/out_ctrl(0)(6).
 nf2_core/out_data(0)(53).
 rgmii_1_io/rgmii_rxd_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(5).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(14).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(18).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(21).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_wea(0).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(7).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(6).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_addr(1).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(2).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(3).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(5).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(6).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(9).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(16).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(19).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(20).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(28).
 nf2_core/user_data_path/NetFPGA_test/BRAM_in(30).
 nf2_core/user_data_path/NetFPGA_test/BRAM_out(13).
 nf2_core/user_data_path/NetFPGA_test/BRAM_out(25).
 nf2_core/user_data_path/NetFPGA_test/BRAM_out(26).
 nf2_core/user_data_path/NetFPGA_test/BRAM_out(28).
 nf2_core/user_data_path/NetFPGA_test/BRAM_out(29).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(2).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(3).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(4).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(5).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(10).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(11).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(12).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(14).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(15).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(23).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(26).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(27).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(30).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_wire(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(3).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_tx_data(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_tx_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(36).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(36).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(37).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(10).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(2).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(0).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(1).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(2).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(3).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(6).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(10).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(11).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(14).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(15).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(17).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(18).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(19).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(20).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(23).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(24).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(27).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(28).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(29).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(31).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(32).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(33).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(34).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(36).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(37).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(38).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(39).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(40).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(41).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(42).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(43).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(44).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(45).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(46).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(47).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(48).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(49).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(50).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(52).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(53).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(54).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(55).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(56).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(57).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(58).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(59).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(60).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(61).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(62).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(63).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(0).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(1).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(2).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(3).
 nf2_core/user_data_path/output_queues/store_pkt/N56.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)111.
 nf2_core/core_256kb_0_reg_wr_data(363).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(11).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(12).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(15).
 nf2_core/core_256kb_0_reg_wr_data(373).
 nf2_core/core_256kb_0_reg_wr_data(379).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/core_256kb_0_reg_wr_data(383).
 nf2_core/core_256kb_0_reg_wr_data(381).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(4).
 nf2_core/core_256kb_0_reg_wr_data(292).
 nf2_core/core_256kb_0_reg_wr_data(293).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(67).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(31).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(32).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(8).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(9).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(11).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(15).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(17).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(23).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(14).
 nf2_core/core_256kb_0_reg_wr_data(481).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(0)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/core_256kb_0_reg_wr_data(426).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(4).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(14).
 nf2_core/core_256kb_0_reg_wr_data(416).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(9).
 nf2_core/core_256kb_0_reg_wr_data(417).
 nf2_core/core_256kb_0_reg_wr_data(456).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(30).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(2).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N15.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N16.
 nf2_core/core_reg_rd_data(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/core_reg_rd_data(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/core_reg_rd_data(22).
 nf2_core/core_256kb_0_reg_wr_data(356).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(4).
 nf2_core/core_256kb_0_reg_wr_data(358).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(6).
 nf2_core/core_reg_rd_data(23).
 nf2_core/core_256kb_0_reg_wr_data(352).
 nf2_core/core_reg_rd_data(30).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good29.
 nf2_core/core_reg_rd_data(4).
 nf2_core/core_reg_wr_data(25).
 nf2_core/core_256kb_0_reg_wr_data(300).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(28).
 nf2_core/core_reg_rd_data(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_words_left_cmp_le0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_4_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(23)16.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(0).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64.
 nf2_core/core_256kb_0_reg_wr_data(353).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta(1).
 nf2_core/core_256kb_0_reg_wr_data(359).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N61.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(12).
 nf2_core/core_256kb_0_reg_wr_data(313).
 nf2_core/core_256kb_0_reg_wr_data(314).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(26).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Result(2).
 nf2_core/nf2_dma/nf2_dma_regs/N01.
 nf2_core/nf2_dma/nf2_dma_regs/state_nxt.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Result(2).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Result(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Result(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Result(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Result(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Result(2).
 nf2_core/user_data_path/in_arb_in_reg_data(10).
 nf2_core/core_reg_rd_data(1).
 nf2_core/core_reg_rd_data(10).
 nf2_core/user_data_path/in_arb_in_reg_data(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000550.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000055.
 nf2_core/core_reg_rd_data(11).
 nf2_core/core_reg_rd_data(12).
 nf2_core/user_data_path/in_arb_in_reg_data(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000085.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(15).
 rgmii_1_io/gmii_rxd_reg(1).
 nf2_core/core_reg_rd_data(15).
 nf2_core/core_reg_rd_data(16).
 nf2_core/core_reg_rd_data(17).
 nf2_core/core_reg_rd_data(18).
 nf2_core/cpu_q_dma_rd_data(2)(13).
 nf2_core/cpu_q_dma_rd_data(3)(13).
 nf2_core/cpu_q_dma_rd_data(0)(13).
 nf2_core/cpu_q_dma_rd_data(1)(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/cpu_q_dma_rd_data(2)(14).
 nf2_core/cpu_q_dma_rd_data(3)(14).
 nf2_core/cpu_q_dma_rd_data(0)(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_q_dma_rd_data(2)(15).
 nf2_core/cpu_q_dma_rd_data(3)(15).
 nf2_core/cpu_q_dma_rd_data(2)(16).
 nf2_core/cpu_q_dma_rd_data(3)(16).
 nf2_core/cpu_q_dma_rd_data(0)(16).
 nf2_core/cpu_q_dma_rd_data(1)(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(19).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/cpu_q_dma_rd_data(3)(17).
 nf2_core/cpu_q_dma_rd_data(0)(17).
 nf2_core/cpu_q_dma_rd_data(1)(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_6_not0001.
 nf2_core/cpu_q_dma_rd_data(2)(18).
 nf2_core/cpu_q_dma_rd_data(3)(18).
 nf2_core/cpu_q_dma_rd_data(0)(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N16.
 nf2_core/core_reg_wr_data(19).
 nf2_core/cpu_q_dma_rd_data(2)(19).
 nf2_core/cpu_q_dma_rd_data(3)(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12).
 nf2_core/core_reg_wr_data(29).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/cpu_q_dma_rd_data(2)(20).
 nf2_core/cpu_q_dma_rd_data(0)(20).
 nf2_core/cpu_q_dma_rd_data(1)(20).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/cpu_q_dma_rd_data(2)(21).
 nf2_core/cpu_q_dma_rd_data(3)(21).
 nf2_core/cpu_q_dma_rd_data(1)(21).
 nf2_core/core_256kb_0_reg_wr_data(299).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)131.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err62.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err75.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000056.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held.
 nf2_core/core_256kb_0_reg_wr_data(303).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_mux0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/core_256kb_0_reg_wr_data(307).
 nf2_core/core_256kb_0_reg_wr_data(319).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(0).
 nf2_core/core_256kb_0_reg_wr_data(316).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/udp_reg_rd_data(0).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(19).
 nf2_core/udp_reg_rd_data(1).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(1).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(28).
 nf2_core/udp_reg_rd_data(2).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(2).
 nf2_core/udp_reg_rd_data(3).
 nf2_core/udp_reg_rd_data(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(4).
 nf2_core/udp_reg_rd_data(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(5).
 nf2_core/udp_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)135.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 rgmii_1_io/gmii_rxd_reg(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(28).
 nf2_core/core_256kb_0_reg_wr_data(504).
 nf2_core/core_256kb_0_reg_wr_data(505).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/core_256kb_0_reg_wr_data(429).
 nf2_core/core_256kb_0_reg_wr_data(289).
 nf2_core/core_256kb_0_reg_wr_data(295).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(6).
 nf2_core/user_data_path/in_arb_in_reg_data(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(36).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002726.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(38).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(3).
 nf2_core/user_data_path/in_arb_in_reg_data(5).
 nf2_core/user_data_path/in_arb_in_reg_data(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In59.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N30.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_q_dma_rd_data(1)(0).
 nf2_core/cpu_q_dma_rd_data(2)(22).
 nf2_core/cpu_q_dma_rd_data(3)(22).
 nf2_core/cpu_q_dma_rd_data(0)(22).
 nf2_core/cpu_q_dma_rd_data(1)(22).
 nf2_core/cpu_q_dma_rd_data(3)(23).
 nf2_core/cpu_q_dma_rd_data(0)(23).
 nf2_core/cpu_q_dma_rd_data(2)(24).
 nf2_core/cpu_q_dma_rd_data(1)(24).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N4.
 nf2_core/cpu_q_dma_rd_data(2)(25).
 nf2_core/cpu_q_dma_rd_data(3)(25).
 nf2_core/cpu_q_dma_rd_data(1)(25).
 nf2_core/cpu_q_dma_rd_data(3)(26).
 nf2_core/cpu_q_dma_rd_data(0)(26).
 rgmii_1_io/rgmii_rx_ctl_reg.
 nf2_core/cpu_q_dma_rd_data(2)(27).
 nf2_core/cpu_q_dma_rd_data(3)(27).
 nf2_core/cpu_q_dma_rd_data(0)(27).
 nf2_core/cpu_q_dma_rd_data(1)(27).
 nf2_core/cpu_q_dma_rd_data(2)(28).
 nf2_core/cpu_q_dma_rd_data(3)(28).
 nf2_core/cpu_q_dma_rd_data(0)(28).
 nf2_core/cpu_q_dma_rd_data(1)(28).
 nf2_core/cpu_q_dma_rd_data(2)(29).
 nf2_core/cpu_q_dma_rd_data(3)(29).
 nf2_core/cpu_q_dma_rd_data(0)(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1.
 nf2_core/cpu_q_dma_rd_data(3)(30).
 nf2_core/cpu_q_dma_rd_data(1)(30).
 rgmii_1_io/gmii_rx_er_reg_xor0000.
 nf2_core/cpu_q_dma_rd_data(2)(31).
 nf2_core/cpu_q_dma_rd_data(3)(31).
 nf2_core/cpu_q_dma_rd_data(0)(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_q_dma_rd_data(0)(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/core_256kb_0_reg_wr_data(502).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(4).
 nf2_core/core_256kb_0_reg_wr_data(420).
 nf2_core/core_256kb_0_reg_wr_data(421).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(3).
 nf2_core/core_256kb_0_reg_addr(209).
 nf2_core/core_256kb_0_reg_addr(208).
 nf2_core/core_256kb_0_reg_addr(210).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(2).
 nf2_core/core_256kb_0_reg_addr(212).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000056.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N24.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N17.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(22).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/cpu_q_dma_rd_data(0)(9).
 nf2_core/cpu_q_dma_rd_data(1)(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(31)1_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(9).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/cpu_q_dma_rd_data(0)(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_q_dma_rd_data(0)(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/core_256kb_0_reg_wr_data(430).
 nf2_core/core_256kb_0_reg_wr_data(431).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(16).
 nf2_core/udp_reg_rd_data(13).
 nf2_core/udp_reg_rd_data(14).
 nf2_core/udp_reg_rd_data(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N11.
 nf2_core/core_256kb_0_reg_wr_data(490).
 nf2_core/core_256kb_0_reg_wr_data(484).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/core_256kb_0_reg_wr_data(483).
 nf2_core/cpu_q_dma_rd_data(0)(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_q_dma_rd_data(0)(6).
 nf2_core/core_256kb_0_reg_wr_data(494).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/udp_reg_rd_data(19).
 nf2_core/udp_reg_rd_data(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(29).
 nf2_core/udp_reg_rd_data(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64_aligned64_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64_aligned64_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64_aligned64_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64_aligned64_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(24).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(7).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(32).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(32).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo_empty.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/core_256kb_0_reg_wr_data(493).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_q_dma_rd_data(0)(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000950.
 nf2_core/core_256kb_0_reg_wr_data(501).
 nf2_core/core_256kb_0_reg_wr_data(511).
 nf2_core/cpu_q_dma_rd_data(0)(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/core_256kb_0_reg_wr_data(424).
 nf2_core/core_256kb_0_reg_wr_data(425).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(18).
 nf2_core/user_data_path/output_queues/remove_pkt/N22.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2).
 nf2_core/user_data_path/udp_reg_data_in(22).
 nf2_core/cpu_q_dma_rd_ctrl(2)(0).
 nf2_core/cpu_q_dma_rd_ctrl(3)(0).
 nf2_core/cpu_q_dma_rd_ctrl(0)(0).
 nf2_core/cpu_q_dma_rd_ctrl(1)(0).
 nf2_core/user_data_path/udp_reg_data_in(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(16).
 nf2_core/cpu_q_dma_rd_data(2)(12).
 nf2_core/cpu_q_dma_rd_data(3)(12).
 nf2_core/cpu_q_dma_rd_data(0)(12).
 nf2_core/cpu_q_dma_rd_data(1)(12).
 nf2_core/core_256kb_0_reg_wr_data(284).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_pkts_in_q_cmp_ge0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2.
 nf2_core/cpu_q_dma_rd_ctrl(2)(1).
 nf2_core/cpu_q_dma_rd_ctrl(3)(1).
 nf2_core/cpu_q_dma_rd_ctrl(0)(1).
 nf2_core/cpu_q_dma_rd_ctrl(2)(2).
 nf2_core/cpu_q_dma_rd_ctrl(3)(2).
 nf2_core/cpu_q_dma_rd_ctrl(0)(2).
 nf2_core/cpu_q_dma_rd_ctrl(1)(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/cpu_q_dma_rd_ctrl(2)(3).
 nf2_core/cpu_q_dma_rd_ctrl(3)(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(7).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(0).
 nf2_core/core_256kb_0_reg_addr(245).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good29.
 nf2_core/cpu_q_dma_rd_data(2)(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta9.
 nf2_core/cpu_q_dma_rd_data(3)(10).
 nf2_core/cpu_q_dma_rd_data(1)(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(30).
 nf2_core/cpu_q_dma_rd_data(1)(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/cpu_q_dma_rd_data(2)(2).
 nf2_core/cpu_q_dma_rd_data(3)(2).
 nf2_core/cpu_q_dma_rd_data(1)(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_q_dma_rd_data(2)(3).
 nf2_core/cpu_q_dma_rd_data(3)(3).
 nf2_core/cpu_q_dma_rd_data(1)(3).
 nf2_core/cpu_q_dma_rd_data(2)(4).
 nf2_core/cpu_q_dma_rd_data(3)(4).
 nf2_core/cpu_q_dma_rd_data(2)(5).
 nf2_core/cpu_q_dma_rd_data(3)(5).
 nf2_core/cpu_q_dma_rd_data(1)(5).
 nf2_core/cpu_q_dma_rd_data(1)(6).
 nf2_core/cpu_q_dma_rd_data(3)(7).
 nf2_core/cpu_q_dma_rd_data(2)(8).
 nf2_core/cpu_q_dma_rd_data(3)(8).
 nf2_core/cpu_q_dma_rd_data(1)(8).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(8).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10).
 nf2_core/user_data_path/oq_in_reg_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(10).
 nf2_core/user_data_path/oq_in_reg_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(11).
 nf2_core/user_data_path/udp_reg_data_in(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13).
 nf2_core/user_data_path/oq_in_reg_data(13).
 nf2_core/user_data_path/udp_reg_data_in(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(8).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21).
 nf2_core/core_256kb_0_reg_wr_data(506).
 nf2_core/core_256kb_0_reg_wr_data(507).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(30).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next.
 nf2_core/user_data_path/oq_in_reg_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(15).
 nf2_core/user_data_path/udp_reg_data_in(15).
 nf2_core/core_256kb_0_reg_wr_data(508).
 nf2_core/core_256kb_0_reg_wr_data(509).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(23).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_111.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out_next.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(16).
 nf2_core/user_data_path/oq_in_reg_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(16).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(18).
 nf2_core/user_data_path/oq_in_reg_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(19).
 nf2_core/user_data_path/udp_reg_data_in(19).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1).
 nf2_core/user_data_path/oq_in_reg_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2).
 nf2_core/user_data_path/oq_in_reg_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(3).
 nf2_core/user_data_path/oq_in_reg_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5).
 nf2_core/user_data_path/oq_in_reg_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(5).
 nf2_core/user_data_path/udp_reg_data_in(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6).
 nf2_core/user_data_path/oq_in_reg_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(6).
 nf2_core/user_data_path/udp_reg_data_in(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(7).
 nf2_core/user_data_path/oq_in_reg_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(9).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(60).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(36).
 nf2_core/core_256kb_0_reg_rd_wr_L(8).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(37).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(55).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(58).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/core_256kb_0_reg_addr(244).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mmux_reg_rd_data_mux0000101_2.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(0)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(1)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_wr.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N25.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(3)1.
 nf2_core/core_256kb_0_reg_wr_data(268).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/core_256kb_0_reg_wr_data(269).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/core_256kb_0_reg_wr_data(267).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/core_256kb_0_reg_wr_data(270).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/core_256kb_0_reg_wr_data(271).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(13).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(25).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(0).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(1)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(1)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000.
 nf2_core/core_256kb_0_reg_wr_data(274).
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(5).
 nf2_core/core_reg_wr_data(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N65.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N65.
 nf2_core/core_reg_wr_data(4).
 nf2_core/core_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/store_pkt/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)3_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_ld_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/gmac_tx_dvld_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)145.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt22_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/core_256kb_0_reg_addr(128).
 nf2_core/core_256kb_0_reg_wr_data(266).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/core_256kb_0_reg_addr(129).
 nf2_core/core_256kb_0_reg_wr_data(265).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(9).
 nf2_core/core_256kb_0_reg_wr_data(273).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(17).
 nf2_core/core_256kb_0_reg_wr_data(272).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(16).
 nf2_core/core_256kb_0_reg_wr_data(276).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(20).
 nf2_core/core_256kb_0_reg_wr_data(277).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(21).
 nf2_core/core_256kb_0_reg_wr_data(278).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(22).
 nf2_core/core_256kb_0_reg_wr_data(275).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/core_256kb_0_reg_wr_data(454).
 nf2_core/core_256kb_0_reg_wr_data(455).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/sram_reg_addr(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/core_256kb_0_reg_wr_data(459).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/core_256kb_0_reg_addr(230).
 nf2_core/core_256kb_0_reg_addr(231).
 nf2_core/core_256kb_0_reg_addr(229).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/core_reg_wr_data(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good29.
 nf2_core/core_reg_wr_data(7).
 nf2_core/core_256kb_0_reg_rd_wr_L(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/core_256kb_0_reg_wr_data(470).
 nf2_core/core_256kb_0_reg_wr_data(471).
 nf2_core/core_reg_wr_data(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/core_256kb_0_reg_wr_data(422).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/core_256kb_0_reg_wr_data(423).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(17).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_mux0000(0).
 nf2_core/core_256kb_0_reg_wr_data(436).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta12.
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1-In12.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1-In28.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1-In.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/core_256kb_0_reg_wr_data(469).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(3).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(27).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(19).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(3).
 nf2_core/user_data_path/udp_reg_data_in(14).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_04_2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/core_256kb_0_reg_wr_data(286).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(30).
 nf2_core/core_256kb_0_reg_wr_data(279).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(23).
 nf2_core/core_256kb_0_reg_wr_data(282).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Result(1)2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(26).
 nf2_core/core_256kb_0_reg_wr_data(280).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/core_256kb_0_reg_wr_data(283).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/core_256kb_0_reg_wr_data(281).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(25).
 nf2_core/core_256kb_0_reg_wr_data(285).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/core_256kb_0_reg_wr_data(457).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/core_256kb_0_reg_wr_data(458).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/core_256kb_0_reg_wr_data(462).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/core_256kb_0_reg_wr_data(465).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/core_256kb_0_reg_wr_data(461).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/core_256kb_0_reg_wr_data(464).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/core_256kb_0_reg_wr_data(479).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(23).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux00007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17).
 nf2_core/core_256kb_0_reg_wr_data(260).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(4).
 nf2_core/core_256kb_0_reg_wr_data(258).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2).
 nf2_core/core_256kb_0_reg_wr_data(259).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(3).
 nf2_core/user_data_path/output_queues/store_pkt/N101.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(5).
 nf2_core/core_256kb_0_reg_wr_data(263).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state_nxt.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/core_256kb_0_reg_wr_data(262).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(10).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(1).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(54).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp2.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_no
t0001.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/user_data_path/output_queues/input_fifo_nearly_full.
 nf2_core/user_data_path/output_queues/oq_header_parser/full.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta9.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(20).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(28)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(38).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(42).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(31).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(59).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(47).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(56).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(39).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(48).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(71).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(69).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state_nxt.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state_nxt.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state_nxt.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(3).
 nf2_core/user_data_path/output_queues/store_pkt/N54.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(33).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(66).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(67).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(61).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(63).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(43).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(57).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(50).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0006.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(31).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(24).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(14).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(17).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(40).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(41).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(45).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(46).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo_empty.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c1/carrynet<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N10.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c1/carrynet<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)18.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)121_2.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(27).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(28).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(29).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N111.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(3).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(52).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(64).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0003.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N47.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next59.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mu
x0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(2).
 nf2_core/user_data_path/udp_reg_addr_in(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(5).
 nf2_core/udp_reg_addr(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(6).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp2.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_almost_full.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000014.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000025.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000044.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(4).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(32).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta12.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(70).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(62).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(49).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/Result(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/Result(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(22).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/N3.
 nf2_core/core_256kb_0_reg_wr_data(301).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta9.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(8).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(9).
 nf2_core/user_data_path/udp_reg_addr_in(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/user_data_path/output_queues/store_pkt/N34.
 nf2_core/user_data_path/output_queues/store_pkt/N36.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_ack_out_and0000_wg_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_addr_out_swapped(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_ack_out_and0000_wg_cy(3).
 nf2_core/user_data_path/NetFPGA_test/module_regs/sw_reg_addr_out(2).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_ack_out_and0000_wg_cy(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_ack_out_and0000_wg_cy(3).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(0).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(21).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(3).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/user_data_path/udp_reg_data_in(8).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(6).
 nf2_core/user_data_path/output_queues/store_pkt/N26.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(6).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)144.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N02.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(7).
 nf2_core/user_data_path/in_arb_in_reg_data(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(3).
 nf2_core/user_data_path/in_arb_in_reg_data(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(21).
 nf2_core/udp_reg_wr_data(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(7).
 nf2_core/user_data_path/output_queues/store_pkt/N44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_tx_byte_cnt_delta_cy(9).
 nf2_core/user_data_path/output_queues/store_pkt/N46.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11)1.
 nf2_core/user_data_path/output_queues/store_pkt/N42.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(16).
 nf2_core/udp_reg_wr_data(23).
 nf2_core/user_data_path/output_queues/store_pkt/N32.
 nf2_core/user_data_path/output_queues/store_pkt/N24.
 nf2_core/udp_reg_wr_data(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(43).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(22).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(54).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(10).
 nf2_core/user_data_path/in_arb_in_reg_data(24).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(42).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(44).
 nf2_core/user_data_path/in_arb_in_reg_data(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/udp_reg_wr_data(28).
 gmii_3_txd_int(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(11).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(4).
 nf2_core/user_data_path/output_queues/store_pkt/N38.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_data_joint(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)117.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_a_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(7).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(14).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/pkt_sent_txclk.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(19).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)112.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(61).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(30).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(63).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)21.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(49).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(2)1.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(52).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)21.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(60).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(55).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(62).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(56).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count8.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(46).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(51).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(12).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count_cy<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(4).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(5).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(4).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(1)2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(6).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(34).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(39).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(33).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_data_joint(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_data_joint(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N65.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(0).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(1).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(36).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(23)16_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N40.
 nf2_core/user_data_path/output_queues/remove_pkt/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(4).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(8).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(8).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(15).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(8).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(13).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(15).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(10).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(14).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(10).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(14).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(16).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(8).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(8).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(23).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(12).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(13).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(12).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(13).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(7).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(8).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(27).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/input_fifo/fifo_empty.
 nf2_core/user_data_path/output_queues/input_fifo/empty_nxt.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/udp_reg_wr_data(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(9).
 nf2_core/user_data_path/output_queues/store_pkt/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N20.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N181.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)112.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c1/carrynet<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c1/carrynet<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(16).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(17).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(3).
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(3).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(17).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(17).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)13_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full_or0000.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(6).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N32.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N38.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(1).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(3).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(2).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(3).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(0).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(7).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(16).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(17).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2-In.
 nf2_core/user_data_path/oq_in_reg_data(17).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(21).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(13).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(0).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(3).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(2).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/N11.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(1).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N10.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N16.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N12.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(12).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(7).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(18).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(13).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(29).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(18).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(30).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(30).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)17.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(20).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(4).
 nf2_core/user_data_path/oq_in_reg_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(17).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(1).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(14).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(10).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(18).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(18).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(11).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(27).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(30).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(28).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(10).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(31).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(26).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(31).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux00009.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_cmp_eq0001.
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(22).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(22).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(15).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(25).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(5).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(25).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)44.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N34.
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/NetFPGA_test/module_regs/.generic_hw_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(14).
 nf2_core/user_data_path/NetFPGA_test/IP_Core_rdata_dout(24).
 nf2_core/user_data_path/NetFPGA_test/module_regs/hw_reg_data_out(24).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/NetFPGA_test/module_regs/reg_data_out_mux0000(7).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N22.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(15).
 nf2_core/core_reg_addr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(29).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(8).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update_and0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(11).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N26.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N241.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N28.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N181.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(29).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(13).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N8.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(38).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N37.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)16_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(11).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N34.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed_or0000.
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(3).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(5).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(7).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(9).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(11).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(13).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/store_pkt/Mcompar_wr_0_addr_plus1_cmp_ge0000_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux00002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_04_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Result(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N25.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(2)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Result(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(54).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(1)1.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(4)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(60).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update_and0001.
 nf2_core/nf2_dma/nf2_dma_regs/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Result(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000045.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/c2/c
arrynet<1>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/c2/c
arrynet<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(17)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(18)1.
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word_nxt.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(6).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N40.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(8).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(27).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N6.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(2).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)158.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(9).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(1).
 nf2_core/device_id_reg/reg_rd_data_mux0000(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(27).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(16).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(21).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(53).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(16).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(35).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta3.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(65).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(68).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(13).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(17).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(15).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(15).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(16).
 nf2_core/user_data_path/NetFPGA_test/module_regs/software_regs(16).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(5).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/store_pkt/dst_oq_next(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Result(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000040.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/state_latched.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0)75.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Result(1)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(27).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(2).


The following Nets are new/changed.
-----------------------------------
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/new_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)16_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N20.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_62.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_64.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_63.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000053.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_61.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)9.
 nf2_core/device_id_reg/N15.
 nf2_core/device_id_reg/Mrom__varindex0000482.
 nf2_core/device_id_reg/N16.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N58.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(3)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(4)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(5)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(7)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(8)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(9)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_7_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_5_f6.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_61_3_f5.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_61_4_f5.
 nf2_core/device_id_reg/Mrom__varindex00004_f5.
 nf2_core/device_id_reg/Mrom__varindex00004_f51.
 nf2_core/device_id_reg/Mrom__varindex00004_f6.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_62_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_62_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_63_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_63_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_64_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_64_4_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_76_3_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_76_4_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_76.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N16.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N16.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N16.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N16.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/device_id_reg/Mrom__varindex000030_f51.
 nf2_core/device_id_reg/Mrom__varindex000030_f6.
 nf2_core/device_id_reg/Mrom__varindex000014_f51.
 nf2_core/device_id_reg/Mrom__varindex000014_f6.
 nf2_core/device_id_reg/Mrom__varindex000050_f5.
 nf2_core/device_id_reg/Mrom__varindex000050_f51.
 nf2_core/device_id_reg/Mrom__varindex000050_f6.
 nf2_core/device_id_reg/Mrom__varindex000034_f5.
 nf2_core/device_id_reg/Mrom__varindex000034_f51.
 nf2_core/device_id_reg/Mrom__varindex000034_f6.
 nf2_core/device_id_reg/Mrom__varindex000026_f51.
 nf2_core/device_id_reg/Mrom__varindex000026_f6.
 nf2_core/device_id_reg/Mrom__varindex000043_f5.
 nf2_core/device_id_reg/Mrom__varindex000043_f51.
 nf2_core/device_id_reg/Mrom__varindex000043_f6.
 nf2_core/device_id_reg/Mrom__varindex000028_f5.
 nf2_core/device_id_reg/Mrom__varindex000028_f51.
 nf2_core/device_id_reg/Mrom__varindex000028_f6.
 nf2_core/device_id_reg/Mrom__varindex000055_f5.
 nf2_core/device_id_reg/Mrom__varindex000055_f51.
 nf2_core/device_id_reg/Mrom__varindex000055_f6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000036.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr(0).
 nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr(0).
 nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(9).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(8).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(10).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(7).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(19).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(71).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(11).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(70).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(20).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(69).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(12).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(6).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(29).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(68).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(21).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(67).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(13).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(66).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(30).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(65).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(22).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(64).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(63).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(14).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(63).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(62).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(39).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(62).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(61).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(31).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(61).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N61.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(60).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(23).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(60).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(59).
 nf2_core/user_data_path/output_port_lookup/input_fifo/Result(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(15).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(59).
 nf2_core/device_id_reg/N61.
 nf2_core/device_id_reg/Mrom__varindex00003_f5.
 nf2_core/device_id_reg/Mrom__varindex000032.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(40).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(5).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(58).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(32).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(58).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(57).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(24).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N107.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N119.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(16).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N103.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(49).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N115.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(49).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N93.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N87.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(41).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N93.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N87.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(33).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N95.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N85.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(25).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N95.
 nf2_core/user_data_path/output_port_lookup/in_data_modded(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N85.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(17).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(51).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N97.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(50).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(4).
 nf2_core/user_data_path/output_port_lookup/in_data_modded(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N113.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(42).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N83.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(34).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N99.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(26).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N117.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(18).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N79.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(43).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N105.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(35).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N103.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(27).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N91.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(36).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N117.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(28).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N111.
 nf2_core/device_id_reg/N12.
 nf2_core/device_id_reg/N18.
 nf2_core/device_id_reg/N7.
 nf2_core/device_id_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N161.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N161.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(0)_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N139.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N137.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N121.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(16)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(17)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(18)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(15)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(16)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(17)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(18)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N61.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth_not0001.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(0).
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/Result(1)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(15)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(16)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(17)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(18)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0)_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N121.
 nf2_core/user_data_path/output_port_lookup/input_fifo/depth(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Result(1)1.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0)10.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0)15.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(11).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0)30.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0)35.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(0).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)17.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not000119_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N63.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2.
 nf2_core/user_data_path/output_port_lookup/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N4.
 nf2_core/device_id_reg/Mrom__varindex000051_f5.
 nf2_core/device_id_reg/Mrom__varindex000051.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N1.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N1.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1311.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)7_1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)7_1.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
 nf2_core/user_data_path/output_port_lookup/N3.
 nf2_core/device_id_reg/N5.
 nf2_core/device_id_reg/N3.
 nf2_core/device_id_reg/Mrom__varindex0000172.
 nf2_core/device_id_reg/Mrom__varindex000049_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N251.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N251.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)7_1.
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(0).
 nf2_core/user_data_path/output_port_lookup/input_fifo/_varindex0000(1).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next19.
 nf2_core/user_data_path/output_port_lookup/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N77.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N63.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001353.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)12.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003053.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)27.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)112.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002453.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11).
 nf2_core/device_id_reg/Mrom__varindex000048_f5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002853.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002953.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/user_data_path/output_port_lookup/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7_1.
 nf2_core/user_data_path/output_port_lookup/state_nxt49_1.
 nf2_core/user_data_path/output_port_lookup/state_nxt34.
 nf2_core/user_data_path/output_port_lookup/state_nxt19_2.
 nf2_core/user_data_path/output_port_lookup/state_nxt14.
 nf2_core/user_data_path/output_port_lookup/state_nxt.
 nf2_core/user_data_path/output_port_lookup/state.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not000130_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(1).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(2).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(3).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(4).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(5).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(6).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(7).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(8).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_170(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N77.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N77.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N77.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N79.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N78.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N78.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N78.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_9_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N80.
 nf2_core/user_data_path/output_port_lookup/N10.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(11).
 nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000111.
 nf2_core/user_data_path/output_port_lookup/in_data_modded_48_mux0000136.
 nf2_core/user_data_path/output_port_lookup/N01.
 nf2_core/user_data_path/output_port_lookup/N7.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N251.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N251.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N8.
 nf2_core/device_id_reg/N14.
 nf2_core/user_data_path/output_port_lookup/N8.
 nf2_core/user_data_path/output_port_lookup/N5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N571.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N571.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N571.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_8_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N571.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N58.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)232.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)148.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)163.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)232.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)148.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)163.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)232.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)148.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)163.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)163.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)208.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)196.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)196.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)196.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)150.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)150.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)150.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)150.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)162.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)206.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)206.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)186.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)206.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)206.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)48.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000155.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000026.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(4)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(4)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(4)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(4)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(2)47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N19.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(3)47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000026.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N74.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N75.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_180(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_180(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_180(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_180(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_6_f51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N41.
 nf2_core/user_data_path/output_port_lookup/input_fifo/Result(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_3_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_180_4_f5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(7)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/output_queues/remove_pkt/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N106.
 nf2_core/user_data_path/output_queues/remove_pkt/N60.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_0.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_1.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_2.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_3.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_4.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_5.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_6.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_7.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_8.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_9.
 nf2_core/user_data_path/output_queues/store_pkt/N0_REPLICA_10.
 nf2_core/user_data_path/output_queues/store_pkt/N10_REPLICA_11.
 nf2_core/user_data_path/output_queues/store_pkt/N10_REPLICA_12.
 nf2_core/user_data_path/output_queues/store_pkt/N10_REPLICA_13.
 nf2_core/user_data_path/output_queues/store_pkt/N10_REPLICA_14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1_REPLICA_15.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)186.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)17.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N161.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)186.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(5)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(1)186.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(9)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(6)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)232.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)196.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(0)27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_198(8)29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001149.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(15)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002747.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19_2.
