
guitar-actuator-board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029cc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002a8c  08002a8c  00012a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ac4  08002ac4  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08002ac4  08002ac4  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ac4  08002ac4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ac4  08002ac4  00012ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ac8  08002ac8  00012ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002acc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000014  08002ae0  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002ae0  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009803  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019b2  00000000  00000000  0002983f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b38  00000000  00000000  0002b1f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a50  00000000  00000000  0002bd30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000c350  00000000  00000000  0002c780  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008b56  00000000  00000000  00038ad0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00046e4c  00000000  00000000  00041626  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00088472  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027a8  00000000  00000000  000884f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002a74 	.word	0x08002a74

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08002a74 	.word	0x08002a74

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <process_midi_message>:
uint8_t get_one_byte();

extern UART_HandleTypeDef huart1;

//processes a MIDI message. we return a 1 if we need to strum. Some messages can be 2 bytes, so the third byte might just be 0x0.
int process_midi_message(uint8_t byte1) { //TODO: later change this to array
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]


	if(byte1 >= 128) { //check to see if the first bit of the first byte this means that its a system message and we need to switch to that status
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	b25b      	sxtb	r3, r3
 8000232:	2b00      	cmp	r3, #0
 8000234:	da2a      	bge.n	800028c <process_midi_message+0x6c>
        CURRENT_STATUS = byte1; //unused for now
 8000236:	1dfb      	adds	r3, r7, #7
 8000238:	781a      	ldrb	r2, [r3, #0]
 800023a:	4b1e      	ldr	r3, [pc, #120]	; (80002b4 <process_midi_message+0x94>)
 800023c:	601a      	str	r2, [r3, #0]

        switch (byte1) { //now, interpret the message itself
 800023e:	1dfb      	adds	r3, r7, #7
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	2bb0      	cmp	r3, #176	; 0xb0
 8000244:	d018      	beq.n	8000278 <process_midi_message+0x58>
 8000246:	dc06      	bgt.n	8000256 <process_midi_message+0x36>
 8000248:	2b90      	cmp	r3, #144	; 0x90
 800024a:	d00b      	beq.n	8000264 <process_midi_message+0x44>
 800024c:	2ba0      	cmp	r3, #160	; 0xa0
 800024e:	d011      	beq.n	8000274 <process_midi_message+0x54>
 8000250:	2b80      	cmp	r3, #128	; 0x80
 8000252:	d00b      	beq.n	800026c <process_midi_message+0x4c>
 8000254:	e018      	b.n	8000288 <process_midi_message+0x68>
 8000256:	2bd0      	cmp	r3, #208	; 0xd0
 8000258:	d012      	beq.n	8000280 <process_midi_message+0x60>
 800025a:	2be0      	cmp	r3, #224	; 0xe0
 800025c:	d012      	beq.n	8000284 <process_midi_message+0x64>
 800025e:	2bc0      	cmp	r3, #192	; 0xc0
 8000260:	d00c      	beq.n	800027c <process_midi_message+0x5c>
 8000262:	e011      	b.n	8000288 <process_midi_message+0x68>
        case STATUS_NOTE_ON:
        	return note_on();
 8000264:	f000 f83a 	bl	80002dc <note_on>
 8000268:	0003      	movs	r3, r0
 800026a:	e01e      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_NOTE_OFF:
            return note_off();
 800026c:	f000 f856 	bl	800031c <note_off>
 8000270:	0003      	movs	r3, r0
 8000272:	e01a      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_AFTERTOUCH:
            return 0;
 8000274:	2300      	movs	r3, #0
 8000276:	e018      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_CONTROL_CHANGE:
            return 0;
 8000278:	2300      	movs	r3, #0
 800027a:	e016      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_PROGRAM_CHANGE:
            return 0;
 800027c:	2300      	movs	r3, #0
 800027e:	e014      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_CHANNEL_PRESSURE:
            return 0;
 8000280:	2300      	movs	r3, #0
 8000282:	e012      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_PITCH_BEND:
            return 0;
 8000284:	2300      	movs	r3, #0
 8000286:	e010      	b.n	80002aa <process_midi_message+0x8a>
            break;

        default:
            return 0;
 8000288:	2300      	movs	r3, #0
 800028a:	e00e      	b.n	80002aa <process_midi_message+0x8a>
            break;
        }
    }
    else {
        //if the first byte isnâ€™t a status byte, then we are in the previous status. aka running status. depending on current status
        switch(CURRENT_STATUS) {
 800028c:	4b09      	ldr	r3, [pc, #36]	; (80002b4 <process_midi_message+0x94>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	2b80      	cmp	r3, #128	; 0x80
 8000292:	d005      	beq.n	80002a0 <process_midi_message+0x80>
 8000294:	2b90      	cmp	r3, #144	; 0x90
 8000296:	d107      	bne.n	80002a8 <process_midi_message+0x88>
        case STATUS_NOTE_ON:
            return note_on();
 8000298:	f000 f820 	bl	80002dc <note_on>
 800029c:	0003      	movs	r3, r0
 800029e:	e004      	b.n	80002aa <process_midi_message+0x8a>
            break;

        case STATUS_NOTE_OFF:
            return note_off();
 80002a0:	f000 f83c 	bl	800031c <note_off>
 80002a4:	0003      	movs	r3, r0
 80002a6:	e000      	b.n	80002aa <process_midi_message+0x8a>
            break;

        default:
            return 0;
 80002a8:	2300      	movs	r3, #0
        }
    }
}
 80002aa:	0018      	movs	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	b002      	add	sp, #8
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	20000030 	.word	0x20000030

080002b8 <get_one_byte>:

uint8_t get_one_byte() {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
	uint8_t b;
	HAL_UART_Receive(&huart1, &b, 1, HAL_MAX_DELAY);
 80002be:	2301      	movs	r3, #1
 80002c0:	425b      	negs	r3, r3
 80002c2:	1df9      	adds	r1, r7, #7
 80002c4:	4804      	ldr	r0, [pc, #16]	; (80002d8 <get_one_byte+0x20>)
 80002c6:	2201      	movs	r2, #1
 80002c8:	f001 ffea 	bl	80022a0 <HAL_UART_Receive>
	return b;
 80002cc:	1dfb      	adds	r3, r7, #7
 80002ce:	781b      	ldrb	r3, [r3, #0]
}
 80002d0:	0018      	movs	r0, r3
 80002d2:	46bd      	mov	sp, r7
 80002d4:	b002      	add	sp, #8
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	2000003c 	.word	0x2000003c

080002dc <note_on>:

int note_on() {
 80002dc:	b590      	push	{r4, r7, lr}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
	uint8_t a = get_one_byte();
 80002e2:	1dfc      	adds	r4, r7, #7
 80002e4:	f7ff ffe8 	bl	80002b8 <get_one_byte>
 80002e8:	0003      	movs	r3, r0
 80002ea:	7023      	strb	r3, [r4, #0]
	uint8_t b = get_one_byte();
 80002ec:	1dbc      	adds	r4, r7, #6
 80002ee:	f7ff ffe3 	bl	80002b8 <get_one_byte>
 80002f2:	0003      	movs	r3, r0
 80002f4:	7023      	strb	r3, [r4, #0]
	if(a == note) {
 80002f6:	1dfb      	adds	r3, r7, #7
 80002f8:	781a      	ldrb	r2, [r3, #0]
 80002fa:	4b07      	ldr	r3, [pc, #28]	; (8000318 <note_on+0x3c>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	429a      	cmp	r2, r3
 8000300:	d105      	bne.n	800030e <note_on+0x32>
		if(b != 0) {
 8000302:	1dbb      	adds	r3, r7, #6
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <note_on+0x32>
			return 1;
 800030a:	2301      	movs	r3, #1
 800030c:	e000      	b.n	8000310 <note_on+0x34>
		}
	}
	return 0;
 800030e:	2300      	movs	r3, #0
}
 8000310:	0018      	movs	r0, r3
 8000312:	46bd      	mov	sp, r7
 8000314:	b003      	add	sp, #12
 8000316:	bd90      	pop	{r4, r7, pc}
 8000318:	20000000 	.word	0x20000000

0800031c <note_off>:

int note_off() {
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
	get_one_byte();
 8000320:	f7ff ffca 	bl	80002b8 <get_one_byte>
	get_one_byte();
 8000324:	f7ff ffc8 	bl	80002b8 <get_one_byte>
}
 8000328:	46c0      	nop			; (mov r8, r8)
 800032a:	0018      	movs	r0, r3
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <set_pulse>:

int is_flipped = 0;
TIM_HandleTypeDef * servoPWM; //pwm controller of the servo

//code used to set PWM pulse. parts of this function were copied from auto-generated STM32 code setup
void set_pulse(int p) {
 8000330:	b590      	push	{r4, r7, lr}
 8000332:	b08b      	sub	sp, #44	; 0x2c
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000338:	210c      	movs	r1, #12
 800033a:	000c      	movs	r4, r1
 800033c:	187b      	adds	r3, r7, r1
 800033e:	0018      	movs	r0, r3
 8000340:	231c      	movs	r3, #28
 8000342:	001a      	movs	r2, r3
 8000344:	2100      	movs	r1, #0
 8000346:	f002 fb8d 	bl	8002a64 <memset>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800034a:	0021      	movs	r1, r4
 800034c:	187b      	adds	r3, r7, r1
 800034e:	2260      	movs	r2, #96	; 0x60
 8000350:	601a      	str	r2, [r3, #0]
    sConfigOC.Pulse = p;
 8000352:	687a      	ldr	r2, [r7, #4]
 8000354:	187b      	adds	r3, r7, r1
 8000356:	605a      	str	r2, [r3, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000358:	187b      	adds	r3, r7, r1
 800035a:	2200      	movs	r2, #0
 800035c:	609a      	str	r2, [r3, #8]
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800035e:	187b      	adds	r3, r7, r1
 8000360:	2200      	movs	r2, #0
 8000362:	60da      	str	r2, [r3, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000364:	187b      	adds	r3, r7, r1
 8000366:	2200      	movs	r2, #0
 8000368:	611a      	str	r2, [r3, #16]
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800036a:	187b      	adds	r3, r7, r1
 800036c:	2200      	movs	r2, #0
 800036e:	615a      	str	r2, [r3, #20]
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000370:	187b      	adds	r3, r7, r1
 8000372:	2200      	movs	r2, #0
 8000374:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_ConfigChannel(&servoPWM, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8000376:	1879      	adds	r1, r7, r1
 8000378:	4b08      	ldr	r3, [pc, #32]	; (800039c <set_pulse+0x6c>)
 800037a:	2204      	movs	r2, #4
 800037c:	0018      	movs	r0, r3
 800037e:	f001 fb63 	bl	8001a48 <HAL_TIM_PWM_ConfigChannel>
 8000382:	1e03      	subs	r3, r0, #0
 8000384:	d001      	beq.n	800038a <set_pulse+0x5a>
        Error_Handler();
 8000386:	f000 f9d3 	bl	8000730 <Error_Handler>
    }
    HAL_TIM_PWM_Start(&servoPWM, TIM_CHANNEL_2);
 800038a:	4b04      	ldr	r3, [pc, #16]	; (800039c <set_pulse+0x6c>)
 800038c:	2104      	movs	r1, #4
 800038e:	0018      	movs	r0, r3
 8000390:	f001 fb14 	bl	80019bc <HAL_TIM_PWM_Start>
}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b00b      	add	sp, #44	; 0x2c
 800039a:	bd90      	pop	{r4, r7, pc}
 800039c:	20000038 	.word	0x20000038

080003a0 <strum>:

void strum() {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
    if(is_flipped == 0) {
 80003a4:	4b09      	ldr	r3, [pc, #36]	; (80003cc <strum+0x2c>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d106      	bne.n	80003ba <strum+0x1a>
        set_pulse(20);
 80003ac:	2014      	movs	r0, #20
 80003ae:	f7ff ffbf 	bl	8000330 <set_pulse>
        is_flipped = 1;
 80003b2:	4b06      	ldr	r3, [pc, #24]	; (80003cc <strum+0x2c>)
 80003b4:	2201      	movs	r2, #1
 80003b6:	601a      	str	r2, [r3, #0]
    }
    else {
        set_pulse(12);
        is_flipped = 0;
    }
}
 80003b8:	e005      	b.n	80003c6 <strum+0x26>
        set_pulse(12);
 80003ba:	200c      	movs	r0, #12
 80003bc:	f7ff ffb8 	bl	8000330 <set_pulse>
        is_flipped = 0;
 80003c0:	4b02      	ldr	r3, [pc, #8]	; (80003cc <strum+0x2c>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
}
 80003c6:	46c0      	nop			; (mov r8, r8)
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	20000034 	.word	0x20000034

080003d0 <pass_servo_pwm>:

void pass_servo_pwm(TIM_HandleTypeDef *s) { //used when the system is being initalized to pass the servo pwm controller. Todo: change to extern statement
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
    servoPWM = s->Instance;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	4b02      	ldr	r3, [pc, #8]	; (80003e8 <pass_servo_pwm+0x18>)
 80003de:	601a      	str	r2, [r3, #0]
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b002      	add	sp, #8
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	20000038 	.word	0x20000038

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f0:	f000 fabc 	bl	800096c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f4:	f000 f82e 	bl	8000454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f8:	f000 f956 	bl	80006a8 <MX_GPIO_Init>
  MX_TIM1_Init();
 80003fc:	f000 f88c 	bl	8000518 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000400:	f000 f920 	bl	8000644 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000404:	4b10      	ldr	r3, [pc, #64]	; (8000448 <main+0x5c>)
 8000406:	2104      	movs	r1, #4
 8000408:	0018      	movs	r0, r3
 800040a:	f001 fad7 	bl	80019bc <HAL_TIM_PWM_Start>
  pass_servo_pwm(&htim1);
 800040e:	4b0e      	ldr	r3, [pc, #56]	; (8000448 <main+0x5c>)
 8000410:	0018      	movs	r0, r3
 8000412:	f7ff ffdd 	bl	80003d0 <pass_servo_pwm>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  blink(3);
  strum();
 8000416:	f7ff ffc3 	bl	80003a0 <strum>
  toggleLED();
 800041a:	f000 f97d 	bl	8000718 <toggleLED>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(HAL_UART_Receive(&huart1, &message, 1, HAL_MAX_DELAY) == HAL_OK) {
 800041e:	2301      	movs	r3, #1
 8000420:	425b      	negs	r3, r3
 8000422:	490a      	ldr	r1, [pc, #40]	; (800044c <main+0x60>)
 8000424:	480a      	ldr	r0, [pc, #40]	; (8000450 <main+0x64>)
 8000426:	2201      	movs	r2, #1
 8000428:	f001 ff3a 	bl	80022a0 <HAL_UART_Receive>
 800042c:	1e03      	subs	r3, r0, #0
 800042e:	d1f6      	bne.n	800041e <main+0x32>
//		toggleLED();
		if(process_midi_message(message)) {
 8000430:	4b06      	ldr	r3, [pc, #24]	; (800044c <main+0x60>)
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	0018      	movs	r0, r3
 8000436:	f7ff fef3 	bl	8000220 <process_midi_message>
 800043a:	1e03      	subs	r3, r0, #0
 800043c:	d0ef      	beq.n	800041e <main+0x32>
			toggleLED();
 800043e:	f000 f96b 	bl	8000718 <toggleLED>
			strum();
 8000442:	f7ff ffad 	bl	80003a0 <strum>
	if(HAL_UART_Receive(&huart1, &message, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000446:	e7ea      	b.n	800041e <main+0x32>
 8000448:	200000bc 	.word	0x200000bc
 800044c:	20000004 	.word	0x20000004
 8000450:	2000003c 	.word	0x2000003c

08000454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b095      	sub	sp, #84	; 0x54
 8000458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800045a:	2420      	movs	r4, #32
 800045c:	193b      	adds	r3, r7, r4
 800045e:	0018      	movs	r0, r3
 8000460:	2330      	movs	r3, #48	; 0x30
 8000462:	001a      	movs	r2, r3
 8000464:	2100      	movs	r1, #0
 8000466:	f002 fafd 	bl	8002a64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800046a:	2310      	movs	r3, #16
 800046c:	18fb      	adds	r3, r7, r3
 800046e:	0018      	movs	r0, r3
 8000470:	2310      	movs	r3, #16
 8000472:	001a      	movs	r2, r3
 8000474:	2100      	movs	r1, #0
 8000476:	f002 faf5 	bl	8002a64 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800047a:	003b      	movs	r3, r7
 800047c:	0018      	movs	r0, r3
 800047e:	2310      	movs	r3, #16
 8000480:	001a      	movs	r2, r3
 8000482:	2100      	movs	r1, #0
 8000484:	f002 faee 	bl	8002a64 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000488:	0021      	movs	r1, r4
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2202      	movs	r2, #2
 800048e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2201      	movs	r2, #1
 8000494:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2210      	movs	r2, #16
 800049a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2202      	movs	r2, #2
 80004a0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	22a0      	movs	r2, #160	; 0xa0
 80004ac:	0392      	lsls	r2, r2, #14
 80004ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	2200      	movs	r2, #0
 80004b4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 fd17 	bl	8000eec <HAL_RCC_OscConfig>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80004c2:	f000 f935 	bl	8000730 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	2110      	movs	r1, #16
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2207      	movs	r2, #7
 80004cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	2202      	movs	r2, #2
 80004d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2101      	movs	r1, #1
 80004e4:	0018      	movs	r0, r3
 80004e6:	f001 f81d 	bl	8001524 <HAL_RCC_ClockConfig>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80004ee:	f000 f91f 	bl	8000730 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004f2:	003b      	movs	r3, r7
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004f8:	003b      	movs	r3, r7
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fe:	003b      	movs	r3, r7
 8000500:	0018      	movs	r0, r3
 8000502:	f001 f961 	bl	80017c8 <HAL_RCCEx_PeriphCLKConfig>
 8000506:	1e03      	subs	r3, r0, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800050a:	f000 f911 	bl	8000730 <Error_Handler>
  }
}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b015      	add	sp, #84	; 0x54
 8000514:	bd90      	pop	{r4, r7, pc}
	...

08000518 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b092      	sub	sp, #72	; 0x48
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051e:	2340      	movs	r3, #64	; 0x40
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	0018      	movs	r0, r3
 8000524:	2308      	movs	r3, #8
 8000526:	001a      	movs	r2, r3
 8000528:	2100      	movs	r1, #0
 800052a:	f002 fa9b 	bl	8002a64 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800052e:	2324      	movs	r3, #36	; 0x24
 8000530:	18fb      	adds	r3, r7, r3
 8000532:	0018      	movs	r0, r3
 8000534:	231c      	movs	r3, #28
 8000536:	001a      	movs	r2, r3
 8000538:	2100      	movs	r1, #0
 800053a:	f002 fa93 	bl	8002a64 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	0018      	movs	r0, r3
 8000542:	2320      	movs	r3, #32
 8000544:	001a      	movs	r2, r3
 8000546:	2100      	movs	r1, #0
 8000548:	f002 fa8c 	bl	8002a64 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800054c:	4b3a      	ldr	r3, [pc, #232]	; (8000638 <MX_TIM1_Init+0x120>)
 800054e:	4a3b      	ldr	r2, [pc, #236]	; (800063c <MX_TIM1_Init+0x124>)
 8000550:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4650;
 8000552:	4b39      	ldr	r3, [pc, #228]	; (8000638 <MX_TIM1_Init+0x120>)
 8000554:	4a3a      	ldr	r2, [pc, #232]	; (8000640 <MX_TIM1_Init+0x128>)
 8000556:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000558:	4b37      	ldr	r3, [pc, #220]	; (8000638 <MX_TIM1_Init+0x120>)
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 800055e:	4b36      	ldr	r3, [pc, #216]	; (8000638 <MX_TIM1_Init+0x120>)
 8000560:	2264      	movs	r2, #100	; 0x64
 8000562:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000564:	4b34      	ldr	r3, [pc, #208]	; (8000638 <MX_TIM1_Init+0x120>)
 8000566:	2200      	movs	r2, #0
 8000568:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800056a:	4b33      	ldr	r3, [pc, #204]	; (8000638 <MX_TIM1_Init+0x120>)
 800056c:	2200      	movs	r2, #0
 800056e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000570:	4b31      	ldr	r3, [pc, #196]	; (8000638 <MX_TIM1_Init+0x120>)
 8000572:	2200      	movs	r2, #0
 8000574:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000576:	4b30      	ldr	r3, [pc, #192]	; (8000638 <MX_TIM1_Init+0x120>)
 8000578:	0018      	movs	r0, r3
 800057a:	f001 f9f3 	bl	8001964 <HAL_TIM_PWM_Init>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000582:	f000 f8d5 	bl	8000730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000586:	2140      	movs	r1, #64	; 0x40
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2200      	movs	r2, #0
 8000592:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000594:	187a      	adds	r2, r7, r1
 8000596:	4b28      	ldr	r3, [pc, #160]	; (8000638 <MX_TIM1_Init+0x120>)
 8000598:	0011      	movs	r1, r2
 800059a:	0018      	movs	r0, r3
 800059c:	f001 fd7c 	bl	8002098 <HAL_TIMEx_MasterConfigSynchronization>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80005a4:	f000 f8c4 	bl	8000730 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005a8:	2124      	movs	r1, #36	; 0x24
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2260      	movs	r2, #96	; 0x60
 80005ae:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005d4:	1879      	adds	r1, r7, r1
 80005d6:	4b18      	ldr	r3, [pc, #96]	; (8000638 <MX_TIM1_Init+0x120>)
 80005d8:	2204      	movs	r2, #4
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fa34 	bl	8001a48 <HAL_TIM_PWM_ConfigChannel>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80005e4:	f000 f8a4 	bl	8000730 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	2200      	movs	r2, #0
 80005f2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80005fa:	1d3b      	adds	r3, r7, #4
 80005fc:	2200      	movs	r2, #0
 80005fe:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2200      	movs	r2, #0
 8000604:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	2280      	movs	r2, #128	; 0x80
 800060a:	0192      	lsls	r2, r2, #6
 800060c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	2200      	movs	r2, #0
 8000612:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000614:	1d3a      	adds	r2, r7, #4
 8000616:	4b08      	ldr	r3, [pc, #32]	; (8000638 <MX_TIM1_Init+0x120>)
 8000618:	0011      	movs	r1, r2
 800061a:	0018      	movs	r0, r3
 800061c:	f001 fd8e 	bl	800213c <HAL_TIMEx_ConfigBreakDeadTime>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000624:	f000 f884 	bl	8000730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <MX_TIM1_Init+0x120>)
 800062a:	0018      	movs	r0, r3
 800062c:	f000 f8ca 	bl	80007c4 <HAL_TIM_MspPostInit>

}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	b012      	add	sp, #72	; 0x48
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200000bc 	.word	0x200000bc
 800063c:	40012c00 	.word	0x40012c00
 8000640:	0000122a 	.word	0x0000122a

08000644 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000648:	4b14      	ldr	r3, [pc, #80]	; (800069c <MX_USART1_UART_Init+0x58>)
 800064a:	4a15      	ldr	r2, [pc, #84]	; (80006a0 <MX_USART1_UART_Init+0x5c>)
 800064c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 800064e:	4b13      	ldr	r3, [pc, #76]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000650:	4a14      	ldr	r2, [pc, #80]	; (80006a4 <MX_USART1_UART_Init+0x60>)
 8000652:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000654:	4b11      	ldr	r3, [pc, #68]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000656:	2200      	movs	r2, #0
 8000658:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <MX_USART1_UART_Init+0x58>)
 800065c:	2200      	movs	r2, #0
 800065e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000660:	4b0e      	ldr	r3, [pc, #56]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000662:	2200      	movs	r2, #0
 8000664:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000668:	220c      	movs	r2, #12
 800066a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066c:	4b0b      	ldr	r3, [pc, #44]	; (800069c <MX_USART1_UART_Init+0x58>)
 800066e:	2200      	movs	r2, #0
 8000670:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000674:	2200      	movs	r2, #0
 8000676:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_USART1_UART_Init+0x58>)
 800067a:	2200      	movs	r2, #0
 800067c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800067e:	4b07      	ldr	r3, [pc, #28]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <MX_USART1_UART_Init+0x58>)
 8000686:	0018      	movs	r0, r3
 8000688:	f001 fdb6 	bl	80021f8 <HAL_UART_Init>
 800068c:	1e03      	subs	r3, r0, #0
 800068e:	d001      	beq.n	8000694 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8000690:	f000 f84e 	bl	8000730 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	2000003c 	.word	0x2000003c
 80006a0:	40013800 	.word	0x40013800
 80006a4:	00007a12 	.word	0x00007a12

080006a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	0018      	movs	r0, r3
 80006b2:	2314      	movs	r3, #20
 80006b4:	001a      	movs	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	f002 f9d4 	bl	8002a64 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006bc:	4b15      	ldr	r3, [pc, #84]	; (8000714 <MX_GPIO_Init+0x6c>)
 80006be:	695a      	ldr	r2, [r3, #20]
 80006c0:	4b14      	ldr	r3, [pc, #80]	; (8000714 <MX_GPIO_Init+0x6c>)
 80006c2:	2180      	movs	r1, #128	; 0x80
 80006c4:	0289      	lsls	r1, r1, #10
 80006c6:	430a      	orrs	r2, r1
 80006c8:	615a      	str	r2, [r3, #20]
 80006ca:	4b12      	ldr	r3, [pc, #72]	; (8000714 <MX_GPIO_Init+0x6c>)
 80006cc:	695a      	ldr	r2, [r3, #20]
 80006ce:	2380      	movs	r3, #128	; 0x80
 80006d0:	029b      	lsls	r3, r3, #10
 80006d2:	4013      	ands	r3, r2
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80006d8:	2390      	movs	r3, #144	; 0x90
 80006da:	05db      	lsls	r3, r3, #23
 80006dc:	2200      	movs	r2, #0
 80006de:	2110      	movs	r1, #16
 80006e0:	0018      	movs	r0, r3
 80006e2:	f000 fbcb 	bl	8000e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	2210      	movs	r2, #16
 80006ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2201      	movs	r2, #1
 80006f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80006fe:	1d3a      	adds	r2, r7, #4
 8000700:	2390      	movs	r3, #144	; 0x90
 8000702:	05db      	lsls	r3, r3, #23
 8000704:	0011      	movs	r1, r2
 8000706:	0018      	movs	r0, r3
 8000708:	f000 fa48 	bl	8000b9c <HAL_GPIO_Init>

}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b006      	add	sp, #24
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40021000 	.word	0x40021000

08000718 <toggleLED>:
		HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
		HAL_Delay(100);
	}
}

int toggleLED() {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 800071c:	2390      	movs	r3, #144	; 0x90
 800071e:	05db      	lsls	r3, r3, #23
 8000720:	2110      	movs	r1, #16
 8000722:	0018      	movs	r0, r3
 8000724:	f000 fbc7 	bl	8000eb6 <HAL_GPIO_TogglePin>
	return 0;
 8000728:	2300      	movs	r3, #0
}
 800072a:	0018      	movs	r0, r3
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
	...

0800073c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <HAL_MspInit+0x44>)
 8000744:	699a      	ldr	r2, [r3, #24]
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <HAL_MspInit+0x44>)
 8000748:	2101      	movs	r1, #1
 800074a:	430a      	orrs	r2, r1
 800074c:	619a      	str	r2, [r3, #24]
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <HAL_MspInit+0x44>)
 8000750:	699b      	ldr	r3, [r3, #24]
 8000752:	2201      	movs	r2, #1
 8000754:	4013      	ands	r3, r2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <HAL_MspInit+0x44>)
 800075c:	69da      	ldr	r2, [r3, #28]
 800075e:	4b08      	ldr	r3, [pc, #32]	; (8000780 <HAL_MspInit+0x44>)
 8000760:	2180      	movs	r1, #128	; 0x80
 8000762:	0549      	lsls	r1, r1, #21
 8000764:	430a      	orrs	r2, r1
 8000766:	61da      	str	r2, [r3, #28]
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <HAL_MspInit+0x44>)
 800076a:	69da      	ldr	r2, [r3, #28]
 800076c:	2380      	movs	r3, #128	; 0x80
 800076e:	055b      	lsls	r3, r3, #21
 8000770:	4013      	ands	r3, r2
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	b002      	add	sp, #8
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	40021000 	.word	0x40021000

08000784 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <HAL_TIM_PWM_MspInit+0x38>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d10d      	bne.n	80007b2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000796:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <HAL_TIM_PWM_MspInit+0x3c>)
 8000798:	699a      	ldr	r2, [r3, #24]
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <HAL_TIM_PWM_MspInit+0x3c>)
 800079c:	2180      	movs	r1, #128	; 0x80
 800079e:	0109      	lsls	r1, r1, #4
 80007a0:	430a      	orrs	r2, r1
 80007a2:	619a      	str	r2, [r3, #24]
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_TIM_PWM_MspInit+0x3c>)
 80007a6:	699a      	ldr	r2, [r3, #24]
 80007a8:	2380      	movs	r3, #128	; 0x80
 80007aa:	011b      	lsls	r3, r3, #4
 80007ac:	4013      	ands	r3, r2
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b004      	add	sp, #16
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	40012c00 	.word	0x40012c00
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	230c      	movs	r3, #12
 80007ce:	18fb      	adds	r3, r7, r3
 80007d0:	0018      	movs	r0, r3
 80007d2:	2314      	movs	r3, #20
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f002 f944 	bl	8002a64 <memset>
  if(htim->Instance==TIM1)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a16      	ldr	r2, [pc, #88]	; (800083c <HAL_TIM_MspPostInit+0x78>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d125      	bne.n	8000832 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	4b16      	ldr	r3, [pc, #88]	; (8000840 <HAL_TIM_MspPostInit+0x7c>)
 80007e8:	695a      	ldr	r2, [r3, #20]
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <HAL_TIM_MspPostInit+0x7c>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0289      	lsls	r1, r1, #10
 80007f0:	430a      	orrs	r2, r1
 80007f2:	615a      	str	r2, [r3, #20]
 80007f4:	4b12      	ldr	r3, [pc, #72]	; (8000840 <HAL_TIM_MspPostInit+0x7c>)
 80007f6:	695a      	ldr	r2, [r3, #20]
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	029b      	lsls	r3, r3, #10
 80007fc:	4013      	ands	r3, r2
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000802:	210c      	movs	r1, #12
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2280      	movs	r2, #128	; 0x80
 8000808:	0092      	lsls	r2, r2, #2
 800080a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2202      	movs	r2, #2
 8000810:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	187b      	adds	r3, r7, r1
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2202      	movs	r2, #2
 8000822:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000824:	187a      	adds	r2, r7, r1
 8000826:	2390      	movs	r3, #144	; 0x90
 8000828:	05db      	lsls	r3, r3, #23
 800082a:	0011      	movs	r1, r2
 800082c:	0018      	movs	r0, r3
 800082e:	f000 f9b5 	bl	8000b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b008      	add	sp, #32
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	40012c00 	.word	0x40012c00
 8000840:	40021000 	.word	0x40021000

08000844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08a      	sub	sp, #40	; 0x28
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	2314      	movs	r3, #20
 800084e:	18fb      	adds	r3, r7, r3
 8000850:	0018      	movs	r0, r3
 8000852:	2314      	movs	r3, #20
 8000854:	001a      	movs	r2, r3
 8000856:	2100      	movs	r1, #0
 8000858:	f002 f904 	bl	8002a64 <memset>
  if(huart->Instance==USART1)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a1c      	ldr	r2, [pc, #112]	; (80008d4 <HAL_UART_MspInit+0x90>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d132      	bne.n	80008cc <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000866:	4b1c      	ldr	r3, [pc, #112]	; (80008d8 <HAL_UART_MspInit+0x94>)
 8000868:	699a      	ldr	r2, [r3, #24]
 800086a:	4b1b      	ldr	r3, [pc, #108]	; (80008d8 <HAL_UART_MspInit+0x94>)
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	01c9      	lsls	r1, r1, #7
 8000870:	430a      	orrs	r2, r1
 8000872:	619a      	str	r2, [r3, #24]
 8000874:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <HAL_UART_MspInit+0x94>)
 8000876:	699a      	ldr	r2, [r3, #24]
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	01db      	lsls	r3, r3, #7
 800087c:	4013      	ands	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	4b15      	ldr	r3, [pc, #84]	; (80008d8 <HAL_UART_MspInit+0x94>)
 8000884:	695a      	ldr	r2, [r3, #20]
 8000886:	4b14      	ldr	r3, [pc, #80]	; (80008d8 <HAL_UART_MspInit+0x94>)
 8000888:	2180      	movs	r1, #128	; 0x80
 800088a:	0289      	lsls	r1, r1, #10
 800088c:	430a      	orrs	r2, r1
 800088e:	615a      	str	r2, [r3, #20]
 8000890:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <HAL_UART_MspInit+0x94>)
 8000892:	695a      	ldr	r2, [r3, #20]
 8000894:	2380      	movs	r3, #128	; 0x80
 8000896:	029b      	lsls	r3, r3, #10
 8000898:	4013      	ands	r3, r2
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800089e:	2114      	movs	r1, #20
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	220c      	movs	r2, #12
 80008a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2202      	movs	r2, #2
 80008aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2203      	movs	r2, #3
 80008b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2201      	movs	r2, #1
 80008bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	187a      	adds	r2, r7, r1
 80008c0:	2390      	movs	r3, #144	; 0x90
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	0011      	movs	r1, r2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 f968 	bl	8000b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b00a      	add	sp, #40	; 0x28
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40013800 	.word	0x40013800
 80008d8:	40021000 	.word	0x40021000

080008dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <HardFault_Handler+0x4>

080008ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000904:	f000 f87a 	bl	80009fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000918:	480d      	ldr	r0, [pc, #52]	; (8000950 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800091a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800091c:	480d      	ldr	r0, [pc, #52]	; (8000954 <LoopForever+0x6>)
  ldr r1, =_edata
 800091e:	490e      	ldr	r1, [pc, #56]	; (8000958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000920:	4a0e      	ldr	r2, [pc, #56]	; (800095c <LoopForever+0xe>)
  movs r3, #0
 8000922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000924:	e002      	b.n	800092c <LoopCopyDataInit>

08000926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092a:	3304      	adds	r3, #4

0800092c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800092c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800092e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000930:	d3f9      	bcc.n	8000926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000932:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000934:	4c0b      	ldr	r4, [pc, #44]	; (8000964 <LoopForever+0x16>)
  movs r3, #0
 8000936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000938:	e001      	b.n	800093e <LoopFillZerobss>

0800093a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800093c:	3204      	adds	r2, #4

0800093e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800093e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000940:	d3fb      	bcc.n	800093a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000942:	f7ff ffe4 	bl	800090e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000946:	f002 f869 	bl	8002a1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800094a:	f7ff fd4f 	bl	80003ec <main>

0800094e <LoopForever>:

LoopForever:
    b LoopForever
 800094e:	e7fe      	b.n	800094e <LoopForever>
  ldr   r0, =_estack
 8000950:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000958:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800095c:	08002acc 	.word	0x08002acc
  ldr r2, =_sbss
 8000960:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000964:	20000100 	.word	0x20000100

08000968 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000968:	e7fe      	b.n	8000968 <ADC1_IRQHandler>
	...

0800096c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000970:	4b07      	ldr	r3, [pc, #28]	; (8000990 <HAL_Init+0x24>)
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <HAL_Init+0x24>)
 8000976:	2110      	movs	r1, #16
 8000978:	430a      	orrs	r2, r1
 800097a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800097c:	2000      	movs	r0, #0
 800097e:	f000 f809 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000982:	f7ff fedb 	bl	800073c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000986:	2300      	movs	r3, #0
}
 8000988:	0018      	movs	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	40022000 	.word	0x40022000

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <HAL_InitTick+0x5c>)
 800099e:	681c      	ldr	r4, [r3, #0]
 80009a0:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <HAL_InitTick+0x60>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	0019      	movs	r1, r3
 80009a6:	23fa      	movs	r3, #250	; 0xfa
 80009a8:	0098      	lsls	r0, r3, #2
 80009aa:	f7ff fbad 	bl	8000108 <__udivsi3>
 80009ae:	0003      	movs	r3, r0
 80009b0:	0019      	movs	r1, r3
 80009b2:	0020      	movs	r0, r4
 80009b4:	f7ff fba8 	bl	8000108 <__udivsi3>
 80009b8:	0003      	movs	r3, r0
 80009ba:	0018      	movs	r0, r3
 80009bc:	f000 f8e1 	bl	8000b82 <HAL_SYSTICK_Config>
 80009c0:	1e03      	subs	r3, r0, #0
 80009c2:	d001      	beq.n	80009c8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80009c4:	2301      	movs	r3, #1
 80009c6:	e00f      	b.n	80009e8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	d80b      	bhi.n	80009e6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ce:	6879      	ldr	r1, [r7, #4]
 80009d0:	2301      	movs	r3, #1
 80009d2:	425b      	negs	r3, r3
 80009d4:	2200      	movs	r2, #0
 80009d6:	0018      	movs	r0, r3
 80009d8:	f000 f8be 	bl	8000b58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <HAL_InitTick+0x64>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
 80009e4:	e000      	b.n	80009e8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	0018      	movs	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b003      	add	sp, #12
 80009ee:	bd90      	pop	{r4, r7, pc}
 80009f0:	20000008 	.word	0x20000008
 80009f4:	20000010 	.word	0x20000010
 80009f8:	2000000c 	.word	0x2000000c

080009fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a00:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <HAL_IncTick+0x1c>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	001a      	movs	r2, r3
 8000a06:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <HAL_IncTick+0x20>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	18d2      	adds	r2, r2, r3
 8000a0c:	4b03      	ldr	r3, [pc, #12]	; (8000a1c <HAL_IncTick+0x20>)
 8000a0e:	601a      	str	r2, [r3, #0]
}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	20000010 	.word	0x20000010
 8000a1c:	200000fc 	.word	0x200000fc

08000a20 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  return uwTick;
 8000a24:	4b02      	ldr	r3, [pc, #8]	; (8000a30 <HAL_GetTick+0x10>)
 8000a26:	681b      	ldr	r3, [r3, #0]
}
 8000a28:	0018      	movs	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	200000fc 	.word	0x200000fc

08000a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a34:	b590      	push	{r4, r7, lr}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	0002      	movs	r2, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2b7f      	cmp	r3, #127	; 0x7f
 8000a48:	d828      	bhi.n	8000a9c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a4a:	4a2f      	ldr	r2, [pc, #188]	; (8000b08 <__NVIC_SetPriority+0xd4>)
 8000a4c:	1dfb      	adds	r3, r7, #7
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	b25b      	sxtb	r3, r3
 8000a52:	089b      	lsrs	r3, r3, #2
 8000a54:	33c0      	adds	r3, #192	; 0xc0
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	589b      	ldr	r3, [r3, r2]
 8000a5a:	1dfa      	adds	r2, r7, #7
 8000a5c:	7812      	ldrb	r2, [r2, #0]
 8000a5e:	0011      	movs	r1, r2
 8000a60:	2203      	movs	r2, #3
 8000a62:	400a      	ands	r2, r1
 8000a64:	00d2      	lsls	r2, r2, #3
 8000a66:	21ff      	movs	r1, #255	; 0xff
 8000a68:	4091      	lsls	r1, r2
 8000a6a:	000a      	movs	r2, r1
 8000a6c:	43d2      	mvns	r2, r2
 8000a6e:	401a      	ands	r2, r3
 8000a70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	019b      	lsls	r3, r3, #6
 8000a76:	22ff      	movs	r2, #255	; 0xff
 8000a78:	401a      	ands	r2, r3
 8000a7a:	1dfb      	adds	r3, r7, #7
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	0018      	movs	r0, r3
 8000a80:	2303      	movs	r3, #3
 8000a82:	4003      	ands	r3, r0
 8000a84:	00db      	lsls	r3, r3, #3
 8000a86:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a88:	481f      	ldr	r0, [pc, #124]	; (8000b08 <__NVIC_SetPriority+0xd4>)
 8000a8a:	1dfb      	adds	r3, r7, #7
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	b25b      	sxtb	r3, r3
 8000a90:	089b      	lsrs	r3, r3, #2
 8000a92:	430a      	orrs	r2, r1
 8000a94:	33c0      	adds	r3, #192	; 0xc0
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a9a:	e031      	b.n	8000b00 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a9c:	4a1b      	ldr	r2, [pc, #108]	; (8000b0c <__NVIC_SetPriority+0xd8>)
 8000a9e:	1dfb      	adds	r3, r7, #7
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	0019      	movs	r1, r3
 8000aa4:	230f      	movs	r3, #15
 8000aa6:	400b      	ands	r3, r1
 8000aa8:	3b08      	subs	r3, #8
 8000aaa:	089b      	lsrs	r3, r3, #2
 8000aac:	3306      	adds	r3, #6
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	18d3      	adds	r3, r2, r3
 8000ab2:	3304      	adds	r3, #4
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	1dfa      	adds	r2, r7, #7
 8000ab8:	7812      	ldrb	r2, [r2, #0]
 8000aba:	0011      	movs	r1, r2
 8000abc:	2203      	movs	r2, #3
 8000abe:	400a      	ands	r2, r1
 8000ac0:	00d2      	lsls	r2, r2, #3
 8000ac2:	21ff      	movs	r1, #255	; 0xff
 8000ac4:	4091      	lsls	r1, r2
 8000ac6:	000a      	movs	r2, r1
 8000ac8:	43d2      	mvns	r2, r2
 8000aca:	401a      	ands	r2, r3
 8000acc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	019b      	lsls	r3, r3, #6
 8000ad2:	22ff      	movs	r2, #255	; 0xff
 8000ad4:	401a      	ands	r2, r3
 8000ad6:	1dfb      	adds	r3, r7, #7
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	0018      	movs	r0, r3
 8000adc:	2303      	movs	r3, #3
 8000ade:	4003      	ands	r3, r0
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ae4:	4809      	ldr	r0, [pc, #36]	; (8000b0c <__NVIC_SetPriority+0xd8>)
 8000ae6:	1dfb      	adds	r3, r7, #7
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	001c      	movs	r4, r3
 8000aec:	230f      	movs	r3, #15
 8000aee:	4023      	ands	r3, r4
 8000af0:	3b08      	subs	r3, #8
 8000af2:	089b      	lsrs	r3, r3, #2
 8000af4:	430a      	orrs	r2, r1
 8000af6:	3306      	adds	r3, #6
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	18c3      	adds	r3, r0, r3
 8000afc:	3304      	adds	r3, #4
 8000afe:	601a      	str	r2, [r3, #0]
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b003      	add	sp, #12
 8000b06:	bd90      	pop	{r4, r7, pc}
 8000b08:	e000e100 	.word	0xe000e100
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	4a0c      	ldr	r2, [pc, #48]	; (8000b50 <SysTick_Config+0x40>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d901      	bls.n	8000b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b22:	2301      	movs	r3, #1
 8000b24:	e010      	b.n	8000b48 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b26:	4b0b      	ldr	r3, [pc, #44]	; (8000b54 <SysTick_Config+0x44>)
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	3a01      	subs	r2, #1
 8000b2c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b2e:	2301      	movs	r3, #1
 8000b30:	425b      	negs	r3, r3
 8000b32:	2103      	movs	r1, #3
 8000b34:	0018      	movs	r0, r3
 8000b36:	f7ff ff7d 	bl	8000a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <SysTick_Config+0x44>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b40:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <SysTick_Config+0x44>)
 8000b42:	2207      	movs	r2, #7
 8000b44:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b46:	2300      	movs	r3, #0
}
 8000b48:	0018      	movs	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b002      	add	sp, #8
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	00ffffff 	.word	0x00ffffff
 8000b54:	e000e010 	.word	0xe000e010

08000b58 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60b9      	str	r1, [r7, #8]
 8000b60:	607a      	str	r2, [r7, #4]
 8000b62:	210f      	movs	r1, #15
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	1c02      	adds	r2, r0, #0
 8000b68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b6a:	68ba      	ldr	r2, [r7, #8]
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	b25b      	sxtb	r3, r3
 8000b72:	0011      	movs	r1, r2
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ff5d 	bl	8000a34 <__NVIC_SetPriority>
}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b004      	add	sp, #16
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f7ff ffbf 	bl	8000b10 <SysTick_Config>
 8000b92:	0003      	movs	r3, r0
}
 8000b94:	0018      	movs	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b002      	add	sp, #8
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000baa:	e14f      	b.n	8000e4c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	4091      	lsls	r1, r2
 8000bb6:	000a      	movs	r2, r1
 8000bb8:	4013      	ands	r3, r2
 8000bba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <HAL_GPIO_Init+0x28>
 8000bc2:	e140      	b.n	8000e46 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d003      	beq.n	8000bd4 <HAL_GPIO_Init+0x38>
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	2b12      	cmp	r3, #18
 8000bd2:	d123      	bne.n	8000c1c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	08da      	lsrs	r2, r3, #3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3208      	adds	r2, #8
 8000bdc:	0092      	lsls	r2, r2, #2
 8000bde:	58d3      	ldr	r3, [r2, r3]
 8000be0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	2207      	movs	r2, #7
 8000be6:	4013      	ands	r3, r2
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	220f      	movs	r2, #15
 8000bec:	409a      	lsls	r2, r3
 8000bee:	0013      	movs	r3, r2
 8000bf0:	43da      	mvns	r2, r3
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	691a      	ldr	r2, [r3, #16]
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	2107      	movs	r1, #7
 8000c00:	400b      	ands	r3, r1
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	409a      	lsls	r2, r3
 8000c06:	0013      	movs	r3, r2
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	08da      	lsrs	r2, r3, #3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3208      	adds	r2, #8
 8000c16:	0092      	lsls	r2, r2, #2
 8000c18:	6939      	ldr	r1, [r7, #16]
 8000c1a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	005b      	lsls	r3, r3, #1
 8000c26:	2203      	movs	r2, #3
 8000c28:	409a      	lsls	r2, r3
 8000c2a:	0013      	movs	r3, r2
 8000c2c:	43da      	mvns	r2, r3
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	4013      	ands	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	401a      	ands	r2, r3
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	409a      	lsls	r2, r3
 8000c42:	0013      	movs	r3, r2
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d00b      	beq.n	8000c70 <HAL_GPIO_Init+0xd4>
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d007      	beq.n	8000c70 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c64:	2b11      	cmp	r3, #17
 8000c66:	d003      	beq.n	8000c70 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	2b12      	cmp	r3, #18
 8000c6e:	d130      	bne.n	8000cd2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	409a      	lsls	r2, r3
 8000c7e:	0013      	movs	r3, r2
 8000c80:	43da      	mvns	r2, r3
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	4013      	ands	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	409a      	lsls	r2, r3
 8000c92:	0013      	movs	r3, r2
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
 8000cac:	0013      	movs	r3, r2
 8000cae:	43da      	mvns	r2, r3
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	091b      	lsrs	r3, r3, #4
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	401a      	ands	r2, r3
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	409a      	lsls	r2, r3
 8000cc4:	0013      	movs	r3, r2
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	2203      	movs	r2, #3
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	0013      	movs	r3, r2
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	409a      	lsls	r2, r3
 8000cf4:	0013      	movs	r3, r2
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	2380      	movs	r3, #128	; 0x80
 8000d08:	055b      	lsls	r3, r3, #21
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	d100      	bne.n	8000d10 <HAL_GPIO_Init+0x174>
 8000d0e:	e09a      	b.n	8000e46 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d10:	4b54      	ldr	r3, [pc, #336]	; (8000e64 <HAL_GPIO_Init+0x2c8>)
 8000d12:	699a      	ldr	r2, [r3, #24]
 8000d14:	4b53      	ldr	r3, [pc, #332]	; (8000e64 <HAL_GPIO_Init+0x2c8>)
 8000d16:	2101      	movs	r1, #1
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	619a      	str	r2, [r3, #24]
 8000d1c:	4b51      	ldr	r3, [pc, #324]	; (8000e64 <HAL_GPIO_Init+0x2c8>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	2201      	movs	r2, #1
 8000d22:	4013      	ands	r3, r2
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d28:	4a4f      	ldr	r2, [pc, #316]	; (8000e68 <HAL_GPIO_Init+0x2cc>)
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	089b      	lsrs	r3, r3, #2
 8000d2e:	3302      	adds	r3, #2
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	589b      	ldr	r3, [r3, r2]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	2203      	movs	r2, #3
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	220f      	movs	r2, #15
 8000d40:	409a      	lsls	r2, r3
 8000d42:	0013      	movs	r3, r2
 8000d44:	43da      	mvns	r2, r3
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	2390      	movs	r3, #144	; 0x90
 8000d50:	05db      	lsls	r3, r3, #23
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d013      	beq.n	8000d7e <HAL_GPIO_Init+0x1e2>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a44      	ldr	r2, [pc, #272]	; (8000e6c <HAL_GPIO_Init+0x2d0>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d00d      	beq.n	8000d7a <HAL_GPIO_Init+0x1de>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4a43      	ldr	r2, [pc, #268]	; (8000e70 <HAL_GPIO_Init+0x2d4>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d007      	beq.n	8000d76 <HAL_GPIO_Init+0x1da>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a42      	ldr	r2, [pc, #264]	; (8000e74 <HAL_GPIO_Init+0x2d8>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d101      	bne.n	8000d72 <HAL_GPIO_Init+0x1d6>
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e006      	b.n	8000d80 <HAL_GPIO_Init+0x1e4>
 8000d72:	2305      	movs	r3, #5
 8000d74:	e004      	b.n	8000d80 <HAL_GPIO_Init+0x1e4>
 8000d76:	2302      	movs	r3, #2
 8000d78:	e002      	b.n	8000d80 <HAL_GPIO_Init+0x1e4>
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e000      	b.n	8000d80 <HAL_GPIO_Init+0x1e4>
 8000d7e:	2300      	movs	r3, #0
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	2103      	movs	r1, #3
 8000d84:	400a      	ands	r2, r1
 8000d86:	0092      	lsls	r2, r2, #2
 8000d88:	4093      	lsls	r3, r2
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d90:	4935      	ldr	r1, [pc, #212]	; (8000e68 <HAL_GPIO_Init+0x2cc>)
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	089b      	lsrs	r3, r3, #2
 8000d96:	3302      	adds	r3, #2
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d9e:	4b36      	ldr	r3, [pc, #216]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	43da      	mvns	r2, r3
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	4013      	ands	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685a      	ldr	r2, [r3, #4]
 8000db2:	2380      	movs	r3, #128	; 0x80
 8000db4:	025b      	lsls	r3, r3, #9
 8000db6:	4013      	ands	r3, r2
 8000db8:	d003      	beq.n	8000dc2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000dc8:	4b2b      	ldr	r3, [pc, #172]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	43da      	mvns	r2, r3
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685a      	ldr	r2, [r3, #4]
 8000ddc:	2380      	movs	r3, #128	; 0x80
 8000dde:	029b      	lsls	r3, r3, #10
 8000de0:	4013      	ands	r3, r2
 8000de2:	d003      	beq.n	8000dec <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000dec:	4b22      	ldr	r3, [pc, #136]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000df2:	4b21      	ldr	r3, [pc, #132]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685a      	ldr	r2, [r3, #4]
 8000e06:	2380      	movs	r3, #128	; 0x80
 8000e08:	035b      	lsls	r3, r3, #13
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	d003      	beq.n	8000e16 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e16:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e1c:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	43da      	mvns	r2, r3
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	2380      	movs	r3, #128	; 0x80
 8000e32:	039b      	lsls	r3, r3, #14
 8000e34:	4013      	ands	r3, r2
 8000e36:	d003      	beq.n	8000e40 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e40:	4b0d      	ldr	r3, [pc, #52]	; (8000e78 <HAL_GPIO_Init+0x2dc>)
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	40da      	lsrs	r2, r3
 8000e54:	1e13      	subs	r3, r2, #0
 8000e56:	d000      	beq.n	8000e5a <HAL_GPIO_Init+0x2be>
 8000e58:	e6a8      	b.n	8000bac <HAL_GPIO_Init+0x10>
  } 
}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b006      	add	sp, #24
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010000 	.word	0x40010000
 8000e6c:	48000400 	.word	0x48000400
 8000e70:	48000800 	.word	0x48000800
 8000e74:	48000c00 	.word	0x48000c00
 8000e78:	40010400 	.word	0x40010400

08000e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	0008      	movs	r0, r1
 8000e86:	0011      	movs	r1, r2
 8000e88:	1cbb      	adds	r3, r7, #2
 8000e8a:	1c02      	adds	r2, r0, #0
 8000e8c:	801a      	strh	r2, [r3, #0]
 8000e8e:	1c7b      	adds	r3, r7, #1
 8000e90:	1c0a      	adds	r2, r1, #0
 8000e92:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e94:	1c7b      	adds	r3, r7, #1
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d004      	beq.n	8000ea6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e9c:	1cbb      	adds	r3, r7, #2
 8000e9e:	881a      	ldrh	r2, [r3, #0]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ea4:	e003      	b.n	8000eae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ea6:	1cbb      	adds	r3, r7, #2
 8000ea8:	881a      	ldrh	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
 8000ebe:	000a      	movs	r2, r1
 8000ec0:	1cbb      	adds	r3, r7, #2
 8000ec2:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	1cba      	adds	r2, r7, #2
 8000eca:	8812      	ldrh	r2, [r2, #0]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	d005      	beq.n	8000edc <HAL_GPIO_TogglePin+0x26>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000ed0:	1cbb      	adds	r3, r7, #2
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	041a      	lsls	r2, r3, #16
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000eda:	e003      	b.n	8000ee4 <HAL_GPIO_TogglePin+0x2e>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000edc:	1cbb      	adds	r3, r7, #2
 8000ede:	881a      	ldrh	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	619a      	str	r2, [r3, #24]
}
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b002      	add	sp, #8
 8000eea:	bd80      	pop	{r7, pc}

08000eec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b088      	sub	sp, #32
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d101      	bne.n	8000efe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e303      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2201      	movs	r2, #1
 8000f04:	4013      	ands	r3, r2
 8000f06:	d100      	bne.n	8000f0a <HAL_RCC_OscConfig+0x1e>
 8000f08:	e08d      	b.n	8001026 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f0a:	4bc4      	ldr	r3, [pc, #784]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	220c      	movs	r2, #12
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	d00e      	beq.n	8000f34 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f16:	4bc1      	ldr	r3, [pc, #772]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	220c      	movs	r2, #12
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	2b08      	cmp	r3, #8
 8000f20:	d116      	bne.n	8000f50 <HAL_RCC_OscConfig+0x64>
 8000f22:	4bbe      	ldr	r3, [pc, #760]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	025b      	lsls	r3, r3, #9
 8000f2a:	401a      	ands	r2, r3
 8000f2c:	2380      	movs	r3, #128	; 0x80
 8000f2e:	025b      	lsls	r3, r3, #9
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d10d      	bne.n	8000f50 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f34:	4bb9      	ldr	r3, [pc, #740]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	029b      	lsls	r3, r3, #10
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d100      	bne.n	8000f42 <HAL_RCC_OscConfig+0x56>
 8000f40:	e070      	b.n	8001024 <HAL_RCC_OscConfig+0x138>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d000      	beq.n	8000f4c <HAL_RCC_OscConfig+0x60>
 8000f4a:	e06b      	b.n	8001024 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e2da      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d107      	bne.n	8000f68 <HAL_RCC_OscConfig+0x7c>
 8000f58:	4bb0      	ldr	r3, [pc, #704]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4baf      	ldr	r3, [pc, #700]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f5e:	2180      	movs	r1, #128	; 0x80
 8000f60:	0249      	lsls	r1, r1, #9
 8000f62:	430a      	orrs	r2, r1
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	e02f      	b.n	8000fc8 <HAL_RCC_OscConfig+0xdc>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10c      	bne.n	8000f8a <HAL_RCC_OscConfig+0x9e>
 8000f70:	4baa      	ldr	r3, [pc, #680]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4ba9      	ldr	r3, [pc, #676]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f76:	49aa      	ldr	r1, [pc, #680]	; (8001220 <HAL_RCC_OscConfig+0x334>)
 8000f78:	400a      	ands	r2, r1
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	4ba7      	ldr	r3, [pc, #668]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4ba6      	ldr	r3, [pc, #664]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f82:	49a8      	ldr	r1, [pc, #672]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000f84:	400a      	ands	r2, r1
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	e01e      	b.n	8000fc8 <HAL_RCC_OscConfig+0xdc>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	d10e      	bne.n	8000fb0 <HAL_RCC_OscConfig+0xc4>
 8000f92:	4ba2      	ldr	r3, [pc, #648]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	4ba1      	ldr	r3, [pc, #644]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	02c9      	lsls	r1, r1, #11
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	4b9e      	ldr	r3, [pc, #632]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b9d      	ldr	r3, [pc, #628]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fa6:	2180      	movs	r1, #128	; 0x80
 8000fa8:	0249      	lsls	r1, r1, #9
 8000faa:	430a      	orrs	r2, r1
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	e00b      	b.n	8000fc8 <HAL_RCC_OscConfig+0xdc>
 8000fb0:	4b9a      	ldr	r3, [pc, #616]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	4b99      	ldr	r3, [pc, #612]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fb6:	499a      	ldr	r1, [pc, #616]	; (8001220 <HAL_RCC_OscConfig+0x334>)
 8000fb8:	400a      	ands	r2, r1
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	4b97      	ldr	r3, [pc, #604]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4b96      	ldr	r3, [pc, #600]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fc2:	4998      	ldr	r1, [pc, #608]	; (8001224 <HAL_RCC_OscConfig+0x338>)
 8000fc4:	400a      	ands	r2, r1
 8000fc6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d014      	beq.n	8000ffa <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fd26 	bl	8000a20 <HAL_GetTick>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd8:	e008      	b.n	8000fec <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fda:	f7ff fd21 	bl	8000a20 <HAL_GetTick>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b64      	cmp	r3, #100	; 0x64
 8000fe6:	d901      	bls.n	8000fec <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	e28c      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fec:	4b8b      	ldr	r3, [pc, #556]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	029b      	lsls	r3, r3, #10
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d0f0      	beq.n	8000fda <HAL_RCC_OscConfig+0xee>
 8000ff8:	e015      	b.n	8001026 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffa:	f7ff fd11 	bl	8000a20 <HAL_GetTick>
 8000ffe:	0003      	movs	r3, r0
 8001000:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001002:	e008      	b.n	8001016 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001004:	f7ff fd0c 	bl	8000a20 <HAL_GetTick>
 8001008:	0002      	movs	r2, r0
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b64      	cmp	r3, #100	; 0x64
 8001010:	d901      	bls.n	8001016 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e277      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001016:	4b81      	ldr	r3, [pc, #516]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	029b      	lsls	r3, r3, #10
 800101e:	4013      	ands	r3, r2
 8001020:	d1f0      	bne.n	8001004 <HAL_RCC_OscConfig+0x118>
 8001022:	e000      	b.n	8001026 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001024:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2202      	movs	r2, #2
 800102c:	4013      	ands	r3, r2
 800102e:	d100      	bne.n	8001032 <HAL_RCC_OscConfig+0x146>
 8001030:	e069      	b.n	8001106 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001032:	4b7a      	ldr	r3, [pc, #488]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	220c      	movs	r2, #12
 8001038:	4013      	ands	r3, r2
 800103a:	d00b      	beq.n	8001054 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800103c:	4b77      	ldr	r3, [pc, #476]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	220c      	movs	r2, #12
 8001042:	4013      	ands	r3, r2
 8001044:	2b08      	cmp	r3, #8
 8001046:	d11c      	bne.n	8001082 <HAL_RCC_OscConfig+0x196>
 8001048:	4b74      	ldr	r3, [pc, #464]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800104a:	685a      	ldr	r2, [r3, #4]
 800104c:	2380      	movs	r3, #128	; 0x80
 800104e:	025b      	lsls	r3, r3, #9
 8001050:	4013      	ands	r3, r2
 8001052:	d116      	bne.n	8001082 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001054:	4b71      	ldr	r3, [pc, #452]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2202      	movs	r2, #2
 800105a:	4013      	ands	r3, r2
 800105c:	d005      	beq.n	800106a <HAL_RCC_OscConfig+0x17e>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d001      	beq.n	800106a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e24d      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106a:	4b6c      	ldr	r3, [pc, #432]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	22f8      	movs	r2, #248	; 0xf8
 8001070:	4393      	bics	r3, r2
 8001072:	0019      	movs	r1, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	691b      	ldr	r3, [r3, #16]
 8001078:	00da      	lsls	r2, r3, #3
 800107a:	4b68      	ldr	r3, [pc, #416]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800107c:	430a      	orrs	r2, r1
 800107e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001080:	e041      	b.n	8001106 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d024      	beq.n	80010d4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800108a:	4b64      	ldr	r3, [pc, #400]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	4b63      	ldr	r3, [pc, #396]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001090:	2101      	movs	r1, #1
 8001092:	430a      	orrs	r2, r1
 8001094:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001096:	f7ff fcc3 	bl	8000a20 <HAL_GetTick>
 800109a:	0003      	movs	r3, r0
 800109c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109e:	e008      	b.n	80010b2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010a0:	f7ff fcbe 	bl	8000a20 <HAL_GetTick>
 80010a4:	0002      	movs	r2, r0
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d901      	bls.n	80010b2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e229      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b2:	4b5a      	ldr	r3, [pc, #360]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2202      	movs	r2, #2
 80010b8:	4013      	ands	r3, r2
 80010ba:	d0f1      	beq.n	80010a0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010bc:	4b57      	ldr	r3, [pc, #348]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	22f8      	movs	r2, #248	; 0xf8
 80010c2:	4393      	bics	r3, r2
 80010c4:	0019      	movs	r1, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	00da      	lsls	r2, r3, #3
 80010cc:	4b53      	ldr	r3, [pc, #332]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010ce:	430a      	orrs	r2, r1
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	e018      	b.n	8001106 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d4:	4b51      	ldr	r3, [pc, #324]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b50      	ldr	r3, [pc, #320]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010da:	2101      	movs	r1, #1
 80010dc:	438a      	bics	r2, r1
 80010de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e0:	f7ff fc9e 	bl	8000a20 <HAL_GetTick>
 80010e4:	0003      	movs	r3, r0
 80010e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e8:	e008      	b.n	80010fc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010ea:	f7ff fc99 	bl	8000a20 <HAL_GetTick>
 80010ee:	0002      	movs	r2, r0
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e204      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fc:	4b47      	ldr	r3, [pc, #284]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2202      	movs	r2, #2
 8001102:	4013      	ands	r3, r2
 8001104:	d1f1      	bne.n	80010ea <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2208      	movs	r2, #8
 800110c:	4013      	ands	r3, r2
 800110e:	d036      	beq.n	800117e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69db      	ldr	r3, [r3, #28]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d019      	beq.n	800114c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001118:	4b40      	ldr	r3, [pc, #256]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800111a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800111c:	4b3f      	ldr	r3, [pc, #252]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800111e:	2101      	movs	r1, #1
 8001120:	430a      	orrs	r2, r1
 8001122:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001124:	f7ff fc7c 	bl	8000a20 <HAL_GetTick>
 8001128:	0003      	movs	r3, r0
 800112a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800112c:	e008      	b.n	8001140 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800112e:	f7ff fc77 	bl	8000a20 <HAL_GetTick>
 8001132:	0002      	movs	r2, r0
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d901      	bls.n	8001140 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e1e2      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001140:	4b36      	ldr	r3, [pc, #216]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001144:	2202      	movs	r2, #2
 8001146:	4013      	ands	r3, r2
 8001148:	d0f1      	beq.n	800112e <HAL_RCC_OscConfig+0x242>
 800114a:	e018      	b.n	800117e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800114c:	4b33      	ldr	r3, [pc, #204]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800114e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001150:	4b32      	ldr	r3, [pc, #200]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001152:	2101      	movs	r1, #1
 8001154:	438a      	bics	r2, r1
 8001156:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001158:	f7ff fc62 	bl	8000a20 <HAL_GetTick>
 800115c:	0003      	movs	r3, r0
 800115e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001162:	f7ff fc5d 	bl	8000a20 <HAL_GetTick>
 8001166:	0002      	movs	r2, r0
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e1c8      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001174:	4b29      	ldr	r3, [pc, #164]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001178:	2202      	movs	r2, #2
 800117a:	4013      	ands	r3, r2
 800117c:	d1f1      	bne.n	8001162 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2204      	movs	r2, #4
 8001184:	4013      	ands	r3, r2
 8001186:	d100      	bne.n	800118a <HAL_RCC_OscConfig+0x29e>
 8001188:	e0b6      	b.n	80012f8 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800118a:	231f      	movs	r3, #31
 800118c:	18fb      	adds	r3, r7, r3
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001192:	4b22      	ldr	r3, [pc, #136]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001194:	69da      	ldr	r2, [r3, #28]
 8001196:	2380      	movs	r3, #128	; 0x80
 8001198:	055b      	lsls	r3, r3, #21
 800119a:	4013      	ands	r3, r2
 800119c:	d111      	bne.n	80011c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800119e:	4b1f      	ldr	r3, [pc, #124]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011a0:	69da      	ldr	r2, [r3, #28]
 80011a2:	4b1e      	ldr	r3, [pc, #120]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011a4:	2180      	movs	r1, #128	; 0x80
 80011a6:	0549      	lsls	r1, r1, #21
 80011a8:	430a      	orrs	r2, r1
 80011aa:	61da      	str	r2, [r3, #28]
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <HAL_RCC_OscConfig+0x330>)
 80011ae:	69da      	ldr	r2, [r3, #28]
 80011b0:	2380      	movs	r3, #128	; 0x80
 80011b2:	055b      	lsls	r3, r3, #21
 80011b4:	4013      	ands	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80011ba:	231f      	movs	r3, #31
 80011bc:	18fb      	adds	r3, r7, r3
 80011be:	2201      	movs	r2, #1
 80011c0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c2:	4b19      	ldr	r3, [pc, #100]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	4013      	ands	r3, r2
 80011cc:	d11a      	bne.n	8001204 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ce:	4b16      	ldr	r3, [pc, #88]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 80011d4:	2180      	movs	r1, #128	; 0x80
 80011d6:	0049      	lsls	r1, r1, #1
 80011d8:	430a      	orrs	r2, r1
 80011da:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011dc:	f7ff fc20 	bl	8000a20 <HAL_GetTick>
 80011e0:	0003      	movs	r3, r0
 80011e2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e4:	e008      	b.n	80011f8 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e6:	f7ff fc1b 	bl	8000a20 <HAL_GetTick>
 80011ea:	0002      	movs	r2, r0
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b64      	cmp	r3, #100	; 0x64
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e186      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f8:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <HAL_RCC_OscConfig+0x33c>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4013      	ands	r3, r2
 8001202:	d0f0      	beq.n	80011e6 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d10f      	bne.n	800122c <HAL_RCC_OscConfig+0x340>
 800120c:	4b03      	ldr	r3, [pc, #12]	; (800121c <HAL_RCC_OscConfig+0x330>)
 800120e:	6a1a      	ldr	r2, [r3, #32]
 8001210:	4b02      	ldr	r3, [pc, #8]	; (800121c <HAL_RCC_OscConfig+0x330>)
 8001212:	2101      	movs	r1, #1
 8001214:	430a      	orrs	r2, r1
 8001216:	621a      	str	r2, [r3, #32]
 8001218:	e036      	b.n	8001288 <HAL_RCC_OscConfig+0x39c>
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	40021000 	.word	0x40021000
 8001220:	fffeffff 	.word	0xfffeffff
 8001224:	fffbffff 	.word	0xfffbffff
 8001228:	40007000 	.word	0x40007000
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10c      	bne.n	800124e <HAL_RCC_OscConfig+0x362>
 8001234:	4bb6      	ldr	r3, [pc, #728]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001236:	6a1a      	ldr	r2, [r3, #32]
 8001238:	4bb5      	ldr	r3, [pc, #724]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800123a:	2101      	movs	r1, #1
 800123c:	438a      	bics	r2, r1
 800123e:	621a      	str	r2, [r3, #32]
 8001240:	4bb3      	ldr	r3, [pc, #716]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001242:	6a1a      	ldr	r2, [r3, #32]
 8001244:	4bb2      	ldr	r3, [pc, #712]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001246:	2104      	movs	r1, #4
 8001248:	438a      	bics	r2, r1
 800124a:	621a      	str	r2, [r3, #32]
 800124c:	e01c      	b.n	8001288 <HAL_RCC_OscConfig+0x39c>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	2b05      	cmp	r3, #5
 8001254:	d10c      	bne.n	8001270 <HAL_RCC_OscConfig+0x384>
 8001256:	4bae      	ldr	r3, [pc, #696]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001258:	6a1a      	ldr	r2, [r3, #32]
 800125a:	4bad      	ldr	r3, [pc, #692]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800125c:	2104      	movs	r1, #4
 800125e:	430a      	orrs	r2, r1
 8001260:	621a      	str	r2, [r3, #32]
 8001262:	4bab      	ldr	r3, [pc, #684]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001264:	6a1a      	ldr	r2, [r3, #32]
 8001266:	4baa      	ldr	r3, [pc, #680]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001268:	2101      	movs	r1, #1
 800126a:	430a      	orrs	r2, r1
 800126c:	621a      	str	r2, [r3, #32]
 800126e:	e00b      	b.n	8001288 <HAL_RCC_OscConfig+0x39c>
 8001270:	4ba7      	ldr	r3, [pc, #668]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001272:	6a1a      	ldr	r2, [r3, #32]
 8001274:	4ba6      	ldr	r3, [pc, #664]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001276:	2101      	movs	r1, #1
 8001278:	438a      	bics	r2, r1
 800127a:	621a      	str	r2, [r3, #32]
 800127c:	4ba4      	ldr	r3, [pc, #656]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800127e:	6a1a      	ldr	r2, [r3, #32]
 8001280:	4ba3      	ldr	r3, [pc, #652]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001282:	2104      	movs	r1, #4
 8001284:	438a      	bics	r2, r1
 8001286:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d014      	beq.n	80012ba <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001290:	f7ff fbc6 	bl	8000a20 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001298:	e009      	b.n	80012ae <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800129a:	f7ff fbc1 	bl	8000a20 <HAL_GetTick>
 800129e:	0002      	movs	r2, r0
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	4a9b      	ldr	r2, [pc, #620]	; (8001514 <HAL_RCC_OscConfig+0x628>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e12b      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012ae:	4b98      	ldr	r3, [pc, #608]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80012b0:	6a1b      	ldr	r3, [r3, #32]
 80012b2:	2202      	movs	r2, #2
 80012b4:	4013      	ands	r3, r2
 80012b6:	d0f0      	beq.n	800129a <HAL_RCC_OscConfig+0x3ae>
 80012b8:	e013      	b.n	80012e2 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fbb1 	bl	8000a20 <HAL_GetTick>
 80012be:	0003      	movs	r3, r0
 80012c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012c2:	e009      	b.n	80012d8 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012c4:	f7ff fbac 	bl	8000a20 <HAL_GetTick>
 80012c8:	0002      	movs	r2, r0
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	4a91      	ldr	r2, [pc, #580]	; (8001514 <HAL_RCC_OscConfig+0x628>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e116      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012d8:	4b8d      	ldr	r3, [pc, #564]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	2202      	movs	r2, #2
 80012de:	4013      	ands	r3, r2
 80012e0:	d1f0      	bne.n	80012c4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012e2:	231f      	movs	r3, #31
 80012e4:	18fb      	adds	r3, r7, r3
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d105      	bne.n	80012f8 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ec:	4b88      	ldr	r3, [pc, #544]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80012ee:	69da      	ldr	r2, [r3, #28]
 80012f0:	4b87      	ldr	r3, [pc, #540]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80012f2:	4989      	ldr	r1, [pc, #548]	; (8001518 <HAL_RCC_OscConfig+0x62c>)
 80012f4:	400a      	ands	r2, r1
 80012f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2210      	movs	r2, #16
 80012fe:	4013      	ands	r3, r2
 8001300:	d063      	beq.n	80013ca <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d12a      	bne.n	8001360 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800130a:	4b81      	ldr	r3, [pc, #516]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800130c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800130e:	4b80      	ldr	r3, [pc, #512]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001310:	2104      	movs	r1, #4
 8001312:	430a      	orrs	r2, r1
 8001314:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001316:	4b7e      	ldr	r3, [pc, #504]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001318:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800131a:	4b7d      	ldr	r3, [pc, #500]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800131c:	2101      	movs	r1, #1
 800131e:	430a      	orrs	r2, r1
 8001320:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001322:	f7ff fb7d 	bl	8000a20 <HAL_GetTick>
 8001326:	0003      	movs	r3, r0
 8001328:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800132c:	f7ff fb78 	bl	8000a20 <HAL_GetTick>
 8001330:	0002      	movs	r2, r0
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e0e3      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800133e:	4b74      	ldr	r3, [pc, #464]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001342:	2202      	movs	r2, #2
 8001344:	4013      	ands	r3, r2
 8001346:	d0f1      	beq.n	800132c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001348:	4b71      	ldr	r3, [pc, #452]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800134a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800134c:	22f8      	movs	r2, #248	; 0xf8
 800134e:	4393      	bics	r3, r2
 8001350:	0019      	movs	r1, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	00da      	lsls	r2, r3, #3
 8001358:	4b6d      	ldr	r3, [pc, #436]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800135a:	430a      	orrs	r2, r1
 800135c:	635a      	str	r2, [r3, #52]	; 0x34
 800135e:	e034      	b.n	80013ca <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	3305      	adds	r3, #5
 8001366:	d111      	bne.n	800138c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001368:	4b69      	ldr	r3, [pc, #420]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800136a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800136c:	4b68      	ldr	r3, [pc, #416]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800136e:	2104      	movs	r1, #4
 8001370:	438a      	bics	r2, r1
 8001372:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001374:	4b66      	ldr	r3, [pc, #408]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001378:	22f8      	movs	r2, #248	; 0xf8
 800137a:	4393      	bics	r3, r2
 800137c:	0019      	movs	r1, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	00da      	lsls	r2, r3, #3
 8001384:	4b62      	ldr	r3, [pc, #392]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001386:	430a      	orrs	r2, r1
 8001388:	635a      	str	r2, [r3, #52]	; 0x34
 800138a:	e01e      	b.n	80013ca <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800138c:	4b60      	ldr	r3, [pc, #384]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800138e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001390:	4b5f      	ldr	r3, [pc, #380]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001392:	2104      	movs	r1, #4
 8001394:	430a      	orrs	r2, r1
 8001396:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001398:	4b5d      	ldr	r3, [pc, #372]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800139a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139c:	4b5c      	ldr	r3, [pc, #368]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800139e:	2101      	movs	r1, #1
 80013a0:	438a      	bics	r2, r1
 80013a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a4:	f7ff fb3c 	bl	8000a20 <HAL_GetTick>
 80013a8:	0003      	movs	r3, r0
 80013aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013ae:	f7ff fb37 	bl	8000a20 <HAL_GetTick>
 80013b2:	0002      	movs	r2, r0
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e0a2      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013c0:	4b53      	ldr	r3, [pc, #332]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80013c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013c4:	2202      	movs	r2, #2
 80013c6:	4013      	ands	r3, r2
 80013c8:	d1f1      	bne.n	80013ae <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a1b      	ldr	r3, [r3, #32]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d100      	bne.n	80013d4 <HAL_RCC_OscConfig+0x4e8>
 80013d2:	e097      	b.n	8001504 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013d4:	4b4e      	ldr	r3, [pc, #312]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	220c      	movs	r2, #12
 80013da:	4013      	ands	r3, r2
 80013dc:	2b08      	cmp	r3, #8
 80013de:	d100      	bne.n	80013e2 <HAL_RCC_OscConfig+0x4f6>
 80013e0:	e06b      	b.n	80014ba <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a1b      	ldr	r3, [r3, #32]
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d14c      	bne.n	8001484 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ea:	4b49      	ldr	r3, [pc, #292]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	4b48      	ldr	r3, [pc, #288]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80013f0:	494a      	ldr	r1, [pc, #296]	; (800151c <HAL_RCC_OscConfig+0x630>)
 80013f2:	400a      	ands	r2, r1
 80013f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f6:	f7ff fb13 	bl	8000a20 <HAL_GetTick>
 80013fa:	0003      	movs	r3, r0
 80013fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fe:	e008      	b.n	8001412 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001400:	f7ff fb0e 	bl	8000a20 <HAL_GetTick>
 8001404:	0002      	movs	r2, r0
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e079      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001412:	4b3f      	ldr	r3, [pc, #252]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	049b      	lsls	r3, r3, #18
 800141a:	4013      	ands	r3, r2
 800141c:	d1f0      	bne.n	8001400 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800141e:	4b3c      	ldr	r3, [pc, #240]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001422:	220f      	movs	r2, #15
 8001424:	4393      	bics	r3, r2
 8001426:	0019      	movs	r1, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800142c:	4b38      	ldr	r3, [pc, #224]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800142e:	430a      	orrs	r2, r1
 8001430:	62da      	str	r2, [r3, #44]	; 0x2c
 8001432:	4b37      	ldr	r3, [pc, #220]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	4a3a      	ldr	r2, [pc, #232]	; (8001520 <HAL_RCC_OscConfig+0x634>)
 8001438:	4013      	ands	r3, r2
 800143a:	0019      	movs	r1, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001444:	431a      	orrs	r2, r3
 8001446:	4b32      	ldr	r3, [pc, #200]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001448:	430a      	orrs	r2, r1
 800144a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800144c:	4b30      	ldr	r3, [pc, #192]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b2f      	ldr	r3, [pc, #188]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001452:	2180      	movs	r1, #128	; 0x80
 8001454:	0449      	lsls	r1, r1, #17
 8001456:	430a      	orrs	r2, r1
 8001458:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145a:	f7ff fae1 	bl	8000a20 <HAL_GetTick>
 800145e:	0003      	movs	r3, r0
 8001460:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001464:	f7ff fadc 	bl	8000a20 <HAL_GetTick>
 8001468:	0002      	movs	r2, r0
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e047      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001476:	4b26      	ldr	r3, [pc, #152]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	2380      	movs	r3, #128	; 0x80
 800147c:	049b      	lsls	r3, r3, #18
 800147e:	4013      	ands	r3, r2
 8001480:	d0f0      	beq.n	8001464 <HAL_RCC_OscConfig+0x578>
 8001482:	e03f      	b.n	8001504 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001484:	4b22      	ldr	r3, [pc, #136]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 800148a:	4924      	ldr	r1, [pc, #144]	; (800151c <HAL_RCC_OscConfig+0x630>)
 800148c:	400a      	ands	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fac6 	bl	8000a20 <HAL_GetTick>
 8001494:	0003      	movs	r3, r0
 8001496:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001498:	e008      	b.n	80014ac <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800149a:	f7ff fac1 	bl	8000a20 <HAL_GetTick>
 800149e:	0002      	movs	r2, r0
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d901      	bls.n	80014ac <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e02c      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	049b      	lsls	r3, r3, #18
 80014b4:	4013      	ands	r3, r2
 80014b6:	d1f0      	bne.n	800149a <HAL_RCC_OscConfig+0x5ae>
 80014b8:	e024      	b.n	8001504 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a1b      	ldr	r3, [r3, #32]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d101      	bne.n	80014c6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e01f      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <HAL_RCC_OscConfig+0x624>)
 80014ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	2380      	movs	r3, #128	; 0x80
 80014d6:	025b      	lsls	r3, r3, #9
 80014d8:	401a      	ands	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014de:	429a      	cmp	r2, r3
 80014e0:	d10e      	bne.n	8001500 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	220f      	movs	r2, #15
 80014e6:	401a      	ands	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d107      	bne.n	8001500 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	23f0      	movs	r3, #240	; 0xf0
 80014f4:	039b      	lsls	r3, r3, #14
 80014f6:	401a      	ands	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d001      	beq.n	8001504 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e000      	b.n	8001506 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	0018      	movs	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	b008      	add	sp, #32
 800150c:	bd80      	pop	{r7, pc}
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	40021000 	.word	0x40021000
 8001514:	00001388 	.word	0x00001388
 8001518:	efffffff 	.word	0xefffffff
 800151c:	feffffff 	.word	0xfeffffff
 8001520:	ffc2ffff 	.word	0xffc2ffff

08001524 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e0b3      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001538:	4b5b      	ldr	r3, [pc, #364]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2201      	movs	r2, #1
 800153e:	4013      	ands	r3, r2
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d911      	bls.n	800156a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001546:	4b58      	ldr	r3, [pc, #352]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	4393      	bics	r3, r2
 800154e:	0019      	movs	r1, r3
 8001550:	4b55      	ldr	r3, [pc, #340]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	430a      	orrs	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001558:	4b53      	ldr	r3, [pc, #332]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2201      	movs	r2, #1
 800155e:	4013      	ands	r3, r2
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d001      	beq.n	800156a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e09a      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2202      	movs	r2, #2
 8001570:	4013      	ands	r3, r2
 8001572:	d015      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2204      	movs	r2, #4
 800157a:	4013      	ands	r3, r2
 800157c:	d006      	beq.n	800158c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800157e:	4b4b      	ldr	r3, [pc, #300]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	4b4a      	ldr	r3, [pc, #296]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 8001584:	21e0      	movs	r1, #224	; 0xe0
 8001586:	00c9      	lsls	r1, r1, #3
 8001588:	430a      	orrs	r2, r1
 800158a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800158c:	4b47      	ldr	r3, [pc, #284]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	22f0      	movs	r2, #240	; 0xf0
 8001592:	4393      	bics	r3, r2
 8001594:	0019      	movs	r1, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	4b44      	ldr	r3, [pc, #272]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 800159c:	430a      	orrs	r2, r1
 800159e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2201      	movs	r2, #1
 80015a6:	4013      	ands	r3, r2
 80015a8:	d040      	beq.n	800162c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d107      	bne.n	80015c2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	4b3e      	ldr	r3, [pc, #248]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	029b      	lsls	r3, r3, #10
 80015ba:	4013      	ands	r3, r2
 80015bc:	d114      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e06e      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d107      	bne.n	80015da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ca:	4b38      	ldr	r3, [pc, #224]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	049b      	lsls	r3, r3, #18
 80015d2:	4013      	ands	r3, r2
 80015d4:	d108      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e062      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015da:	4b34      	ldr	r3, [pc, #208]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2202      	movs	r2, #2
 80015e0:	4013      	ands	r3, r2
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e05b      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015e8:	4b30      	ldr	r3, [pc, #192]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	2203      	movs	r2, #3
 80015ee:	4393      	bics	r3, r2
 80015f0:	0019      	movs	r1, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	4b2d      	ldr	r3, [pc, #180]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 80015f8:	430a      	orrs	r2, r1
 80015fa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015fc:	f7ff fa10 	bl	8000a20 <HAL_GetTick>
 8001600:	0003      	movs	r3, r0
 8001602:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001604:	e009      	b.n	800161a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001606:	f7ff fa0b 	bl	8000a20 <HAL_GetTick>
 800160a:	0002      	movs	r2, r0
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	4a27      	ldr	r2, [pc, #156]	; (80016b0 <HAL_RCC_ClockConfig+0x18c>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d901      	bls.n	800161a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e042      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161a:	4b24      	ldr	r3, [pc, #144]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	220c      	movs	r2, #12
 8001620:	401a      	ands	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	429a      	cmp	r2, r3
 800162a:	d1ec      	bne.n	8001606 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2201      	movs	r2, #1
 8001632:	4013      	ands	r3, r2
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	d211      	bcs.n	800165e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2201      	movs	r2, #1
 8001640:	4393      	bics	r3, r2
 8001642:	0019      	movs	r1, r3
 8001644:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	430a      	orrs	r2, r1
 800164a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <HAL_RCC_ClockConfig+0x184>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2201      	movs	r2, #1
 8001652:	4013      	ands	r3, r2
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d001      	beq.n	800165e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e020      	b.n	80016a0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2204      	movs	r2, #4
 8001664:	4013      	ands	r3, r2
 8001666:	d009      	beq.n	800167c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001668:	4b10      	ldr	r3, [pc, #64]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	4a11      	ldr	r2, [pc, #68]	; (80016b4 <HAL_RCC_ClockConfig+0x190>)
 800166e:	4013      	ands	r3, r2
 8001670:	0019      	movs	r1, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	68da      	ldr	r2, [r3, #12]
 8001676:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 8001678:	430a      	orrs	r2, r1
 800167a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800167c:	f000 f820 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 8001680:	0001      	movs	r1, r0
 8001682:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <HAL_RCC_ClockConfig+0x188>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	091b      	lsrs	r3, r3, #4
 8001688:	220f      	movs	r2, #15
 800168a:	4013      	ands	r3, r2
 800168c:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <HAL_RCC_ClockConfig+0x194>)
 800168e:	5cd3      	ldrb	r3, [r2, r3]
 8001690:	000a      	movs	r2, r1
 8001692:	40da      	lsrs	r2, r3
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_RCC_ClockConfig+0x198>)
 8001696:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001698:	2000      	movs	r0, #0
 800169a:	f7ff f97b 	bl	8000994 <HAL_InitTick>
  
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	0018      	movs	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	b004      	add	sp, #16
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40022000 	.word	0x40022000
 80016ac:	40021000 	.word	0x40021000
 80016b0:	00001388 	.word	0x00001388
 80016b4:	fffff8ff 	.word	0xfffff8ff
 80016b8:	08002aac 	.word	0x08002aac
 80016bc:	20000008 	.word	0x20000008

080016c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b08f      	sub	sp, #60	; 0x3c
 80016c4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80016c6:	2314      	movs	r3, #20
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	4a2b      	ldr	r2, [pc, #172]	; (8001778 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80016ce:	c313      	stmia	r3!, {r0, r1, r4}
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	4a29      	ldr	r2, [pc, #164]	; (800177c <HAL_RCC_GetSysClockFreq+0xbc>)
 80016d8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80016da:	c313      	stmia	r3!, {r0, r1, r4}
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e4:	2300      	movs	r3, #0
 80016e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80016e8:	2300      	movs	r3, #0
 80016ea:	637b      	str	r3, [r7, #52]	; 0x34
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80016f4:	4b22      	ldr	r3, [pc, #136]	; (8001780 <HAL_RCC_GetSysClockFreq+0xc0>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016fc:	220c      	movs	r2, #12
 80016fe:	4013      	ands	r3, r2
 8001700:	2b04      	cmp	r3, #4
 8001702:	d002      	beq.n	800170a <HAL_RCC_GetSysClockFreq+0x4a>
 8001704:	2b08      	cmp	r3, #8
 8001706:	d003      	beq.n	8001710 <HAL_RCC_GetSysClockFreq+0x50>
 8001708:	e02d      	b.n	8001766 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800170a:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <HAL_RCC_GetSysClockFreq+0xc4>)
 800170c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800170e:	e02d      	b.n	800176c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001712:	0c9b      	lsrs	r3, r3, #18
 8001714:	220f      	movs	r2, #15
 8001716:	4013      	ands	r3, r2
 8001718:	2214      	movs	r2, #20
 800171a:	18ba      	adds	r2, r7, r2
 800171c:	5cd3      	ldrb	r3, [r2, r3]
 800171e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001720:	4b17      	ldr	r3, [pc, #92]	; (8001780 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001724:	220f      	movs	r2, #15
 8001726:	4013      	ands	r3, r2
 8001728:	1d3a      	adds	r2, r7, #4
 800172a:	5cd3      	ldrb	r3, [r2, r3]
 800172c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800172e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001730:	2380      	movs	r3, #128	; 0x80
 8001732:	025b      	lsls	r3, r3, #9
 8001734:	4013      	ands	r3, r2
 8001736:	d009      	beq.n	800174c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001738:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800173a:	4812      	ldr	r0, [pc, #72]	; (8001784 <HAL_RCC_GetSysClockFreq+0xc4>)
 800173c:	f7fe fce4 	bl	8000108 <__udivsi3>
 8001740:	0003      	movs	r3, r0
 8001742:	001a      	movs	r2, r3
 8001744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001746:	4353      	muls	r3, r2
 8001748:	637b      	str	r3, [r7, #52]	; 0x34
 800174a:	e009      	b.n	8001760 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800174c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800174e:	000a      	movs	r2, r1
 8001750:	0152      	lsls	r2, r2, #5
 8001752:	1a52      	subs	r2, r2, r1
 8001754:	0193      	lsls	r3, r2, #6
 8001756:	1a9b      	subs	r3, r3, r2
 8001758:	00db      	lsls	r3, r3, #3
 800175a:	185b      	adds	r3, r3, r1
 800175c:	021b      	lsls	r3, r3, #8
 800175e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001762:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001764:	e002      	b.n	800176c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001766:	4b07      	ldr	r3, [pc, #28]	; (8001784 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001768:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800176a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800176c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800176e:	0018      	movs	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	b00f      	add	sp, #60	; 0x3c
 8001774:	bd90      	pop	{r4, r7, pc}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	08002a8c 	.word	0x08002a8c
 800177c:	08002a9c 	.word	0x08002a9c
 8001780:	40021000 	.word	0x40021000
 8001784:	007a1200 	.word	0x007a1200

08001788 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800178c:	4b02      	ldr	r3, [pc, #8]	; (8001798 <HAL_RCC_GetHCLKFreq+0x10>)
 800178e:	681b      	ldr	r3, [r3, #0]
}
 8001790:	0018      	movs	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	20000008 	.word	0x20000008

0800179c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80017a0:	f7ff fff2 	bl	8001788 <HAL_RCC_GetHCLKFreq>
 80017a4:	0001      	movs	r1, r0
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	0a1b      	lsrs	r3, r3, #8
 80017ac:	2207      	movs	r2, #7
 80017ae:	4013      	ands	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80017b2:	5cd3      	ldrb	r3, [r2, r3]
 80017b4:	40d9      	lsrs	r1, r3
 80017b6:	000b      	movs	r3, r1
}    
 80017b8:	0018      	movs	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	46c0      	nop			; (mov r8, r8)
 80017c0:	40021000 	.word	0x40021000
 80017c4:	08002abc 	.word	0x08002abc

080017c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	025b      	lsls	r3, r3, #9
 80017e0:	4013      	ands	r3, r2
 80017e2:	d100      	bne.n	80017e6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80017e4:	e08f      	b.n	8001906 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80017e6:	2317      	movs	r3, #23
 80017e8:	18fb      	adds	r3, r7, r3
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ee:	4b57      	ldr	r3, [pc, #348]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017f0:	69da      	ldr	r2, [r3, #28]
 80017f2:	2380      	movs	r3, #128	; 0x80
 80017f4:	055b      	lsls	r3, r3, #21
 80017f6:	4013      	ands	r3, r2
 80017f8:	d111      	bne.n	800181e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b54      	ldr	r3, [pc, #336]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017fc:	69da      	ldr	r2, [r3, #28]
 80017fe:	4b53      	ldr	r3, [pc, #332]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001800:	2180      	movs	r1, #128	; 0x80
 8001802:	0549      	lsls	r1, r1, #21
 8001804:	430a      	orrs	r2, r1
 8001806:	61da      	str	r2, [r3, #28]
 8001808:	4b50      	ldr	r3, [pc, #320]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800180a:	69da      	ldr	r2, [r3, #28]
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	055b      	lsls	r3, r3, #21
 8001810:	4013      	ands	r3, r2
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001816:	2317      	movs	r3, #23
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	2201      	movs	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181e:	4b4c      	ldr	r3, [pc, #304]	; (8001950 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	2380      	movs	r3, #128	; 0x80
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	4013      	ands	r3, r2
 8001828:	d11a      	bne.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800182a:	4b49      	ldr	r3, [pc, #292]	; (8001950 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	4b48      	ldr	r3, [pc, #288]	; (8001950 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001830:	2180      	movs	r1, #128	; 0x80
 8001832:	0049      	lsls	r1, r1, #1
 8001834:	430a      	orrs	r2, r1
 8001836:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001838:	f7ff f8f2 	bl	8000a20 <HAL_GetTick>
 800183c:	0003      	movs	r3, r0
 800183e:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001840:	e008      	b.n	8001854 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001842:	f7ff f8ed 	bl	8000a20 <HAL_GetTick>
 8001846:	0002      	movs	r2, r0
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b64      	cmp	r3, #100	; 0x64
 800184e:	d901      	bls.n	8001854 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e077      	b.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001854:	4b3e      	ldr	r3, [pc, #248]	; (8001950 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4013      	ands	r3, r2
 800185e:	d0f0      	beq.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001860:	4b3a      	ldr	r3, [pc, #232]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001862:	6a1a      	ldr	r2, [r3, #32]
 8001864:	23c0      	movs	r3, #192	; 0xc0
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4013      	ands	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d034      	beq.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	23c0      	movs	r3, #192	; 0xc0
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4013      	ands	r3, r2
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	429a      	cmp	r2, r3
 8001880:	d02c      	beq.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001882:	4b32      	ldr	r3, [pc, #200]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	4a33      	ldr	r2, [pc, #204]	; (8001954 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001888:	4013      	ands	r3, r2
 800188a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800188c:	4b2f      	ldr	r3, [pc, #188]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800188e:	6a1a      	ldr	r2, [r3, #32]
 8001890:	4b2e      	ldr	r3, [pc, #184]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001892:	2180      	movs	r1, #128	; 0x80
 8001894:	0249      	lsls	r1, r1, #9
 8001896:	430a      	orrs	r2, r1
 8001898:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800189a:	4b2c      	ldr	r3, [pc, #176]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800189c:	6a1a      	ldr	r2, [r3, #32]
 800189e:	4b2b      	ldr	r3, [pc, #172]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018a0:	492d      	ldr	r1, [pc, #180]	; (8001958 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018a2:	400a      	ands	r2, r1
 80018a4:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80018a6:	4b29      	ldr	r3, [pc, #164]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2201      	movs	r2, #1
 80018b0:	4013      	ands	r3, r2
 80018b2:	d013      	beq.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b4:	f7ff f8b4 	bl	8000a20 <HAL_GetTick>
 80018b8:	0003      	movs	r3, r0
 80018ba:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018bc:	e009      	b.n	80018d2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018be:	f7ff f8af 	bl	8000a20 <HAL_GetTick>
 80018c2:	0002      	movs	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	4a24      	ldr	r2, [pc, #144]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e038      	b.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d2:	4b1e      	ldr	r3, [pc, #120]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018d4:	6a1b      	ldr	r3, [r3, #32]
 80018d6:	2202      	movs	r2, #2
 80018d8:	4013      	ands	r3, r2
 80018da:	d0f0      	beq.n	80018be <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018dc:	4b1b      	ldr	r3, [pc, #108]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018de:	6a1b      	ldr	r3, [r3, #32]
 80018e0:	4a1c      	ldr	r2, [pc, #112]	; (8001954 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80018e2:	4013      	ands	r3, r2
 80018e4:	0019      	movs	r1, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018ec:	430a      	orrs	r2, r1
 80018ee:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018f0:	2317      	movs	r3, #23
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d105      	bne.n	8001906 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018fa:	4b14      	ldr	r3, [pc, #80]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018fc:	69da      	ldr	r2, [r3, #28]
 80018fe:	4b13      	ldr	r3, [pc, #76]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001900:	4917      	ldr	r1, [pc, #92]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001902:	400a      	ands	r2, r1
 8001904:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2201      	movs	r2, #1
 800190c:	4013      	ands	r3, r2
 800190e:	d009      	beq.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001910:	4b0e      	ldr	r3, [pc, #56]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001914:	2203      	movs	r2, #3
 8001916:	4393      	bics	r3, r2
 8001918:	0019      	movs	r1, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	4b0b      	ldr	r3, [pc, #44]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001920:	430a      	orrs	r2, r1
 8001922:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2220      	movs	r2, #32
 800192a:	4013      	ands	r3, r2
 800192c:	d009      	beq.n	8001942 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800192e:	4b07      	ldr	r3, [pc, #28]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	2210      	movs	r2, #16
 8001934:	4393      	bics	r3, r2
 8001936:	0019      	movs	r1, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68da      	ldr	r2, [r3, #12]
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800193e:	430a      	orrs	r2, r1
 8001940:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b006      	add	sp, #24
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000
 8001950:	40007000 	.word	0x40007000
 8001954:	fffffcff 	.word	0xfffffcff
 8001958:	fffeffff 	.word	0xfffeffff
 800195c:	00001388 	.word	0x00001388
 8001960:	efffffff 	.word	0xefffffff

08001964 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e01e      	b.n	80019b4 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	223d      	movs	r2, #61	; 0x3d
 800197a:	5c9b      	ldrb	r3, [r3, r2]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d107      	bne.n	8001992 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	223c      	movs	r2, #60	; 0x3c
 8001986:	2100      	movs	r1, #0
 8001988:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	0018      	movs	r0, r3
 800198e:	f7fe fef9 	bl	8000784 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	223d      	movs	r2, #61	; 0x3d
 8001996:	2102      	movs	r1, #2
 8001998:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3304      	adds	r3, #4
 80019a2:	0019      	movs	r1, r3
 80019a4:	0010      	movs	r0, r2
 80019a6:	f000 f907 	bl	8001bb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	223d      	movs	r2, #61	; 0x3d
 80019ae:	2101      	movs	r1, #1
 80019b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	0018      	movs	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	b002      	add	sp, #8
 80019ba:	bd80      	pop	{r7, pc}

080019bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	6839      	ldr	r1, [r7, #0]
 80019cc:	2201      	movs	r2, #1
 80019ce:	0018      	movs	r0, r3
 80019d0:	f000 fb3e 	bl	8002050 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a18      	ldr	r2, [pc, #96]	; (8001a3c <HAL_TIM_PWM_Start+0x80>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d009      	beq.n	80019f2 <HAL_TIM_PWM_Start+0x36>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a17      	ldr	r2, [pc, #92]	; (8001a40 <HAL_TIM_PWM_Start+0x84>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d004      	beq.n	80019f2 <HAL_TIM_PWM_Start+0x36>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a15      	ldr	r2, [pc, #84]	; (8001a44 <HAL_TIM_PWM_Start+0x88>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d101      	bne.n	80019f6 <HAL_TIM_PWM_Start+0x3a>
 80019f2:	2301      	movs	r3, #1
 80019f4:	e000      	b.n	80019f8 <HAL_TIM_PWM_Start+0x3c>
 80019f6:	2300      	movs	r3, #0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d008      	beq.n	8001a0e <HAL_TIM_PWM_Start+0x52>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2180      	movs	r1, #128	; 0x80
 8001a08:	0209      	lsls	r1, r1, #8
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	2207      	movs	r2, #7
 8001a16:	4013      	ands	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2b06      	cmp	r3, #6
 8001a1e:	d007      	beq.n	8001a30 <HAL_TIM_PWM_Start+0x74>
  {
    __HAL_TIM_ENABLE(htim);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b004      	add	sp, #16
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	40012c00 	.word	0x40012c00
 8001a40:	40014400 	.word	0x40014400
 8001a44:	40014800 	.word	0x40014800

08001a48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	223c      	movs	r2, #60	; 0x3c
 8001a58:	5c9b      	ldrb	r3, [r3, r2]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d101      	bne.n	8001a62 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e0a4      	b.n	8001bac <HAL_TIM_PWM_ConfigChannel+0x164>
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	223c      	movs	r2, #60	; 0x3c
 8001a66:	2101      	movs	r1, #1
 8001a68:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	223d      	movs	r2, #61	; 0x3d
 8001a6e:	2102      	movs	r1, #2
 8001a70:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d029      	beq.n	8001acc <HAL_TIM_PWM_ConfigChannel+0x84>
 8001a78:	d802      	bhi.n	8001a80 <HAL_TIM_PWM_ConfigChannel+0x38>
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d005      	beq.n	8001a8a <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8001a7e:	e08c      	b.n	8001b9a <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d046      	beq.n	8001b12 <HAL_TIM_PWM_ConfigChannel+0xca>
 8001a84:	2b0c      	cmp	r3, #12
 8001a86:	d065      	beq.n	8001b54 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8001a88:	e087      	b.n	8001b9a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	0011      	movs	r1, r2
 8001a92:	0018      	movs	r0, r3
 8001a94:	f000 f8fc 	bl	8001c90 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	699a      	ldr	r2, [r3, #24]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2108      	movs	r1, #8
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	699a      	ldr	r2, [r3, #24]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	438a      	bics	r2, r1
 8001ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6999      	ldr	r1, [r3, #24]
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	691a      	ldr	r2, [r3, #16]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	619a      	str	r2, [r3, #24]
      break;
 8001aca:	e066      	b.n	8001b9a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	68ba      	ldr	r2, [r7, #8]
 8001ad2:	0011      	movs	r1, r2
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f000 f959 	bl	8001d8c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	699a      	ldr	r2, [r3, #24]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	0109      	lsls	r1, r1, #4
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699a      	ldr	r2, [r3, #24]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	492f      	ldr	r1, [pc, #188]	; (8001bb4 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8001af8:	400a      	ands	r2, r1
 8001afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6999      	ldr	r1, [r3, #24]
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	021a      	lsls	r2, r3, #8
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	619a      	str	r2, [r3, #24]
      break;
 8001b10:	e043      	b.n	8001b9a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68ba      	ldr	r2, [r7, #8]
 8001b18:	0011      	movs	r1, r2
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f000 f9b4 	bl	8001e88 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	69da      	ldr	r2, [r3, #28]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2108      	movs	r1, #8
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	69da      	ldr	r2, [r3, #28]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2104      	movs	r1, #4
 8001b3c:	438a      	bics	r2, r1
 8001b3e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	69d9      	ldr	r1, [r3, #28]
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	61da      	str	r2, [r3, #28]
      break;
 8001b52:	e022      	b.n	8001b9a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	0011      	movs	r1, r2
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	f000 fa13 	bl	8001f88 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	69da      	ldr	r2, [r3, #28]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2180      	movs	r1, #128	; 0x80
 8001b6e:	0109      	lsls	r1, r1, #4
 8001b70:	430a      	orrs	r2, r1
 8001b72:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	69da      	ldr	r2, [r3, #28]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	490d      	ldr	r1, [pc, #52]	; (8001bb4 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8001b80:	400a      	ands	r2, r1
 8001b82:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	69d9      	ldr	r1, [r3, #28]
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	021a      	lsls	r2, r3, #8
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	61da      	str	r2, [r3, #28]
      break;
 8001b98:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	223d      	movs	r2, #61	; 0x3d
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	223c      	movs	r2, #60	; 0x3c
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	0018      	movs	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	b004      	add	sp, #16
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	fffffbff 	.word	0xfffffbff

08001bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a2b      	ldr	r2, [pc, #172]	; (8001c78 <TIM_Base_SetConfig+0xc0>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d003      	beq.n	8001bd8 <TIM_Base_SetConfig+0x20>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a2a      	ldr	r2, [pc, #168]	; (8001c7c <TIM_Base_SetConfig+0xc4>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d108      	bne.n	8001bea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2270      	movs	r2, #112	; 0x70
 8001bdc:	4393      	bics	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a22      	ldr	r2, [pc, #136]	; (8001c78 <TIM_Base_SetConfig+0xc0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00f      	beq.n	8001c12 <TIM_Base_SetConfig+0x5a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a21      	ldr	r2, [pc, #132]	; (8001c7c <TIM_Base_SetConfig+0xc4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d00b      	beq.n	8001c12 <TIM_Base_SetConfig+0x5a>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a20      	ldr	r2, [pc, #128]	; (8001c80 <TIM_Base_SetConfig+0xc8>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d007      	beq.n	8001c12 <TIM_Base_SetConfig+0x5a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a1f      	ldr	r2, [pc, #124]	; (8001c84 <TIM_Base_SetConfig+0xcc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d003      	beq.n	8001c12 <TIM_Base_SetConfig+0x5a>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a1e      	ldr	r2, [pc, #120]	; (8001c88 <TIM_Base_SetConfig+0xd0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d108      	bne.n	8001c24 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4a1d      	ldr	r2, [pc, #116]	; (8001c8c <TIM_Base_SetConfig+0xd4>)
 8001c16:	4013      	ands	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2280      	movs	r2, #128	; 0x80
 8001c28:	4393      	bics	r3, r2
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	695b      	ldr	r3, [r3, #20]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	689a      	ldr	r2, [r3, #8]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <TIM_Base_SetConfig+0xc0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d007      	beq.n	8001c62 <TIM_Base_SetConfig+0xaa>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a0b      	ldr	r2, [pc, #44]	; (8001c84 <TIM_Base_SetConfig+0xcc>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d003      	beq.n	8001c62 <TIM_Base_SetConfig+0xaa>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <TIM_Base_SetConfig+0xd0>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d103      	bne.n	8001c6a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	691a      	ldr	r2, [r3, #16]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	615a      	str	r2, [r3, #20]
}
 8001c70:	46c0      	nop			; (mov r8, r8)
 8001c72:	46bd      	mov	sp, r7
 8001c74:	b004      	add	sp, #16
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40012c00 	.word	0x40012c00
 8001c7c:	40000400 	.word	0x40000400
 8001c80:	40002000 	.word	0x40002000
 8001c84:	40014400 	.word	0x40014400
 8001c88:	40014800 	.word	0x40014800
 8001c8c:	fffffcff 	.word	0xfffffcff

08001c90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	4393      	bics	r3, r2
 8001ca2:	001a      	movs	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2270      	movs	r2, #112	; 0x70
 8001cbe:	4393      	bics	r3, r2
 8001cc0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	4393      	bics	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	4393      	bics	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a23      	ldr	r2, [pc, #140]	; (8001d78 <TIM_OC1_SetConfig+0xe8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d007      	beq.n	8001cfe <TIM_OC1_SetConfig+0x6e>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a22      	ldr	r2, [pc, #136]	; (8001d7c <TIM_OC1_SetConfig+0xec>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d003      	beq.n	8001cfe <TIM_OC1_SetConfig+0x6e>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a21      	ldr	r2, [pc, #132]	; (8001d80 <TIM_OC1_SetConfig+0xf0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d10c      	bne.n	8001d18 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	2208      	movs	r2, #8
 8001d02:	4393      	bics	r3, r2
 8001d04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	2204      	movs	r2, #4
 8001d14:	4393      	bics	r3, r2
 8001d16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a17      	ldr	r2, [pc, #92]	; (8001d78 <TIM_OC1_SetConfig+0xe8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d007      	beq.n	8001d30 <TIM_OC1_SetConfig+0xa0>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a16      	ldr	r2, [pc, #88]	; (8001d7c <TIM_OC1_SetConfig+0xec>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d003      	beq.n	8001d30 <TIM_OC1_SetConfig+0xa0>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a15      	ldr	r2, [pc, #84]	; (8001d80 <TIM_OC1_SetConfig+0xf0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d111      	bne.n	8001d54 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4a14      	ldr	r2, [pc, #80]	; (8001d84 <TIM_OC1_SetConfig+0xf4>)
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4a13      	ldr	r2, [pc, #76]	; (8001d88 <TIM_OC1_SetConfig+0xf8>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	695b      	ldr	r3, [r3, #20]
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	621a      	str	r2, [r3, #32]
}
 8001d6e:	46c0      	nop			; (mov r8, r8)
 8001d70:	46bd      	mov	sp, r7
 8001d72:	b006      	add	sp, #24
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	40012c00 	.word	0x40012c00
 8001d7c:	40014400 	.word	0x40014400
 8001d80:	40014800 	.word	0x40014800
 8001d84:	fffffeff 	.word	0xfffffeff
 8001d88:	fffffdff 	.word	0xfffffdff

08001d8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	2210      	movs	r2, #16
 8001d9c:	4393      	bics	r3, r2
 8001d9e:	001a      	movs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	4a2c      	ldr	r2, [pc, #176]	; (8001e6c <TIM_OC2_SetConfig+0xe0>)
 8001dba:	4013      	ands	r3, r2
 8001dbc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4a2b      	ldr	r2, [pc, #172]	; (8001e70 <TIM_OC2_SetConfig+0xe4>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	4393      	bics	r3, r2
 8001dd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	011b      	lsls	r3, r3, #4
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a22      	ldr	r2, [pc, #136]	; (8001e74 <TIM_OC2_SetConfig+0xe8>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d10d      	bne.n	8001e0a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	2280      	movs	r2, #128	; 0x80
 8001df2:	4393      	bics	r3, r2
 8001df4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	2240      	movs	r2, #64	; 0x40
 8001e06:	4393      	bics	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a19      	ldr	r2, [pc, #100]	; (8001e74 <TIM_OC2_SetConfig+0xe8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d007      	beq.n	8001e22 <TIM_OC2_SetConfig+0x96>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a18      	ldr	r2, [pc, #96]	; (8001e78 <TIM_OC2_SetConfig+0xec>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d003      	beq.n	8001e22 <TIM_OC2_SetConfig+0x96>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a17      	ldr	r2, [pc, #92]	; (8001e7c <TIM_OC2_SetConfig+0xf0>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d113      	bne.n	8001e4a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	4a16      	ldr	r2, [pc, #88]	; (8001e80 <TIM_OC2_SetConfig+0xf4>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4a15      	ldr	r2, [pc, #84]	; (8001e84 <TIM_OC2_SetConfig+0xf8>)
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	621a      	str	r2, [r3, #32]
}
 8001e64:	46c0      	nop			; (mov r8, r8)
 8001e66:	46bd      	mov	sp, r7
 8001e68:	b006      	add	sp, #24
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	ffff8fff 	.word	0xffff8fff
 8001e70:	fffffcff 	.word	0xfffffcff
 8001e74:	40012c00 	.word	0x40012c00
 8001e78:	40014400 	.word	0x40014400
 8001e7c:	40014800 	.word	0x40014800
 8001e80:	fffffbff 	.word	0xfffffbff
 8001e84:	fffff7ff 	.word	0xfffff7ff

08001e88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a33      	ldr	r2, [pc, #204]	; (8001f64 <TIM_OC3_SetConfig+0xdc>)
 8001e98:	401a      	ands	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2270      	movs	r2, #112	; 0x70
 8001eb4:	4393      	bics	r3, r2
 8001eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2203      	movs	r2, #3
 8001ebc:	4393      	bics	r3, r2
 8001ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	4a26      	ldr	r2, [pc, #152]	; (8001f68 <TIM_OC3_SetConfig+0xe0>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	021b      	lsls	r3, r3, #8
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a22      	ldr	r2, [pc, #136]	; (8001f6c <TIM_OC3_SetConfig+0xe4>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d10d      	bne.n	8001f02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	4a21      	ldr	r2, [pc, #132]	; (8001f70 <TIM_OC3_SetConfig+0xe8>)
 8001eea:	4013      	ands	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	4a1d      	ldr	r2, [pc, #116]	; (8001f74 <TIM_OC3_SetConfig+0xec>)
 8001efe:	4013      	ands	r3, r2
 8001f00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a19      	ldr	r2, [pc, #100]	; (8001f6c <TIM_OC3_SetConfig+0xe4>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d007      	beq.n	8001f1a <TIM_OC3_SetConfig+0x92>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a1a      	ldr	r2, [pc, #104]	; (8001f78 <TIM_OC3_SetConfig+0xf0>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d003      	beq.n	8001f1a <TIM_OC3_SetConfig+0x92>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a19      	ldr	r2, [pc, #100]	; (8001f7c <TIM_OC3_SetConfig+0xf4>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d113      	bne.n	8001f42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	4a18      	ldr	r2, [pc, #96]	; (8001f80 <TIM_OC3_SetConfig+0xf8>)
 8001f1e:	4013      	ands	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4a17      	ldr	r2, [pc, #92]	; (8001f84 <TIM_OC3_SetConfig+0xfc>)
 8001f26:	4013      	ands	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	011b      	lsls	r3, r3, #4
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	621a      	str	r2, [r3, #32]
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b006      	add	sp, #24
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	fffffeff 	.word	0xfffffeff
 8001f68:	fffffdff 	.word	0xfffffdff
 8001f6c:	40012c00 	.word	0x40012c00
 8001f70:	fffff7ff 	.word	0xfffff7ff
 8001f74:	fffffbff 	.word	0xfffffbff
 8001f78:	40014400 	.word	0x40014400
 8001f7c:	40014800 	.word	0x40014800
 8001f80:	ffffefff 	.word	0xffffefff
 8001f84:	ffffdfff 	.word	0xffffdfff

08001f88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	4a26      	ldr	r2, [pc, #152]	; (8002030 <TIM_OC4_SetConfig+0xa8>)
 8001f98:	401a      	ands	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4a20      	ldr	r2, [pc, #128]	; (8002034 <TIM_OC4_SetConfig+0xac>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4a1f      	ldr	r2, [pc, #124]	; (8002038 <TIM_OC4_SetConfig+0xb0>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	021b      	lsls	r3, r3, #8
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4a1b      	ldr	r2, [pc, #108]	; (800203c <TIM_OC4_SetConfig+0xb4>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	031b      	lsls	r3, r3, #12
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a17      	ldr	r2, [pc, #92]	; (8002040 <TIM_OC4_SetConfig+0xb8>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d007      	beq.n	8001ff8 <TIM_OC4_SetConfig+0x70>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a16      	ldr	r2, [pc, #88]	; (8002044 <TIM_OC4_SetConfig+0xbc>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d003      	beq.n	8001ff8 <TIM_OC4_SetConfig+0x70>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a15      	ldr	r2, [pc, #84]	; (8002048 <TIM_OC4_SetConfig+0xc0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d109      	bne.n	800200c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	4a14      	ldr	r2, [pc, #80]	; (800204c <TIM_OC4_SetConfig+0xc4>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	019b      	lsls	r3, r3, #6
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	4313      	orrs	r3, r2
 800200a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	621a      	str	r2, [r3, #32]
}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	46bd      	mov	sp, r7
 800202a:	b006      	add	sp, #24
 800202c:	bd80      	pop	{r7, pc}
 800202e:	46c0      	nop			; (mov r8, r8)
 8002030:	ffffefff 	.word	0xffffefff
 8002034:	ffff8fff 	.word	0xffff8fff
 8002038:	fffffcff 	.word	0xfffffcff
 800203c:	ffffdfff 	.word	0xffffdfff
 8002040:	40012c00 	.word	0x40012c00
 8002044:	40014400 	.word	0x40014400
 8002048:	40014800 	.word	0x40014800
 800204c:	ffffbfff 	.word	0xffffbfff

08002050 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	221f      	movs	r2, #31
 8002060:	4013      	ands	r3, r2
 8002062:	2201      	movs	r2, #1
 8002064:	409a      	lsls	r2, r3
 8002066:	0013      	movs	r3, r2
 8002068:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	43d2      	mvns	r2, r2
 8002072:	401a      	ands	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6a1a      	ldr	r2, [r3, #32]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	211f      	movs	r1, #31
 8002080:	400b      	ands	r3, r1
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	4099      	lsls	r1, r3
 8002086:	000b      	movs	r3, r1
 8002088:	431a      	orrs	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	621a      	str	r2, [r3, #32]
}
 800208e:	46c0      	nop			; (mov r8, r8)
 8002090:	46bd      	mov	sp, r7
 8002092:	b006      	add	sp, #24
 8002094:	bd80      	pop	{r7, pc}
	...

08002098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	223c      	movs	r2, #60	; 0x3c
 80020a6:	5c9b      	ldrb	r3, [r3, r2]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020ac:	2302      	movs	r3, #2
 80020ae:	e03c      	b.n	800212a <HAL_TIMEx_MasterConfigSynchronization+0x92>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	223c      	movs	r2, #60	; 0x3c
 80020b4:	2101      	movs	r1, #1
 80020b6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	223d      	movs	r2, #61	; 0x3d
 80020bc:	2102      	movs	r1, #2
 80020be:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2270      	movs	r2, #112	; 0x70
 80020d4:	4393      	bics	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	4313      	orrs	r3, r2
 80020e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a11      	ldr	r2, [pc, #68]	; (8002134 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d004      	beq.n	80020fe <HAL_TIMEx_MasterConfigSynchronization+0x66>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a0f      	ldr	r2, [pc, #60]	; (8002138 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d10c      	bne.n	8002118 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	2280      	movs	r2, #128	; 0x80
 8002102:	4393      	bics	r3, r2
 8002104:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	4313      	orrs	r3, r2
 800210e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	223d      	movs	r2, #61	; 0x3d
 800211c:	2101      	movs	r1, #1
 800211e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	223c      	movs	r2, #60	; 0x3c
 8002124:	2100      	movs	r1, #0
 8002126:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	0018      	movs	r0, r3
 800212c:	46bd      	mov	sp, r7
 800212e:	b004      	add	sp, #16
 8002130:	bd80      	pop	{r7, pc}
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	40012c00 	.word	0x40012c00
 8002138:	40000400 	.word	0x40000400

0800213c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	223c      	movs	r2, #60	; 0x3c
 800214e:	5c9b      	ldrb	r3, [r3, r2]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d101      	bne.n	8002158 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002154:	2302      	movs	r3, #2
 8002156:	e03e      	b.n	80021d6 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	223c      	movs	r2, #60	; 0x3c
 800215c:	2101      	movs	r1, #1
 800215e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	22ff      	movs	r2, #255	; 0xff
 8002164:	4393      	bics	r3, r2
 8002166:	001a      	movs	r2, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	4313      	orrs	r3, r2
 800216e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4a1b      	ldr	r2, [pc, #108]	; (80021e0 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002174:	401a      	ands	r2, r3
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	4313      	orrs	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	4a18      	ldr	r2, [pc, #96]	; (80021e4 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002182:	401a      	ands	r2, r3
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	4313      	orrs	r3, r2
 800218a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4a16      	ldr	r2, [pc, #88]	; (80021e8 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002190:	401a      	ands	r2, r3
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4313      	orrs	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	4a13      	ldr	r2, [pc, #76]	; (80021ec <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800219e:	401a      	ands	r2, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4a11      	ldr	r2, [pc, #68]	; (80021f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80021ac:	401a      	ands	r2, r3
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80021ba:	401a      	ands	r2, r3
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	223c      	movs	r2, #60	; 0x3c
 80021d0:	2100      	movs	r1, #0
 80021d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	0018      	movs	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	b004      	add	sp, #16
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	fffffcff 	.word	0xfffffcff
 80021e4:	fffffbff 	.word	0xfffffbff
 80021e8:	fffff7ff 	.word	0xfffff7ff
 80021ec:	ffffefff 	.word	0xffffefff
 80021f0:	ffffdfff 	.word	0xffffdfff
 80021f4:	ffffbfff 	.word	0xffffbfff

080021f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e044      	b.n	8002294 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800220e:	2b00      	cmp	r3, #0
 8002210:	d107      	bne.n	8002222 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2270      	movs	r2, #112	; 0x70
 8002216:	2100      	movs	r1, #0
 8002218:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	0018      	movs	r0, r3
 800221e:	f7fe fb11 	bl	8000844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2224      	movs	r2, #36	; 0x24
 8002226:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2101      	movs	r1, #1
 8002234:	438a      	bics	r2, r1
 8002236:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	0018      	movs	r0, r3
 800223c:	f000 f908 	bl	8002450 <UART_SetConfig>
 8002240:	0003      	movs	r3, r0
 8002242:	2b01      	cmp	r3, #1
 8002244:	d101      	bne.n	800224a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e024      	b.n	8002294 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	0018      	movs	r0, r3
 8002256:	f000 fa69 	bl	800272c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	490d      	ldr	r1, [pc, #52]	; (800229c <HAL_UART_Init+0xa4>)
 8002266:	400a      	ands	r2, r1
 8002268:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2108      	movs	r1, #8
 8002276:	438a      	bics	r2, r1
 8002278:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2101      	movs	r1, #1
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0018      	movs	r0, r3
 800228e:	f000 fb01 	bl	8002894 <UART_CheckIdleState>
 8002292:	0003      	movs	r3, r0
}
 8002294:	0018      	movs	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}
 800229c:	fffff7ff 	.word	0xfffff7ff

080022a0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	; 0x28
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	1dbb      	adds	r3, r7, #6
 80022ae:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022b4:	2b20      	cmp	r3, #32
 80022b6:	d000      	beq.n	80022ba <HAL_UART_Receive+0x1a>
 80022b8:	e0c2      	b.n	8002440 <HAL_UART_Receive+0x1a0>
  {
    if ((pData == NULL) || (Size == 0U))
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_UART_Receive+0x28>
 80022c0:	1dbb      	adds	r3, r7, #6
 80022c2:	881b      	ldrh	r3, [r3, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0ba      	b.n	8002442 <HAL_UART_Receive+0x1a2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	2380      	movs	r3, #128	; 0x80
 80022d2:	015b      	lsls	r3, r3, #5
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d109      	bne.n	80022ec <HAL_UART_Receive+0x4c>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d105      	bne.n	80022ec <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2201      	movs	r2, #1
 80022e4:	4013      	ands	r3, r2
 80022e6:	d001      	beq.n	80022ec <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0aa      	b.n	8002442 <HAL_UART_Receive+0x1a2>
      }
    }

    __HAL_LOCK(huart);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2270      	movs	r2, #112	; 0x70
 80022f0:	5c9b      	ldrb	r3, [r3, r2]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d101      	bne.n	80022fa <HAL_UART_Receive+0x5a>
 80022f6:	2302      	movs	r3, #2
 80022f8:	e0a3      	b.n	8002442 <HAL_UART_Receive+0x1a2>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2270      	movs	r2, #112	; 0x70
 80022fe:	2101      	movs	r1, #1
 8002300:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2222      	movs	r2, #34	; 0x22
 800230c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800230e:	f7fe fb87 	bl	8000a20 <HAL_GetTick>
 8002312:	0003      	movs	r3, r0
 8002314:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1dba      	adds	r2, r7, #6
 800231a:	2158      	movs	r1, #88	; 0x58
 800231c:	8812      	ldrh	r2, [r2, #0]
 800231e:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	1dba      	adds	r2, r7, #6
 8002324:	215a      	movs	r1, #90	; 0x5a
 8002326:	8812      	ldrh	r2, [r2, #0]
 8002328:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	689a      	ldr	r2, [r3, #8]
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	015b      	lsls	r3, r3, #5
 8002332:	429a      	cmp	r2, r3
 8002334:	d10d      	bne.n	8002352 <HAL_UART_Receive+0xb2>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d104      	bne.n	8002348 <HAL_UART_Receive+0xa8>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	225c      	movs	r2, #92	; 0x5c
 8002342:	4942      	ldr	r1, [pc, #264]	; (800244c <HAL_UART_Receive+0x1ac>)
 8002344:	5299      	strh	r1, [r3, r2]
 8002346:	e01a      	b.n	800237e <HAL_UART_Receive+0xde>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	225c      	movs	r2, #92	; 0x5c
 800234c:	21ff      	movs	r1, #255	; 0xff
 800234e:	5299      	strh	r1, [r3, r2]
 8002350:	e015      	b.n	800237e <HAL_UART_Receive+0xde>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10d      	bne.n	8002376 <HAL_UART_Receive+0xd6>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d104      	bne.n	800236c <HAL_UART_Receive+0xcc>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	225c      	movs	r2, #92	; 0x5c
 8002366:	21ff      	movs	r1, #255	; 0xff
 8002368:	5299      	strh	r1, [r3, r2]
 800236a:	e008      	b.n	800237e <HAL_UART_Receive+0xde>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	225c      	movs	r2, #92	; 0x5c
 8002370:	217f      	movs	r1, #127	; 0x7f
 8002372:	5299      	strh	r1, [r3, r2]
 8002374:	e003      	b.n	800237e <HAL_UART_Receive+0xde>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	225c      	movs	r2, #92	; 0x5c
 800237a:	2100      	movs	r1, #0
 800237c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800237e:	2312      	movs	r3, #18
 8002380:	18fb      	adds	r3, r7, r3
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	215c      	movs	r1, #92	; 0x5c
 8002386:	5a52      	ldrh	r2, [r2, r1]
 8002388:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	2380      	movs	r3, #128	; 0x80
 8002390:	015b      	lsls	r3, r3, #5
 8002392:	429a      	cmp	r2, r3
 8002394:	d108      	bne.n	80023a8 <HAL_UART_Receive+0x108>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d104      	bne.n	80023a8 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	61bb      	str	r3, [r7, #24]
 80023a6:	e003      	b.n	80023b0 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80023b0:	e037      	b.n	8002422 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	0013      	movs	r3, r2
 80023bc:	2200      	movs	r2, #0
 80023be:	2120      	movs	r1, #32
 80023c0:	f000 faae 	bl	8002920 <UART_WaitOnFlagUntilTimeout>
 80023c4:	1e03      	subs	r3, r0, #0
 80023c6:	d001      	beq.n	80023cc <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e03a      	b.n	8002442 <HAL_UART_Receive+0x1a2>
      }
      if (pdata8bits == NULL)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10e      	bne.n	80023f0 <HAL_UART_Receive+0x150>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80023d8:	b29b      	uxth	r3, r3
 80023da:	2212      	movs	r2, #18
 80023dc:	18ba      	adds	r2, r7, r2
 80023de:	8812      	ldrh	r2, [r2, #0]
 80023e0:	4013      	ands	r3, r2
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	3302      	adds	r3, #2
 80023ec:	61bb      	str	r3, [r7, #24]
 80023ee:	e00f      	b.n	8002410 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2212      	movs	r2, #18
 80023fc:	18ba      	adds	r2, r7, r2
 80023fe:	8812      	ldrh	r2, [r2, #0]
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	4013      	ands	r3, r2
 8002404:	b2da      	uxtb	r2, r3
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3301      	adds	r3, #1
 800240e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	225a      	movs	r2, #90	; 0x5a
 8002414:	5a9b      	ldrh	r3, [r3, r2]
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b299      	uxth	r1, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	225a      	movs	r2, #90	; 0x5a
 8002420:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	225a      	movs	r2, #90	; 0x5a
 8002426:	5a9b      	ldrh	r3, [r3, r2]
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1c1      	bne.n	80023b2 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2220      	movs	r2, #32
 8002432:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2270      	movs	r2, #112	; 0x70
 8002438:	2100      	movs	r1, #0
 800243a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800243c:	2300      	movs	r3, #0
 800243e:	e000      	b.n	8002442 <HAL_UART_Receive+0x1a2>
  }
  else
  {
    return HAL_BUSY;
 8002440:	2302      	movs	r3, #2
  }
}
 8002442:	0018      	movs	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	b008      	add	sp, #32
 8002448:	bd80      	pop	{r7, pc}
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	000001ff 	.word	0x000001ff

08002450 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002458:	2300      	movs	r3, #0
 800245a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800245c:	2317      	movs	r3, #23
 800245e:	18fb      	adds	r3, r7, r3
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	4313      	orrs	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4aa3      	ldr	r2, [pc, #652]	; (8002710 <UART_SetConfig+0x2c0>)
 8002484:	4013      	ands	r3, r2
 8002486:	0019      	movs	r1, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	430a      	orrs	r2, r1
 8002490:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4a9e      	ldr	r2, [pc, #632]	; (8002714 <UART_SetConfig+0x2c4>)
 800249a:	4013      	ands	r3, r2
 800249c:	0019      	movs	r1, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	4a95      	ldr	r2, [pc, #596]	; (8002718 <UART_SetConfig+0x2c8>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	0019      	movs	r1, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024d0:	4b92      	ldr	r3, [pc, #584]	; (800271c <UART_SetConfig+0x2cc>)
 80024d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d4:	2203      	movs	r2, #3
 80024d6:	4013      	ands	r3, r2
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d00f      	beq.n	80024fc <UART_SetConfig+0xac>
 80024dc:	d304      	bcc.n	80024e8 <UART_SetConfig+0x98>
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d011      	beq.n	8002506 <UART_SetConfig+0xb6>
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	d005      	beq.n	80024f2 <UART_SetConfig+0xa2>
 80024e6:	e013      	b.n	8002510 <UART_SetConfig+0xc0>
 80024e8:	231f      	movs	r3, #31
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
 80024f0:	e012      	b.n	8002518 <UART_SetConfig+0xc8>
 80024f2:	231f      	movs	r3, #31
 80024f4:	18fb      	adds	r3, r7, r3
 80024f6:	2202      	movs	r2, #2
 80024f8:	701a      	strb	r2, [r3, #0]
 80024fa:	e00d      	b.n	8002518 <UART_SetConfig+0xc8>
 80024fc:	231f      	movs	r3, #31
 80024fe:	18fb      	adds	r3, r7, r3
 8002500:	2204      	movs	r2, #4
 8002502:	701a      	strb	r2, [r3, #0]
 8002504:	e008      	b.n	8002518 <UART_SetConfig+0xc8>
 8002506:	231f      	movs	r3, #31
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	2208      	movs	r2, #8
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	e003      	b.n	8002518 <UART_SetConfig+0xc8>
 8002510:	231f      	movs	r3, #31
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	2210      	movs	r2, #16
 8002516:	701a      	strb	r2, [r3, #0]
 8002518:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	69da      	ldr	r2, [r3, #28]
 800251e:	2380      	movs	r3, #128	; 0x80
 8002520:	021b      	lsls	r3, r3, #8
 8002522:	429a      	cmp	r2, r3
 8002524:	d000      	beq.n	8002528 <UART_SetConfig+0xd8>
 8002526:	e07d      	b.n	8002624 <UART_SetConfig+0x1d4>
  {
    switch (clocksource)
 8002528:	231f      	movs	r3, #31
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d01c      	beq.n	800256c <UART_SetConfig+0x11c>
 8002532:	dc02      	bgt.n	800253a <UART_SetConfig+0xea>
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <UART_SetConfig+0xf4>
 8002538:	e04b      	b.n	80025d2 <UART_SetConfig+0x182>
 800253a:	2b04      	cmp	r3, #4
 800253c:	d025      	beq.n	800258a <UART_SetConfig+0x13a>
 800253e:	2b08      	cmp	r3, #8
 8002540:	d037      	beq.n	80025b2 <UART_SetConfig+0x162>
 8002542:	e046      	b.n	80025d2 <UART_SetConfig+0x182>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002544:	f7ff f92a 	bl	800179c <HAL_RCC_GetPCLK1Freq>
 8002548:	0003      	movs	r3, r0
 800254a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	005a      	lsls	r2, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	085b      	lsrs	r3, r3, #1
 8002556:	18d2      	adds	r2, r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	0019      	movs	r1, r3
 800255e:	0010      	movs	r0, r2
 8002560:	f7fd fdd2 	bl	8000108 <__udivsi3>
 8002564:	0003      	movs	r3, r0
 8002566:	b29b      	uxth	r3, r3
 8002568:	61bb      	str	r3, [r7, #24]
        break;
 800256a:	e037      	b.n	80025dc <UART_SetConfig+0x18c>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	085b      	lsrs	r3, r3, #1
 8002572:	4a6b      	ldr	r2, [pc, #428]	; (8002720 <UART_SetConfig+0x2d0>)
 8002574:	189a      	adds	r2, r3, r2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	0019      	movs	r1, r3
 800257c:	0010      	movs	r0, r2
 800257e:	f7fd fdc3 	bl	8000108 <__udivsi3>
 8002582:	0003      	movs	r3, r0
 8002584:	b29b      	uxth	r3, r3
 8002586:	61bb      	str	r3, [r7, #24]
        break;
 8002588:	e028      	b.n	80025dc <UART_SetConfig+0x18c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800258a:	f7ff f899 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 800258e:	0003      	movs	r3, r0
 8002590:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	005a      	lsls	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	085b      	lsrs	r3, r3, #1
 800259c:	18d2      	adds	r2, r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	0019      	movs	r1, r3
 80025a4:	0010      	movs	r0, r2
 80025a6:	f7fd fdaf 	bl	8000108 <__udivsi3>
 80025aa:	0003      	movs	r3, r0
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	61bb      	str	r3, [r7, #24]
        break;
 80025b0:	e014      	b.n	80025dc <UART_SetConfig+0x18c>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	085b      	lsrs	r3, r3, #1
 80025b8:	2280      	movs	r2, #128	; 0x80
 80025ba:	0252      	lsls	r2, r2, #9
 80025bc:	189a      	adds	r2, r3, r2
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	0019      	movs	r1, r3
 80025c4:	0010      	movs	r0, r2
 80025c6:	f7fd fd9f 	bl	8000108 <__udivsi3>
 80025ca:	0003      	movs	r3, r0
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	61bb      	str	r3, [r7, #24]
        break;
 80025d0:	e004      	b.n	80025dc <UART_SetConfig+0x18c>
      default:
        ret = HAL_ERROR;
 80025d2:	2317      	movs	r3, #23
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
        break;
 80025da:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	2b0f      	cmp	r3, #15
 80025e0:	d91b      	bls.n	800261a <UART_SetConfig+0x1ca>
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	4a4f      	ldr	r2, [pc, #316]	; (8002724 <UART_SetConfig+0x2d4>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d817      	bhi.n	800261a <UART_SetConfig+0x1ca>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	200a      	movs	r0, #10
 80025f0:	183b      	adds	r3, r7, r0
 80025f2:	210f      	movs	r1, #15
 80025f4:	438a      	bics	r2, r1
 80025f6:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	085b      	lsrs	r3, r3, #1
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	2207      	movs	r2, #7
 8002600:	4013      	ands	r3, r2
 8002602:	b299      	uxth	r1, r3
 8002604:	183b      	adds	r3, r7, r0
 8002606:	183a      	adds	r2, r7, r0
 8002608:	8812      	ldrh	r2, [r2, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	183a      	adds	r2, r7, r0
 8002614:	8812      	ldrh	r2, [r2, #0]
 8002616:	60da      	str	r2, [r3, #12]
 8002618:	e06c      	b.n	80026f4 <UART_SetConfig+0x2a4>
    }
    else
    {
      ret = HAL_ERROR;
 800261a:	2317      	movs	r3, #23
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	2201      	movs	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
 8002622:	e067      	b.n	80026f4 <UART_SetConfig+0x2a4>
    }
  }
  else
  {
    switch (clocksource)
 8002624:	231f      	movs	r3, #31
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b02      	cmp	r3, #2
 800262c:	d01b      	beq.n	8002666 <UART_SetConfig+0x216>
 800262e:	dc02      	bgt.n	8002636 <UART_SetConfig+0x1e6>
 8002630:	2b00      	cmp	r3, #0
 8002632:	d005      	beq.n	8002640 <UART_SetConfig+0x1f0>
 8002634:	e049      	b.n	80026ca <UART_SetConfig+0x27a>
 8002636:	2b04      	cmp	r3, #4
 8002638:	d024      	beq.n	8002684 <UART_SetConfig+0x234>
 800263a:	2b08      	cmp	r3, #8
 800263c:	d035      	beq.n	80026aa <UART_SetConfig+0x25a>
 800263e:	e044      	b.n	80026ca <UART_SetConfig+0x27a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002640:	f7ff f8ac 	bl	800179c <HAL_RCC_GetPCLK1Freq>
 8002644:	0003      	movs	r3, r0
 8002646:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	085a      	lsrs	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	18d2      	adds	r2, r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	0019      	movs	r1, r3
 8002658:	0010      	movs	r0, r2
 800265a:	f7fd fd55 	bl	8000108 <__udivsi3>
 800265e:	0003      	movs	r3, r0
 8002660:	b29b      	uxth	r3, r3
 8002662:	61bb      	str	r3, [r7, #24]
        break;
 8002664:	e036      	b.n	80026d4 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	085b      	lsrs	r3, r3, #1
 800266c:	4a2e      	ldr	r2, [pc, #184]	; (8002728 <UART_SetConfig+0x2d8>)
 800266e:	189a      	adds	r2, r3, r2
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	0019      	movs	r1, r3
 8002676:	0010      	movs	r0, r2
 8002678:	f7fd fd46 	bl	8000108 <__udivsi3>
 800267c:	0003      	movs	r3, r0
 800267e:	b29b      	uxth	r3, r3
 8002680:	61bb      	str	r3, [r7, #24]
        break;
 8002682:	e027      	b.n	80026d4 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002684:	f7ff f81c 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 8002688:	0003      	movs	r3, r0
 800268a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	085a      	lsrs	r2, r3, #1
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	18d2      	adds	r2, r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	0019      	movs	r1, r3
 800269c:	0010      	movs	r0, r2
 800269e:	f7fd fd33 	bl	8000108 <__udivsi3>
 80026a2:	0003      	movs	r3, r0
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	61bb      	str	r3, [r7, #24]
        break;
 80026a8:	e014      	b.n	80026d4 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	085b      	lsrs	r3, r3, #1
 80026b0:	2280      	movs	r2, #128	; 0x80
 80026b2:	0212      	lsls	r2, r2, #8
 80026b4:	189a      	adds	r2, r3, r2
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	0019      	movs	r1, r3
 80026bc:	0010      	movs	r0, r2
 80026be:	f7fd fd23 	bl	8000108 <__udivsi3>
 80026c2:	0003      	movs	r3, r0
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	61bb      	str	r3, [r7, #24]
        break;
 80026c8:	e004      	b.n	80026d4 <UART_SetConfig+0x284>
      default:
        ret = HAL_ERROR;
 80026ca:	2317      	movs	r3, #23
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	2201      	movs	r2, #1
 80026d0:	701a      	strb	r2, [r3, #0]
        break;
 80026d2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	2b0f      	cmp	r3, #15
 80026d8:	d908      	bls.n	80026ec <UART_SetConfig+0x29c>
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	4a11      	ldr	r2, [pc, #68]	; (8002724 <UART_SetConfig+0x2d4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d804      	bhi.n	80026ec <UART_SetConfig+0x29c>
    {
      huart->Instance->BRR = usartdiv;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	e003      	b.n	80026f4 <UART_SetConfig+0x2a4>
    }
    else
    {
      ret = HAL_ERROR;
 80026ec:	2317      	movs	r3, #23
 80026ee:	18fb      	adds	r3, r7, r3
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002700:	2317      	movs	r3, #23
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	781b      	ldrb	r3, [r3, #0]
}
 8002706:	0018      	movs	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	b008      	add	sp, #32
 800270c:	bd80      	pop	{r7, pc}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	ffff69f3 	.word	0xffff69f3
 8002714:	ffffcfff 	.word	0xffffcfff
 8002718:	fffff4ff 	.word	0xfffff4ff
 800271c:	40021000 	.word	0x40021000
 8002720:	00f42400 	.word	0x00f42400
 8002724:	0000ffff 	.word	0x0000ffff
 8002728:	007a1200 	.word	0x007a1200

0800272c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002738:	2201      	movs	r2, #1
 800273a:	4013      	ands	r3, r2
 800273c:	d00b      	beq.n	8002756 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4a4a      	ldr	r2, [pc, #296]	; (8002870 <UART_AdvFeatureConfig+0x144>)
 8002746:	4013      	ands	r3, r2
 8002748:	0019      	movs	r1, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	2202      	movs	r2, #2
 800275c:	4013      	ands	r3, r2
 800275e:	d00b      	beq.n	8002778 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	4a43      	ldr	r2, [pc, #268]	; (8002874 <UART_AdvFeatureConfig+0x148>)
 8002768:	4013      	ands	r3, r2
 800276a:	0019      	movs	r1, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	2204      	movs	r2, #4
 800277e:	4013      	ands	r3, r2
 8002780:	d00b      	beq.n	800279a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a3b      	ldr	r2, [pc, #236]	; (8002878 <UART_AdvFeatureConfig+0x14c>)
 800278a:	4013      	ands	r3, r2
 800278c:	0019      	movs	r1, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279e:	2208      	movs	r2, #8
 80027a0:	4013      	ands	r3, r2
 80027a2:	d00b      	beq.n	80027bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4a34      	ldr	r2, [pc, #208]	; (800287c <UART_AdvFeatureConfig+0x150>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	0019      	movs	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	2210      	movs	r2, #16
 80027c2:	4013      	ands	r3, r2
 80027c4:	d00b      	beq.n	80027de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	4a2c      	ldr	r2, [pc, #176]	; (8002880 <UART_AdvFeatureConfig+0x154>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	0019      	movs	r1, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e2:	2220      	movs	r2, #32
 80027e4:	4013      	ands	r3, r2
 80027e6:	d00b      	beq.n	8002800 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	4a25      	ldr	r2, [pc, #148]	; (8002884 <UART_AdvFeatureConfig+0x158>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	0019      	movs	r1, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	2240      	movs	r2, #64	; 0x40
 8002806:	4013      	ands	r3, r2
 8002808:	d01d      	beq.n	8002846 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	4a1d      	ldr	r2, [pc, #116]	; (8002888 <UART_AdvFeatureConfig+0x15c>)
 8002812:	4013      	ands	r3, r2
 8002814:	0019      	movs	r1, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	430a      	orrs	r2, r1
 8002820:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002826:	2380      	movs	r3, #128	; 0x80
 8002828:	035b      	lsls	r3, r3, #13
 800282a:	429a      	cmp	r2, r3
 800282c:	d10b      	bne.n	8002846 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	4a15      	ldr	r2, [pc, #84]	; (800288c <UART_AdvFeatureConfig+0x160>)
 8002836:	4013      	ands	r3, r2
 8002838:	0019      	movs	r1, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	2280      	movs	r2, #128	; 0x80
 800284c:	4013      	ands	r3, r2
 800284e:	d00b      	beq.n	8002868 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	4a0e      	ldr	r2, [pc, #56]	; (8002890 <UART_AdvFeatureConfig+0x164>)
 8002858:	4013      	ands	r3, r2
 800285a:	0019      	movs	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	605a      	str	r2, [r3, #4]
  }
}
 8002868:	46c0      	nop			; (mov r8, r8)
 800286a:	46bd      	mov	sp, r7
 800286c:	b002      	add	sp, #8
 800286e:	bd80      	pop	{r7, pc}
 8002870:	fffdffff 	.word	0xfffdffff
 8002874:	fffeffff 	.word	0xfffeffff
 8002878:	fffbffff 	.word	0xfffbffff
 800287c:	ffff7fff 	.word	0xffff7fff
 8002880:	ffffefff 	.word	0xffffefff
 8002884:	ffffdfff 	.word	0xffffdfff
 8002888:	ffefffff 	.word	0xffefffff
 800288c:	ff9fffff 	.word	0xff9fffff
 8002890:	fff7ffff 	.word	0xfff7ffff

08002894 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af02      	add	r7, sp, #8
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80028a2:	f7fe f8bd 	bl	8000a20 <HAL_GetTick>
 80028a6:	0003      	movs	r3, r0
 80028a8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2208      	movs	r2, #8
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d10d      	bne.n	80028d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028b8:	68fa      	ldr	r2, [r7, #12]
 80028ba:	2380      	movs	r3, #128	; 0x80
 80028bc:	0399      	lsls	r1, r3, #14
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	4b16      	ldr	r3, [pc, #88]	; (800291c <UART_CheckIdleState+0x88>)
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	0013      	movs	r3, r2
 80028c6:	2200      	movs	r2, #0
 80028c8:	f000 f82a 	bl	8002920 <UART_WaitOnFlagUntilTimeout>
 80028cc:	1e03      	subs	r3, r0, #0
 80028ce:	d001      	beq.n	80028d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e01f      	b.n	8002914 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2204      	movs	r2, #4
 80028dc:	4013      	ands	r3, r2
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d10d      	bne.n	80028fe <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	03d9      	lsls	r1, r3, #15
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	4b0c      	ldr	r3, [pc, #48]	; (800291c <UART_CheckIdleState+0x88>)
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	0013      	movs	r3, r2
 80028f0:	2200      	movs	r2, #0
 80028f2:	f000 f815 	bl	8002920 <UART_WaitOnFlagUntilTimeout>
 80028f6:	1e03      	subs	r3, r0, #0
 80028f8:	d001      	beq.n	80028fe <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e00a      	b.n	8002914 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2220      	movs	r2, #32
 8002902:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2220      	movs	r2, #32
 8002908:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2270      	movs	r2, #112	; 0x70
 800290e:	2100      	movs	r1, #0
 8002910:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	0018      	movs	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	b004      	add	sp, #16
 800291a:	bd80      	pop	{r7, pc}
 800291c:	01ffffff 	.word	0x01ffffff

08002920 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	1dfb      	adds	r3, r7, #7
 800292e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002930:	e05d      	b.n	80029ee <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	3301      	adds	r3, #1
 8002936:	d05a      	beq.n	80029ee <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002938:	f7fe f872 	bl	8000a20 <HAL_GetTick>
 800293c:	0002      	movs	r2, r0
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	429a      	cmp	r2, r3
 8002946:	d302      	bcc.n	800294e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d11b      	bne.n	8002986 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	492f      	ldr	r1, [pc, #188]	; (8002a18 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800295a:	400a      	ands	r2, r1
 800295c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2101      	movs	r1, #1
 800296a:	438a      	bics	r2, r1
 800296c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2220      	movs	r2, #32
 8002972:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2220      	movs	r2, #32
 8002978:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2270      	movs	r2, #112	; 0x70
 800297e:	2100      	movs	r1, #0
 8002980:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e043      	b.n	8002a0e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2204      	movs	r2, #4
 800298e:	4013      	ands	r3, r2
 8002990:	d02d      	beq.n	80029ee <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	69da      	ldr	r2, [r3, #28]
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	401a      	ands	r2, r3
 800299e:	2380      	movs	r3, #128	; 0x80
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d123      	bne.n	80029ee <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2280      	movs	r2, #128	; 0x80
 80029ac:	0112      	lsls	r2, r2, #4
 80029ae:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4917      	ldr	r1, [pc, #92]	; (8002a18 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80029bc:	400a      	ands	r2, r1
 80029be:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689a      	ldr	r2, [r3, #8]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2101      	movs	r1, #1
 80029cc:	438a      	bics	r2, r1
 80029ce:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2220      	movs	r2, #32
 80029d4:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2220      	movs	r2, #32
 80029da:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2220      	movs	r2, #32
 80029e0:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2270      	movs	r2, #112	; 0x70
 80029e6:	2100      	movs	r1, #0
 80029e8:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e00f      	b.n	8002a0e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	4013      	ands	r3, r2
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	425a      	negs	r2, r3
 80029fe:	4153      	adcs	r3, r2
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	001a      	movs	r2, r3
 8002a04:	1dfb      	adds	r3, r7, #7
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d092      	beq.n	8002932 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	0018      	movs	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	b004      	add	sp, #16
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	fffffe5f 	.word	0xfffffe5f

08002a1c <__libc_init_array>:
 8002a1c:	b570      	push	{r4, r5, r6, lr}
 8002a1e:	2600      	movs	r6, #0
 8002a20:	4d0c      	ldr	r5, [pc, #48]	; (8002a54 <__libc_init_array+0x38>)
 8002a22:	4c0d      	ldr	r4, [pc, #52]	; (8002a58 <__libc_init_array+0x3c>)
 8002a24:	1b64      	subs	r4, r4, r5
 8002a26:	10a4      	asrs	r4, r4, #2
 8002a28:	42a6      	cmp	r6, r4
 8002a2a:	d109      	bne.n	8002a40 <__libc_init_array+0x24>
 8002a2c:	2600      	movs	r6, #0
 8002a2e:	f000 f821 	bl	8002a74 <_init>
 8002a32:	4d0a      	ldr	r5, [pc, #40]	; (8002a5c <__libc_init_array+0x40>)
 8002a34:	4c0a      	ldr	r4, [pc, #40]	; (8002a60 <__libc_init_array+0x44>)
 8002a36:	1b64      	subs	r4, r4, r5
 8002a38:	10a4      	asrs	r4, r4, #2
 8002a3a:	42a6      	cmp	r6, r4
 8002a3c:	d105      	bne.n	8002a4a <__libc_init_array+0x2e>
 8002a3e:	bd70      	pop	{r4, r5, r6, pc}
 8002a40:	00b3      	lsls	r3, r6, #2
 8002a42:	58eb      	ldr	r3, [r5, r3]
 8002a44:	4798      	blx	r3
 8002a46:	3601      	adds	r6, #1
 8002a48:	e7ee      	b.n	8002a28 <__libc_init_array+0xc>
 8002a4a:	00b3      	lsls	r3, r6, #2
 8002a4c:	58eb      	ldr	r3, [r5, r3]
 8002a4e:	4798      	blx	r3
 8002a50:	3601      	adds	r6, #1
 8002a52:	e7f2      	b.n	8002a3a <__libc_init_array+0x1e>
 8002a54:	08002ac4 	.word	0x08002ac4
 8002a58:	08002ac4 	.word	0x08002ac4
 8002a5c:	08002ac4 	.word	0x08002ac4
 8002a60:	08002ac8 	.word	0x08002ac8

08002a64 <memset>:
 8002a64:	0003      	movs	r3, r0
 8002a66:	1812      	adds	r2, r2, r0
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d100      	bne.n	8002a6e <memset+0xa>
 8002a6c:	4770      	bx	lr
 8002a6e:	7019      	strb	r1, [r3, #0]
 8002a70:	3301      	adds	r3, #1
 8002a72:	e7f9      	b.n	8002a68 <memset+0x4>

08002a74 <_init>:
 8002a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a7a:	bc08      	pop	{r3}
 8002a7c:	469e      	mov	lr, r3
 8002a7e:	4770      	bx	lr

08002a80 <_fini>:
 8002a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a82:	46c0      	nop			; (mov r8, r8)
 8002a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a86:	bc08      	pop	{r3}
 8002a88:	469e      	mov	lr, r3
 8002a8a:	4770      	bx	lr
