{"vcs1":{"timestamp_begin":1731861419.295623944, "rt":2.38, "ut":0.93, "st":0.29}}
{"vcselab":{"timestamp_begin":1731861421.753071912, "rt":1.25, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1731861423.072972481, "rt":0.45, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731861418.686894405}
{"VCS_COMP_START_TIME": 1731861418.686894405}
{"VCS_COMP_END_TIME": 1731861425.718480166}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 334248}}
{"stitch_vcselab": {"peak_mem": 231580}}
