// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/02/2023 10:01:44"

// 
// Device: Altera 10M02SCM153I7G Package MBGA153
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Counter (
	clk,
	rst,
	btn1,
	btn2,
	seg_led_1,
	seg_led_2);
input 	clk;
input 	rst;
input 	btn1;
input 	btn2;
output 	[8:0] seg_led_1;
output 	[8:0] seg_led_2;

// Design Ports Information
// seg_led_1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[1]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[3]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[4]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[5]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[6]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[7]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_1[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[0]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[1]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[2]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[4]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[5]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[7]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// seg_led_2[8]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// btn2	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// btn1	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \seg_led_1[0]~output_o ;
wire \seg_led_1[1]~output_o ;
wire \seg_led_1[2]~output_o ;
wire \seg_led_1[3]~output_o ;
wire \seg_led_1[4]~output_o ;
wire \seg_led_1[5]~output_o ;
wire \seg_led_1[6]~output_o ;
wire \seg_led_1[7]~output_o ;
wire \seg_led_1[8]~output_o ;
wire \seg_led_2[0]~output_o ;
wire \seg_led_2[1]~output_o ;
wire \seg_led_2[2]~output_o ;
wire \seg_led_2[3]~output_o ;
wire \seg_led_2[4]~output_o ;
wire \seg_led_2[5]~output_o ;
wire \seg_led_2[6]~output_o ;
wire \seg_led_2[7]~output_o ;
wire \seg_led_2[8]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \btn2~input_o ;
wire \u1|key_sec[0]~0_combout ;
wire \rst~input_o ;
wire \u1|cnt[0]~18_combout ;
wire \u1|key_rst[0]~0_combout ;
wire \u1|key_rst_pre[0]~feeder_combout ;
wire \btn1~input_o ;
wire \u1|key_rst[1]~1_combout ;
wire \u1|WideOr0~combout ;
wire \u1|cnt[0]~19 ;
wire \u1|cnt[1]~20_combout ;
wire \u1|cnt[1]~21 ;
wire \u1|cnt[2]~22_combout ;
wire \u1|cnt[2]~23 ;
wire \u1|cnt[3]~24_combout ;
wire \u1|cnt[3]~25 ;
wire \u1|cnt[4]~26_combout ;
wire \u1|cnt[4]~27 ;
wire \u1|cnt[5]~28_combout ;
wire \u1|cnt[5]~29 ;
wire \u1|cnt[6]~30_combout ;
wire \u1|cnt[6]~31 ;
wire \u1|cnt[7]~32_combout ;
wire \u1|cnt[7]~33 ;
wire \u1|cnt[8]~34_combout ;
wire \u1|cnt[8]~35 ;
wire \u1|cnt[9]~36_combout ;
wire \u1|cnt[9]~37 ;
wire \u1|cnt[10]~38_combout ;
wire \u1|cnt[10]~39 ;
wire \u1|cnt[11]~40_combout ;
wire \u1|cnt[11]~41 ;
wire \u1|cnt[12]~42_combout ;
wire \u1|cnt[12]~43 ;
wire \u1|cnt[13]~44_combout ;
wire \u1|cnt[13]~45 ;
wire \u1|cnt[14]~46_combout ;
wire \u1|cnt[14]~47 ;
wire \u1|cnt[15]~48_combout ;
wire \u1|cnt[15]~49 ;
wire \u1|cnt[16]~50_combout ;
wire \u1|cnt[16]~51 ;
wire \u1|cnt[17]~52_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|Equal0~3_combout ;
wire \u1|Equal0~1_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Equal0~4_combout ;
wire \u1|Equal0~5_combout ;
wire \Add1~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[34]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[34]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \count~19_combout ;
wire \count~23_combout ;
wire \u1|key_sec[1]~1_combout ;
wire \count[4]~12_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add0~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10_combout ;
wire \count~18_combout ;
wire \count~22_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \count~16_combout ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[171]~38_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[172]~36_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[170]~40_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[170]~39_combout ;
wire \Add1~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[169]~41_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[169]~42_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[172]~37_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[178]~43_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[178]~59_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[177]~44_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[176]~61_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[176]~45_combout ;
wire \Add1~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[168]~48_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[168]~47_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[175]~49_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[175]~46_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ;
wire \Add1~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[174]~54_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[174]~55_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[181]~53_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[184]~50_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[184]~57_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[183]~58_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[182]~62_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[182]~52_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout ;
wire \count~17_combout ;
wire \count~21_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \count~14_combout ;
wire \count~13_combout ;
wire \count~20_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2_combout ;
wire \count~15_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \count~9_combout ;
wire \count~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4_combout ;
wire \count~8_combout ;
wire \count~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~1_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~6_combout ;
wire \seg_data_1[0]~2_cout ;
wire \seg_data_1[0]~4_cout ;
wire \seg_data_1[0]~6_cout ;
wire \seg_data_1[0]~8_cout ;
wire \seg_data_1[0]~9_combout ;
wire \seg_data_1[1]~11_combout ;
wire \seg~90_combout ;
wire \seg~91_combout ;
wire \seg~92_combout ;
wire \seg_data_2[1]~4 ;
wire \seg_data_2[2]~6 ;
wire \seg_data_2[3]~7_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Equal0~1_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~6_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~7_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~3_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[20]~1_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Equal0~2_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \seg_data_2[2]~5_combout ;
wire \seg_data_2[1]~3_combout ;
wire \seg~93_combout ;
wire \seg~94_combout ;
wire \seg~95_combout ;
wire \seg~96_combout ;
wire \seg~97_combout ;
wire \seg~98_combout ;
wire \seg~99_combout ;
wire [1:0] \u1|key_sec ;
wire [3:0] seg_data_1;
wire [1:0] \u1|key_sec_pre ;
wire [3:0] seg_data_2;
wire [17:0] \u1|cnt ;
wire [1:0] \u1|key_rst_pre ;
wire [5:0] count;
wire [1:0] \u1|key_pulse ;
wire [1:0] \u1|key_rst ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X14_Y9_N8
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N2
fiftyfivenm_io_obuf \seg_led_1[0]~output (
	.i(!\seg~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[0]~output .bus_hold = "false";
defparam \seg_led_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N16
fiftyfivenm_io_obuf \seg_led_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[1]~output .bus_hold = "false";
defparam \seg_led_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y10_N23
fiftyfivenm_io_obuf \seg_led_1[2]~output (
	.i(!\seg~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[2]~output .bus_hold = "false";
defparam \seg_led_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y11_N23
fiftyfivenm_io_obuf \seg_led_1[3]~output (
	.i(!\seg~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[3]~output .bus_hold = "false";
defparam \seg_led_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y13_N2
fiftyfivenm_io_obuf \seg_led_1[4]~output (
	.i(!seg_data_1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[4]~output .bus_hold = "false";
defparam \seg_led_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N16
fiftyfivenm_io_obuf \seg_led_1[5]~output (
	.i(!\seg~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[5]~output .bus_hold = "false";
defparam \seg_led_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N23
fiftyfivenm_io_obuf \seg_led_1[6]~output (
	.i(seg_data_1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[6]~output .bus_hold = "false";
defparam \seg_led_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y10_N16
fiftyfivenm_io_obuf \seg_led_1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[7]~output .bus_hold = "false";
defparam \seg_led_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N9
fiftyfivenm_io_obuf \seg_led_1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_1[8]~output .bus_hold = "false";
defparam \seg_led_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y7_N16
fiftyfivenm_io_obuf \seg_led_2[0]~output (
	.i(!\seg~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[0]~output .bus_hold = "false";
defparam \seg_led_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y7_N9
fiftyfivenm_io_obuf \seg_led_2[1]~output (
	.i(!\seg~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[1]~output .bus_hold = "false";
defparam \seg_led_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
fiftyfivenm_io_obuf \seg_led_2[2]~output (
	.i(!\seg~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[2]~output .bus_hold = "false";
defparam \seg_led_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \seg_led_2[3]~output (
	.i(!\seg~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[3]~output .bus_hold = "false";
defparam \seg_led_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
fiftyfivenm_io_obuf \seg_led_2[4]~output (
	.i(!\seg~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[4]~output .bus_hold = "false";
defparam \seg_led_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N2
fiftyfivenm_io_obuf \seg_led_2[5]~output (
	.i(!\seg~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[5]~output .bus_hold = "false";
defparam \seg_led_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N23
fiftyfivenm_io_obuf \seg_led_2[6]~output (
	.i(\seg~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[6]~output .bus_hold = "false";
defparam \seg_led_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \seg_led_2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[7]~output .bus_hold = "false";
defparam \seg_led_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N9
fiftyfivenm_io_obuf \seg_led_2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led_2[8]~output .bus_hold = "false";
defparam \seg_led_2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N1
fiftyfivenm_io_ibuf \btn2~input (
	.i(btn2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\btn2~input_o ));
// synopsys translate_off
defparam \btn2~input .bus_hold = "false";
defparam \btn2~input .listen_to_nsleep_signal = "false";
defparam \btn2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \u1|key_sec[0]~0 (
// Equation(s):
// \u1|key_sec[0]~0_combout  = !\btn2~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\btn2~input_o ),
	.cin(gnd),
	.combout(\u1|key_sec[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|key_sec[0]~0 .lut_mask = 16'h00FF;
defparam \u1|key_sec[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N22
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
fiftyfivenm_lcell_comb \u1|cnt[0]~18 (
// Equation(s):
// \u1|cnt[0]~18_combout  = \u1|cnt [0] $ (VCC)
// \u1|cnt[0]~19  = CARRY(\u1|cnt [0])

	.dataa(gnd),
	.datab(\u1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|cnt[0]~18_combout ),
	.cout(\u1|cnt[0]~19 ));
// synopsys translate_off
defparam \u1|cnt[0]~18 .lut_mask = 16'h33CC;
defparam \u1|cnt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
fiftyfivenm_lcell_comb \u1|key_rst[0]~0 (
// Equation(s):
// \u1|key_rst[0]~0_combout  = !\btn2~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\btn2~input_o ),
	.cin(gnd),
	.combout(\u1|key_rst[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|key_rst[0]~0 .lut_mask = 16'h00FF;
defparam \u1|key_rst[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N21
dffeas \u1|key_rst[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|key_rst[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_rst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_rst[0] .is_wysiwyg = "true";
defparam \u1|key_rst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
fiftyfivenm_lcell_comb \u1|key_rst_pre[0]~feeder (
// Equation(s):
// \u1|key_rst_pre[0]~feeder_combout  = \u1|key_rst [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|key_rst [0]),
	.cin(gnd),
	.combout(\u1|key_rst_pre[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|key_rst_pre[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|key_rst_pre[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \u1|key_rst_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|key_rst_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_rst_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_rst_pre[0] .is_wysiwyg = "true";
defparam \u1|key_rst_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N15
fiftyfivenm_io_ibuf \btn1~input (
	.i(btn1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\btn1~input_o ));
// synopsys translate_off
defparam \btn1~input .bus_hold = "false";
defparam \btn1~input .listen_to_nsleep_signal = "false";
defparam \btn1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
fiftyfivenm_lcell_comb \u1|key_rst[1]~1 (
// Equation(s):
// \u1|key_rst[1]~1_combout  = !\btn1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\btn1~input_o ),
	.cin(gnd),
	.combout(\u1|key_rst[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|key_rst[1]~1 .lut_mask = 16'h00FF;
defparam \u1|key_rst[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \u1|key_rst[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|key_rst[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_rst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_rst[1] .is_wysiwyg = "true";
defparam \u1|key_rst[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N9
dffeas \u1|key_rst_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|key_rst [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_rst_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_rst_pre[1] .is_wysiwyg = "true";
defparam \u1|key_rst_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
fiftyfivenm_lcell_comb \u1|WideOr0 (
// Equation(s):
// \u1|WideOr0~combout  = (\u1|key_rst_pre [0] & (\u1|key_rst [1] & (!\u1|key_rst_pre [1]))) # (!\u1|key_rst_pre [0] & ((\u1|key_rst [0]) # ((\u1|key_rst [1] & !\u1|key_rst_pre [1]))))

	.dataa(\u1|key_rst_pre [0]),
	.datab(\u1|key_rst [1]),
	.datac(\u1|key_rst_pre [1]),
	.datad(\u1|key_rst [0]),
	.cin(gnd),
	.combout(\u1|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \u1|WideOr0 .lut_mask = 16'h5D0C;
defparam \u1|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N15
dffeas \u1|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[0]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[0] .is_wysiwyg = "true";
defparam \u1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
fiftyfivenm_lcell_comb \u1|cnt[1]~20 (
// Equation(s):
// \u1|cnt[1]~20_combout  = (\u1|cnt [1] & (!\u1|cnt[0]~19 )) # (!\u1|cnt [1] & ((\u1|cnt[0]~19 ) # (GND)))
// \u1|cnt[1]~21  = CARRY((!\u1|cnt[0]~19 ) # (!\u1|cnt [1]))

	.dataa(gnd),
	.datab(\u1|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[0]~19 ),
	.combout(\u1|cnt[1]~20_combout ),
	.cout(\u1|cnt[1]~21 ));
// synopsys translate_off
defparam \u1|cnt[1]~20 .lut_mask = 16'h3C3F;
defparam \u1|cnt[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \u1|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[1]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[1] .is_wysiwyg = "true";
defparam \u1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
fiftyfivenm_lcell_comb \u1|cnt[2]~22 (
// Equation(s):
// \u1|cnt[2]~22_combout  = (\u1|cnt [2] & (\u1|cnt[1]~21  $ (GND))) # (!\u1|cnt [2] & (!\u1|cnt[1]~21  & VCC))
// \u1|cnt[2]~23  = CARRY((\u1|cnt [2] & !\u1|cnt[1]~21 ))

	.dataa(gnd),
	.datab(\u1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[1]~21 ),
	.combout(\u1|cnt[2]~22_combout ),
	.cout(\u1|cnt[2]~23 ));
// synopsys translate_off
defparam \u1|cnt[2]~22 .lut_mask = 16'hC30C;
defparam \u1|cnt[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \u1|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[2]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[2] .is_wysiwyg = "true";
defparam \u1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
fiftyfivenm_lcell_comb \u1|cnt[3]~24 (
// Equation(s):
// \u1|cnt[3]~24_combout  = (\u1|cnt [3] & (!\u1|cnt[2]~23 )) # (!\u1|cnt [3] & ((\u1|cnt[2]~23 ) # (GND)))
// \u1|cnt[3]~25  = CARRY((!\u1|cnt[2]~23 ) # (!\u1|cnt [3]))

	.dataa(gnd),
	.datab(\u1|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[2]~23 ),
	.combout(\u1|cnt[3]~24_combout ),
	.cout(\u1|cnt[3]~25 ));
// synopsys translate_off
defparam \u1|cnt[3]~24 .lut_mask = 16'h3C3F;
defparam \u1|cnt[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N21
dffeas \u1|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[3]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[3] .is_wysiwyg = "true";
defparam \u1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
fiftyfivenm_lcell_comb \u1|cnt[4]~26 (
// Equation(s):
// \u1|cnt[4]~26_combout  = (\u1|cnt [4] & (\u1|cnt[3]~25  $ (GND))) # (!\u1|cnt [4] & (!\u1|cnt[3]~25  & VCC))
// \u1|cnt[4]~27  = CARRY((\u1|cnt [4] & !\u1|cnt[3]~25 ))

	.dataa(\u1|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[3]~25 ),
	.combout(\u1|cnt[4]~26_combout ),
	.cout(\u1|cnt[4]~27 ));
// synopsys translate_off
defparam \u1|cnt[4]~26 .lut_mask = 16'hA50A;
defparam \u1|cnt[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \u1|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[4]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[4] .is_wysiwyg = "true";
defparam \u1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
fiftyfivenm_lcell_comb \u1|cnt[5]~28 (
// Equation(s):
// \u1|cnt[5]~28_combout  = (\u1|cnt [5] & (!\u1|cnt[4]~27 )) # (!\u1|cnt [5] & ((\u1|cnt[4]~27 ) # (GND)))
// \u1|cnt[5]~29  = CARRY((!\u1|cnt[4]~27 ) # (!\u1|cnt [5]))

	.dataa(gnd),
	.datab(\u1|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[4]~27 ),
	.combout(\u1|cnt[5]~28_combout ),
	.cout(\u1|cnt[5]~29 ));
// synopsys translate_off
defparam \u1|cnt[5]~28 .lut_mask = 16'h3C3F;
defparam \u1|cnt[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \u1|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[5]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[5] .is_wysiwyg = "true";
defparam \u1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
fiftyfivenm_lcell_comb \u1|cnt[6]~30 (
// Equation(s):
// \u1|cnt[6]~30_combout  = (\u1|cnt [6] & (\u1|cnt[5]~29  $ (GND))) # (!\u1|cnt [6] & (!\u1|cnt[5]~29  & VCC))
// \u1|cnt[6]~31  = CARRY((\u1|cnt [6] & !\u1|cnt[5]~29 ))

	.dataa(\u1|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[5]~29 ),
	.combout(\u1|cnt[6]~30_combout ),
	.cout(\u1|cnt[6]~31 ));
// synopsys translate_off
defparam \u1|cnt[6]~30 .lut_mask = 16'hA50A;
defparam \u1|cnt[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N27
dffeas \u1|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[6]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[6] .is_wysiwyg = "true";
defparam \u1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
fiftyfivenm_lcell_comb \u1|cnt[7]~32 (
// Equation(s):
// \u1|cnt[7]~32_combout  = (\u1|cnt [7] & (!\u1|cnt[6]~31 )) # (!\u1|cnt [7] & ((\u1|cnt[6]~31 ) # (GND)))
// \u1|cnt[7]~33  = CARRY((!\u1|cnt[6]~31 ) # (!\u1|cnt [7]))

	.dataa(gnd),
	.datab(\u1|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[6]~31 ),
	.combout(\u1|cnt[7]~32_combout ),
	.cout(\u1|cnt[7]~33 ));
// synopsys translate_off
defparam \u1|cnt[7]~32 .lut_mask = 16'h3C3F;
defparam \u1|cnt[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N29
dffeas \u1|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[7]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[7] .is_wysiwyg = "true";
defparam \u1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
fiftyfivenm_lcell_comb \u1|cnt[8]~34 (
// Equation(s):
// \u1|cnt[8]~34_combout  = (\u1|cnt [8] & (\u1|cnt[7]~33  $ (GND))) # (!\u1|cnt [8] & (!\u1|cnt[7]~33  & VCC))
// \u1|cnt[8]~35  = CARRY((\u1|cnt [8] & !\u1|cnt[7]~33 ))

	.dataa(\u1|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[7]~33 ),
	.combout(\u1|cnt[8]~34_combout ),
	.cout(\u1|cnt[8]~35 ));
// synopsys translate_off
defparam \u1|cnt[8]~34 .lut_mask = 16'hA50A;
defparam \u1|cnt[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \u1|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[8]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[8] .is_wysiwyg = "true";
defparam \u1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
fiftyfivenm_lcell_comb \u1|cnt[9]~36 (
// Equation(s):
// \u1|cnt[9]~36_combout  = (\u1|cnt [9] & (!\u1|cnt[8]~35 )) # (!\u1|cnt [9] & ((\u1|cnt[8]~35 ) # (GND)))
// \u1|cnt[9]~37  = CARRY((!\u1|cnt[8]~35 ) # (!\u1|cnt [9]))

	.dataa(gnd),
	.datab(\u1|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[8]~35 ),
	.combout(\u1|cnt[9]~36_combout ),
	.cout(\u1|cnt[9]~37 ));
// synopsys translate_off
defparam \u1|cnt[9]~36 .lut_mask = 16'h3C3F;
defparam \u1|cnt[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \u1|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[9]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[9] .is_wysiwyg = "true";
defparam \u1|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
fiftyfivenm_lcell_comb \u1|cnt[10]~38 (
// Equation(s):
// \u1|cnt[10]~38_combout  = (\u1|cnt [10] & (\u1|cnt[9]~37  $ (GND))) # (!\u1|cnt [10] & (!\u1|cnt[9]~37  & VCC))
// \u1|cnt[10]~39  = CARRY((\u1|cnt [10] & !\u1|cnt[9]~37 ))

	.dataa(gnd),
	.datab(\u1|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[9]~37 ),
	.combout(\u1|cnt[10]~38_combout ),
	.cout(\u1|cnt[10]~39 ));
// synopsys translate_off
defparam \u1|cnt[10]~38 .lut_mask = 16'hC30C;
defparam \u1|cnt[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N3
dffeas \u1|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[10]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[10] .is_wysiwyg = "true";
defparam \u1|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
fiftyfivenm_lcell_comb \u1|cnt[11]~40 (
// Equation(s):
// \u1|cnt[11]~40_combout  = (\u1|cnt [11] & (!\u1|cnt[10]~39 )) # (!\u1|cnt [11] & ((\u1|cnt[10]~39 ) # (GND)))
// \u1|cnt[11]~41  = CARRY((!\u1|cnt[10]~39 ) # (!\u1|cnt [11]))

	.dataa(gnd),
	.datab(\u1|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[10]~39 ),
	.combout(\u1|cnt[11]~40_combout ),
	.cout(\u1|cnt[11]~41 ));
// synopsys translate_off
defparam \u1|cnt[11]~40 .lut_mask = 16'h3C3F;
defparam \u1|cnt[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \u1|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[11]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[11] .is_wysiwyg = "true";
defparam \u1|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
fiftyfivenm_lcell_comb \u1|cnt[12]~42 (
// Equation(s):
// \u1|cnt[12]~42_combout  = (\u1|cnt [12] & (\u1|cnt[11]~41  $ (GND))) # (!\u1|cnt [12] & (!\u1|cnt[11]~41  & VCC))
// \u1|cnt[12]~43  = CARRY((\u1|cnt [12] & !\u1|cnt[11]~41 ))

	.dataa(\u1|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[11]~41 ),
	.combout(\u1|cnt[12]~42_combout ),
	.cout(\u1|cnt[12]~43 ));
// synopsys translate_off
defparam \u1|cnt[12]~42 .lut_mask = 16'hA50A;
defparam \u1|cnt[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \u1|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[12]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[12] .is_wysiwyg = "true";
defparam \u1|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
fiftyfivenm_lcell_comb \u1|cnt[13]~44 (
// Equation(s):
// \u1|cnt[13]~44_combout  = (\u1|cnt [13] & (!\u1|cnt[12]~43 )) # (!\u1|cnt [13] & ((\u1|cnt[12]~43 ) # (GND)))
// \u1|cnt[13]~45  = CARRY((!\u1|cnt[12]~43 ) # (!\u1|cnt [13]))

	.dataa(gnd),
	.datab(\u1|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[12]~43 ),
	.combout(\u1|cnt[13]~44_combout ),
	.cout(\u1|cnt[13]~45 ));
// synopsys translate_off
defparam \u1|cnt[13]~44 .lut_mask = 16'h3C3F;
defparam \u1|cnt[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \u1|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[13]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[13] .is_wysiwyg = "true";
defparam \u1|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \u1|cnt[14]~46 (
// Equation(s):
// \u1|cnt[14]~46_combout  = (\u1|cnt [14] & (\u1|cnt[13]~45  $ (GND))) # (!\u1|cnt [14] & (!\u1|cnt[13]~45  & VCC))
// \u1|cnt[14]~47  = CARRY((\u1|cnt [14] & !\u1|cnt[13]~45 ))

	.dataa(\u1|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[13]~45 ),
	.combout(\u1|cnt[14]~46_combout ),
	.cout(\u1|cnt[14]~47 ));
// synopsys translate_off
defparam \u1|cnt[14]~46 .lut_mask = 16'hA50A;
defparam \u1|cnt[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \u1|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[14]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[14] .is_wysiwyg = "true";
defparam \u1|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
fiftyfivenm_lcell_comb \u1|cnt[15]~48 (
// Equation(s):
// \u1|cnt[15]~48_combout  = (\u1|cnt [15] & (!\u1|cnt[14]~47 )) # (!\u1|cnt [15] & ((\u1|cnt[14]~47 ) # (GND)))
// \u1|cnt[15]~49  = CARRY((!\u1|cnt[14]~47 ) # (!\u1|cnt [15]))

	.dataa(\u1|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[14]~47 ),
	.combout(\u1|cnt[15]~48_combout ),
	.cout(\u1|cnt[15]~49 ));
// synopsys translate_off
defparam \u1|cnt[15]~48 .lut_mask = 16'h5A5F;
defparam \u1|cnt[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \u1|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[15]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[15] .is_wysiwyg = "true";
defparam \u1|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \u1|cnt[16]~50 (
// Equation(s):
// \u1|cnt[16]~50_combout  = (\u1|cnt [16] & (\u1|cnt[15]~49  $ (GND))) # (!\u1|cnt [16] & (!\u1|cnt[15]~49  & VCC))
// \u1|cnt[16]~51  = CARRY((\u1|cnt [16] & !\u1|cnt[15]~49 ))

	.dataa(gnd),
	.datab(\u1|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|cnt[15]~49 ),
	.combout(\u1|cnt[16]~50_combout ),
	.cout(\u1|cnt[16]~51 ));
// synopsys translate_off
defparam \u1|cnt[16]~50 .lut_mask = 16'hC30C;
defparam \u1|cnt[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N15
dffeas \u1|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[16]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[16] .is_wysiwyg = "true";
defparam \u1|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
fiftyfivenm_lcell_comb \u1|cnt[17]~52 (
// Equation(s):
// \u1|cnt[17]~52_combout  = \u1|cnt[16]~51  $ (\u1|cnt [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|cnt [17]),
	.cin(\u1|cnt[16]~51 ),
	.combout(\u1|cnt[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cnt[17]~52 .lut_mask = 16'h0FF0;
defparam \u1|cnt[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \u1|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|cnt[17]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\u1|WideOr0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|cnt[17] .is_wysiwyg = "true";
defparam \u1|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (\u1|cnt [8] & (\u1|cnt [10] & (\u1|cnt [11] & \u1|cnt [9])))

	.dataa(\u1|cnt [8]),
	.datab(\u1|cnt [10]),
	.datac(\u1|cnt [11]),
	.datad(\u1|cnt [9]),
	.cin(gnd),
	.combout(\u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = 16'h8000;
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
fiftyfivenm_lcell_comb \u1|Equal0~3 (
// Equation(s):
// \u1|Equal0~3_combout  = (\u1|cnt [15] & (\u1|cnt [12] & (\u1|cnt [13] & \u1|cnt [14])))

	.dataa(\u1|cnt [15]),
	.datab(\u1|cnt [12]),
	.datac(\u1|cnt [13]),
	.datad(\u1|cnt [14]),
	.cin(gnd),
	.combout(\u1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~3 .lut_mask = 16'h8000;
defparam \u1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
fiftyfivenm_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (\u1|cnt [4] & (\u1|cnt [7] & (\u1|cnt [6] & \u1|cnt [5])))

	.dataa(\u1|cnt [4]),
	.datab(\u1|cnt [7]),
	.datac(\u1|cnt [6]),
	.datad(\u1|cnt [5]),
	.cin(gnd),
	.combout(\u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = 16'h8000;
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
fiftyfivenm_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (\u1|cnt [1] & (\u1|cnt [3] & (\u1|cnt [0] & \u1|cnt [2])))

	.dataa(\u1|cnt [1]),
	.datab(\u1|cnt [3]),
	.datac(\u1|cnt [0]),
	.datad(\u1|cnt [2]),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'h8000;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \u1|Equal0~4 (
// Equation(s):
// \u1|Equal0~4_combout  = (\u1|Equal0~2_combout  & (\u1|Equal0~3_combout  & (\u1|Equal0~1_combout  & \u1|Equal0~0_combout )))

	.dataa(\u1|Equal0~2_combout ),
	.datab(\u1|Equal0~3_combout ),
	.datac(\u1|Equal0~1_combout ),
	.datad(\u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~4 .lut_mask = 16'h8000;
defparam \u1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
fiftyfivenm_lcell_comb \u1|Equal0~5 (
// Equation(s):
// \u1|Equal0~5_combout  = (\u1|cnt [17] & (\u1|cnt [16] & \u1|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\u1|cnt [17]),
	.datac(\u1|cnt [16]),
	.datad(\u1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~5 .lut_mask = 16'hC000;
defparam \u1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N27
dffeas \u1|key_sec[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|key_sec[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_sec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_sec[0] .is_wysiwyg = "true";
defparam \u1|key_sec[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \u1|key_sec_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|key_sec [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_sec_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_sec_pre[0] .is_wysiwyg = "true";
defparam \u1|key_sec_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
fiftyfivenm_lcell_comb \u1|key_pulse[0] (
// Equation(s):
// \u1|key_pulse [0] = (!\u1|key_sec_pre [0] & \u1|key_sec [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|key_sec_pre [0]),
	.datad(\u1|key_sec [0]),
	.cin(gnd),
	.combout(\u1|key_pulse [0]),
	.cout());
// synopsys translate_off
defparam \u1|key_pulse[0] .lut_mask = 16'h0F00;
defparam \u1|key_pulse[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = count[0] $ (VCC)
// \Add1~1  = CARRY(count[0])

	.dataa(gnd),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12_combout  = !count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (count[4] & (!\Add0~5 )) # (!count[4] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!count[4]))

	.dataa(count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = !\Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h0F0F;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout  = \Add0~4_combout  $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1  = CARRY(\Add0~4_combout )

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout  = (\Add0~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1  & VCC)) # (!\Add0~6_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 
// ))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  = CARRY((!\Add0~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ))

	.dataa(\Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout  = (\Add0~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  $ (GND))) # (!\Add0~8_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5  = CARRY((\Add0~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7_cout  = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 .lut_mask = 16'h000F;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[34]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[34]~6_combout  = (\Add0~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[34]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~6 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[34]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[34]~7_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[34]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~7 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~4_combout  = (\Add0~2_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~5_combout  = (\Add0~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[34]~6_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[34]~7_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[34]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[34]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \count~19 (
// Equation(s):
// \count~19_combout  = (!\u1|key_pulse [0] & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & ((!count[0]))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~12_combout ),
	.datab(\u1|key_pulse [0]),
	.datac(count[0]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~19_combout ),
	.cout());
// synopsys translate_off
defparam \count~19 .lut_mask = 16'h0322;
defparam \count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
fiftyfivenm_lcell_comb \count~23 (
// Equation(s):
// \count~23_combout  = (\count~19_combout ) # ((\Add1~0_combout  & (\u1|key_sec [0] & !\u1|key_sec_pre [0])))

	.dataa(\Add1~0_combout ),
	.datab(\u1|key_sec [0]),
	.datac(\count~19_combout ),
	.datad(\u1|key_sec_pre [0]),
	.cin(gnd),
	.combout(\count~23_combout ),
	.cout());
// synopsys translate_off
defparam \count~23 .lut_mask = 16'hF0F8;
defparam \count~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
fiftyfivenm_lcell_comb \u1|key_sec[1]~1 (
// Equation(s):
// \u1|key_sec[1]~1_combout  = !\btn1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\btn1~input_o ),
	.cin(gnd),
	.combout(\u1|key_sec[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|key_sec[1]~1 .lut_mask = 16'h00FF;
defparam \u1|key_sec[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \u1|key_sec[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|key_sec[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_sec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_sec[1] .is_wysiwyg = "true";
defparam \u1|key_sec[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N13
dffeas \u1|key_sec_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|key_sec [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|key_sec_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|key_sec_pre[1] .is_wysiwyg = "true";
defparam \u1|key_sec_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
fiftyfivenm_lcell_comb \count[4]~12 (
// Equation(s):
// \count[4]~12_combout  = (\u1|key_sec [1] & (((\u1|key_sec [0] & !\u1|key_sec_pre [0])) # (!\u1|key_sec_pre [1]))) # (!\u1|key_sec [1] & (\u1|key_sec [0] & ((!\u1|key_sec_pre [0]))))

	.dataa(\u1|key_sec [1]),
	.datab(\u1|key_sec [0]),
	.datac(\u1|key_sec_pre [1]),
	.datad(\u1|key_sec_pre [0]),
	.cin(gnd),
	.combout(\count[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \count[4]~12 .lut_mask = 16'h0ACE;
defparam \count[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~23_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (count[1] & (\Add1~1  & VCC)) # (!count[1] & (!\Add1~1 ))
// \Add1~3  = CARRY((!count[1] & !\Add1~1 ))

	.dataa(gnd),
	.datab(count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (count[1] & (count[0] $ (VCC))) # (!count[1] & (count[0] & VCC))
// \Add0~1  = CARRY((count[1] & count[0]))

	.dataa(count[1]),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~9_combout  = (\Add0~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~9 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~8_combout  = (\Add0~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~8 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10_combout  = (\Mod0|auto_generated|divider|divider|StageOut[30]~9_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[30]~9_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[30]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 .lut_mask = 16'hFFF0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
fiftyfivenm_lcell_comb \count~18 (
// Equation(s):
// \count~18_combout  = (!\u1|key_pulse [0] & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & (\Add0~0_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10_combout )))))

	.dataa(\u1|key_pulse [0]),
	.datab(\Add0~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~18_combout ),
	.cout());
// synopsys translate_off
defparam \count~18 .lut_mask = 16'h4450;
defparam \count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
fiftyfivenm_lcell_comb \count~22 (
// Equation(s):
// \count~22_combout  = (\count~18_combout ) # ((!\u1|key_sec_pre [0] & (\u1|key_sec [0] & \Add1~2_combout )))

	.dataa(\u1|key_sec_pre [0]),
	.datab(\u1|key_sec [0]),
	.datac(\Add1~2_combout ),
	.datad(\count~18_combout ),
	.cin(gnd),
	.combout(\count~22_combout ),
	.cout());
// synopsys translate_off
defparam \count~22 .lut_mask = 16'hFF40;
defparam \count~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~22_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\count[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (count[2] & (!\Add0~1 )) # (!count[2] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!count[2]))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
fiftyfivenm_lcell_comb \count~16 (
// Equation(s):
// \count~16_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & (\Add0~2_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )))

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~16_combout ),
	.cout());
// synopsys translate_off
defparam \count~16 .lut_mask = 16'hCCF0;
defparam \count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (count[2] & ((GND) # (!\Add1~3 ))) # (!count[2] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((count[2]) # (!\Add1~3 ))

	.dataa(count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h5AAF;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (count[3] & (\Add1~5  & VCC)) # (!count[3] & (!\Add1~5 ))
// \Add1~7  = CARRY((!count[3] & !\Add1~5 ))

	.dataa(gnd),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC303;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (count[4] & ((GND) # (!\Add1~7 ))) # (!count[4] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((count[4]) # (!\Add1~7 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h3CCF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = !\Add1~9 
// \Add1~11  = CARRY(!\Add1~9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h0F0F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = \Add1~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hF0F0;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout  = \Add1~10_combout  $ (VCC)
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1  = CARRY(\Add1~10_combout )

	.dataa(gnd),
	.datab(\Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout  = (\Add1~12_combout  & (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1  & VCC)) # (!\Add1~12_combout  & 
// (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1 ))
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3  = CARRY((!\Add1~12_combout  & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4_combout  = (\Add1~12_combout  & (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3  $ (GND))) # (!\Add1~12_combout  & 
// (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~5  = CARRY((\Add1~12_combout  & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4 .lut_mask = 16'hC30C;
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7_cout  = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7 .lut_mask = 16'h000F;
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[171]~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[171]~38_combout  = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[171]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~38 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[172]~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[172]~36_combout  = (\Add1~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add1~12_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[172]~36 .lut_mask = 16'hCC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[172]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[170]~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[170]~40_combout  = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[170]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~40 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[170]~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[170]~39_combout  = (\Add1~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add1~10_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[170]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~39 .lut_mask = 16'hCC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[169]~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[169]~41_combout  = (\Add1~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(\Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[169]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~41 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout  = \Add1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10 .lut_mask = 16'hFF00;
defparam \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[169]~42 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[169]~42_combout  = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout  & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[169]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~42 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[169]~41_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[169]~42_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[169]~41_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[169]~42_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[169]~41_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[169]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[170]~40_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[170]~39_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[170]~40_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[170]~39_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[170]~40_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[170]~39_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[170]~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[170]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[171]~38_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[171]~38_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[171]~38_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[171]~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[172]~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[172]~37_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[172]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[172]~37 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[172]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[172]~37_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[172]~37_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[172]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[178]~43 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[178]~43_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[178]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[178]~43 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[178]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[178]~59 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[178]~59_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & (\Add1~12_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout )))))

	.dataa(\Add1~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[178]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[178]~59 .lut_mask = 16'hB080;
defparam \Mod1|auto_generated|divider|divider|StageOut[178]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[177]~60 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[177]~60_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & (\Add1~10_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout )))))

	.dataa(\Add1~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~60 .lut_mask = 16'hB800;
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[177]~44 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[177]~44_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[177]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~44 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[176]~61 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[176]~61_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & (\Add1~8_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout )))))

	.dataa(\Add1~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~61 .lut_mask = 16'hA0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[176]~45 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[176]~45_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[176]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~45 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[168]~48 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[168]~48_combout  = (\Add1~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[168]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~48 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[168]~47 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[168]~47_combout  = (\Add1~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[168]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~47 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout  = (\Mod1|auto_generated|divider|divider|StageOut[168]~48_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[168]~47_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[168]~48_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[168]~47_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10 .lut_mask = 16'hFFCC;
defparam \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[175]~49 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[175]~49_combout  = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout  & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[175]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~49 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[175]~46 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[175]~46_combout  = (\Add1~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[175]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~46 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[175]~49_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[175]~46_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[175]~49_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[175]~46_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[175]~49_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[175]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[176]~45_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[176]~45_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[176]~45_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[176]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[177]~44_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[177]~44_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[177]~44_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[177]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[178]~43_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[178]~59_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[178]~43_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[178]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[174]~54 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[174]~54_combout  = (\Add1~4_combout  & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[174]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~54 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[174]~55 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[174]~55_combout  = (\Add1~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[174]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~55 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10_combout  = (\Mod1|auto_generated|divider|divider|StageOut[174]~54_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[174]~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[174]~54_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[174]~55_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10 .lut_mask = 16'hFFF0;
defparam \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[181]~56 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[181]~56_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[181]~56 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[181]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[181]~53 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[181]~53_combout  = (\Add1~4_combout  & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout )

	.dataa(\Add1~4_combout ),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[181]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[181]~53 .lut_mask = 16'hA0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[181]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[181]~53_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[181]~53_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[181]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[184]~50 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[184]~50_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[184]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[184]~50 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[184]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[184]~57 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[184]~57_combout  = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[177]~60_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[184]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[184]~57 .lut_mask = 16'hF020;
defparam \Mod1|auto_generated|divider|divider|StageOut[184]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[183]~51 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[183]~51_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[183]~51 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[183]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[183]~58 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[183]~58_combout  = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[176]~61_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[183]~58 .lut_mask = 16'hF040;
defparam \Mod1|auto_generated|divider|divider|StageOut[183]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[182]~62 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[182]~62_combout  = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & ((\Add1~6_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout  & (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~10_combout ),
	.datab(\Add1~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[182]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[182]~62 .lut_mask = 16'hC0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[182]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[182]~52 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[182]~52_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[182]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[182]~52 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[182]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[182]~62_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[182]~52_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[182]~62_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[182]~52_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[182]~62_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[182]~52_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[182]~62_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[182]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[184]~50_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[184]~57_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[184]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[184]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
fiftyfivenm_lcell_comb \count~17 (
// Equation(s):
// \count~17_combout  = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[181]~53_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[181]~56_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[181]~53_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~17_combout ),
	.cout());
// synopsys translate_off
defparam \count~17 .lut_mask = 16'hFACC;
defparam \count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
fiftyfivenm_lcell_comb \count~21 (
// Equation(s):
// \count~21_combout  = (\u1|key_sec_pre [0] & (((\count~16_combout )))) # (!\u1|key_sec_pre [0] & ((\u1|key_sec [0] & ((\count~17_combout ))) # (!\u1|key_sec [0] & (\count~16_combout ))))

	.dataa(\u1|key_sec_pre [0]),
	.datab(\u1|key_sec [0]),
	.datac(\count~16_combout ),
	.datad(\count~17_combout ),
	.cin(gnd),
	.combout(\count~21_combout ),
	.cout());
// synopsys translate_off
defparam \count~21 .lut_mask = 16'hF4B0;
defparam \count~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (count[3] & (\Add0~3  $ (GND))) # (!count[3] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((count[3] & !\Add0~3 ))

	.dataa(gnd),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~2_combout  = (\Add0~4_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
fiftyfivenm_lcell_comb \count~14 (
// Equation(s):
// \count~14_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~14_combout ),
	.cout());
// synopsys translate_off
defparam \count~14 .lut_mask = 16'hFACC;
defparam \count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
fiftyfivenm_lcell_comb \count~13 (
// Equation(s):
// \count~13_combout  = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[175]~46_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[175]~49_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[175]~46_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[175]~49_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\count~13_combout ),
	.cout());
// synopsys translate_off
defparam \count~13 .lut_mask = 16'hEFE0;
defparam \count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
fiftyfivenm_lcell_comb \count~20 (
// Equation(s):
// \count~20_combout  = (\u1|key_sec_pre [0] & (((\count~14_combout )))) # (!\u1|key_sec_pre [0] & ((\u1|key_sec [0] & ((\count~13_combout ))) # (!\u1|key_sec [0] & (\count~14_combout ))))

	.dataa(\u1|key_sec_pre [0]),
	.datab(\u1|key_sec [0]),
	.datac(\count~14_combout ),
	.datad(\count~13_combout ),
	.cin(gnd),
	.combout(\count~20_combout ),
	.cout());
// synopsys translate_off
defparam \count~20 .lut_mask = 16'hF4B0;
defparam \count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
fiftyfivenm_lcell_comb \count~15 (
// Equation(s):
// \count~15_combout  = (\u1|key_pulse [0] & ((\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  & (\count~20_combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2_combout ))))) # (!\u1|key_pulse [0] & (\count~20_combout ))

	.dataa(\count~20_combout ),
	.datab(\u1|key_pulse [0]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~15_combout ),
	.cout());
// synopsys translate_off
defparam \count~15 .lut_mask = 16'hAAE2;
defparam \count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~15_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~0_combout  = (\Add0~6_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~6_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
fiftyfivenm_lcell_comb \count~9 (
// Equation(s):
// \count~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~9_combout ),
	.cout());
// synopsys translate_off
defparam \count~9 .lut_mask = 16'hEEF0;
defparam \count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
fiftyfivenm_lcell_comb \count~10 (
// Equation(s):
// \count~10_combout  = (\u1|key_pulse [0] & (((\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout )))) # (!\u1|key_pulse [0] & (\count~9_combout ))

	.dataa(\u1|key_pulse [0]),
	.datab(\count~9_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[183]~58_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[183]~51_combout ),
	.cin(gnd),
	.combout(\count~10_combout ),
	.cout());
// synopsys translate_off
defparam \count~10 .lut_mask = 16'hEEE4;
defparam \count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
fiftyfivenm_lcell_comb \count~8 (
// Equation(s):
// \count~8_combout  = (\u1|key_sec [0] & (!\u1|key_sec_pre [0] & \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4_combout ))

	.dataa(gnd),
	.datab(\u1|key_sec [0]),
	.datac(\u1|key_sec_pre [0]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\count~8_combout ),
	.cout());
// synopsys translate_off
defparam \count~8 .lut_mask = 16'h0C00;
defparam \count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
fiftyfivenm_lcell_comb \count~11 (
// Equation(s):
// \count~11_combout  = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  & (\count~10_combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout  & ((\count~8_combout ) # ((\count~10_combout  & 
// !\u1|key_pulse [0]))))

	.dataa(\count~10_combout ),
	.datab(\u1|key_pulse [0]),
	.datac(\count~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\count~11_combout ),
	.cout());
// synopsys translate_off
defparam \count~11 .lut_mask = 16'hAAF2;
defparam \count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\count[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = count[2] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(count[2])

	.dataa(count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (count[3] & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & VCC)) # (!count[3] & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!count[3] & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))

	.dataa(gnd),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (count[4] & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  $ (GND))) # (!count[4] & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((count[4] & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ))

	.dataa(count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~1_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~1 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & count[4])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(count[4]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~0 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~2_combout  = (count[3] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(count[3]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~3_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~5_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~4_combout  = (count[2] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(count[2]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~7_combout  = (count[1] & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(count[1]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~7 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~6_combout  = (count[1] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(count[1]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~6 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \seg_data_1[0]~2 (
// Equation(s):
// \seg_data_1[0]~2_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~7_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~6_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~7_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\seg_data_1[0]~2_cout ));
// synopsys translate_off
defparam \seg_data_1[0]~2 .lut_mask = 16'h00EE;
defparam \seg_data_1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \seg_data_1[0]~4 (
// Equation(s):
// \seg_data_1[0]~4_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~5_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~4_combout  & !\seg_data_1[0]~2_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\seg_data_1[0]~2_cout ),
	.combout(),
	.cout(\seg_data_1[0]~4_cout ));
// synopsys translate_off
defparam \seg_data_1[0]~4 .lut_mask = 16'h0001;
defparam \seg_data_1[0]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
fiftyfivenm_lcell_comb \seg_data_1[0]~6 (
// Equation(s):
// \seg_data_1[0]~6_cout  = CARRY((!\seg_data_1[0]~4_cout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~2_combout ) # (\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\seg_data_1[0]~4_cout ),
	.combout(),
	.cout(\seg_data_1[0]~6_cout ));
// synopsys translate_off
defparam \seg_data_1[0]~6 .lut_mask = 16'h000E;
defparam \seg_data_1[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
fiftyfivenm_lcell_comb \seg_data_1[0]~8 (
// Equation(s):
// \seg_data_1[0]~8_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~1_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~0_combout  & !\seg_data_1[0]~6_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~1_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\seg_data_1[0]~6_cout ),
	.combout(),
	.cout(\seg_data_1[0]~8_cout ));
// synopsys translate_off
defparam \seg_data_1[0]~8 .lut_mask = 16'h0001;
defparam \seg_data_1[0]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
fiftyfivenm_lcell_comb \seg_data_1[0]~9 (
// Equation(s):
// \seg_data_1[0]~9_combout  = !\seg_data_1[0]~8_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\seg_data_1[0]~8_cout ),
	.combout(\seg_data_1[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg_data_1[0]~9 .lut_mask = 16'h0F0F;
defparam \seg_data_1[0]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \seg_data_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\seg_data_1[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg_data_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \seg_data_1[0] .is_wysiwyg = "true";
defparam \seg_data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
fiftyfivenm_lcell_comb \seg_data_1[1]~11 (
// Equation(s):
// \seg_data_1[1]~11_combout  = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\seg_data_1[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg_data_1[1]~11 .lut_mask = 16'h00FF;
defparam \seg_data_1[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \seg_data_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\seg_data_1[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg_data_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \seg_data_1[1] .is_wysiwyg = "true";
defparam \seg_data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
fiftyfivenm_lcell_comb \seg~90 (
// Equation(s):
// \seg~90_combout  = (seg_data_1[0] & !seg_data_1[1])

	.dataa(gnd),
	.datab(seg_data_1[0]),
	.datac(seg_data_1[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg~90_combout ),
	.cout());
// synopsys translate_off
defparam \seg~90 .lut_mask = 16'h0C0C;
defparam \seg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
fiftyfivenm_lcell_comb \seg~91 (
// Equation(s):
// \seg~91_combout  = (!seg_data_1[0] & seg_data_1[1])

	.dataa(gnd),
	.datab(seg_data_1[0]),
	.datac(seg_data_1[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg~91_combout ),
	.cout());
// synopsys translate_off
defparam \seg~91 .lut_mask = 16'h3030;
defparam \seg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
fiftyfivenm_lcell_comb \seg~92 (
// Equation(s):
// \seg~92_combout  = (seg_data_1[0]) # (seg_data_1[1])

	.dataa(gnd),
	.datab(seg_data_1[0]),
	.datac(seg_data_1[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seg~92_combout ),
	.cout());
// synopsys translate_off
defparam \seg~92 .lut_mask = 16'hFCFC;
defparam \seg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
fiftyfivenm_lcell_comb \seg_data_2[1]~3 (
// Equation(s):
// \seg_data_2[1]~3_combout  = (seg_data_1[0] & (count[1] $ (VCC))) # (!seg_data_1[0] & ((count[1]) # (GND)))
// \seg_data_2[1]~4  = CARRY((count[1]) # (!seg_data_1[0]))

	.dataa(seg_data_1[0]),
	.datab(count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg_data_2[1]~3_combout ),
	.cout(\seg_data_2[1]~4 ));
// synopsys translate_off
defparam \seg_data_2[1]~3 .lut_mask = 16'h66DD;
defparam \seg_data_2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
fiftyfivenm_lcell_comb \seg_data_2[2]~5 (
// Equation(s):
// \seg_data_2[2]~5_combout  = (count[2] & ((seg_data_1[1] & (!\seg_data_2[1]~4 )) # (!seg_data_1[1] & (\seg_data_2[1]~4  & VCC)))) # (!count[2] & ((seg_data_1[1] & ((\seg_data_2[1]~4 ) # (GND))) # (!seg_data_1[1] & (!\seg_data_2[1]~4 ))))
// \seg_data_2[2]~6  = CARRY((count[2] & (seg_data_1[1] & !\seg_data_2[1]~4 )) # (!count[2] & ((seg_data_1[1]) # (!\seg_data_2[1]~4 ))))

	.dataa(count[2]),
	.datab(seg_data_1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seg_data_2[1]~4 ),
	.combout(\seg_data_2[2]~5_combout ),
	.cout(\seg_data_2[2]~6 ));
// synopsys translate_off
defparam \seg_data_2[2]~5 .lut_mask = 16'h694D;
defparam \seg_data_2[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
fiftyfivenm_lcell_comb \seg_data_2[3]~7 (
// Equation(s):
// \seg_data_2[3]~7_combout  = count[3] $ (\seg_data_2[2]~6  $ (seg_data_1[0]))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(seg_data_1[0]),
	.cin(\seg_data_2[2]~6 ),
	.combout(\seg_data_2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg_data_2[3]~7 .lut_mask = 16'hA55A;
defparam \seg_data_2[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = count[2] $ (VCC)
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(count[2])

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (count[3] & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & VCC)) # (!count[3] & (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!count[3] & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (count[4] & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  $ (GND))) # (!count[4] & (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & VCC))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((count[4] & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!count[3] & ((!count[2])))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(count[3]),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(count[2]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0347;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[23]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~6_combout  = (count[4] & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~6 .lut_mask = 16'hCC00;
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[23]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~7_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~7 .lut_mask = 16'h00CC;
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  = (count[3] & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(count[3]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[22]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~5_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~5 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[21]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~3_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~3 .lut_mask = 16'h3300;
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~2_combout  = (count[2] & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(count[2]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[20]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[20]~1_combout  = (count[1] & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(count[1]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~1 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[20]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  = (count[1] & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(count[1]),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod2|auto_generated|divider|divider|StageOut[20]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[20]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod2|auto_generated|divider|divider|StageOut[21]~3_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~2_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod2|auto_generated|divider|divider|StageOut[21]~3_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~2_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[21]~3_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[21]~2_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~5_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~5_combout )))))
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~5_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[23]~6_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[23]~7_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[23]~6_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[23]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
fiftyfivenm_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!count[1] & (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ) # 
// (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(count[1]),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h3010;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!count[0] & ((\Equal0~0_combout ) # ((\Equal0~1_combout  & \Equal0~2_combout ))))

	.dataa(count[0]),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h5540;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \seg_data_2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\seg_data_2[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg_data_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \seg_data_2[3] .is_wysiwyg = "true";
defparam \seg_data_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \seg_data_2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\seg_data_2[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg_data_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \seg_data_2[2] .is_wysiwyg = "true";
defparam \seg_data_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \seg_data_2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(count[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg_data_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \seg_data_2[0] .is_wysiwyg = "true";
defparam \seg_data_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \seg_data_2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\seg_data_2[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(seg_data_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \seg_data_2[1] .is_wysiwyg = "true";
defparam \seg_data_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
fiftyfivenm_lcell_comb \seg~93 (
// Equation(s):
// \seg~93_combout  = (seg_data_2[1] & (seg_data_2[3])) # (!seg_data_2[1] & (seg_data_2[2] $ (((!seg_data_2[3] & seg_data_2[0])))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~93_combout ),
	.cout());
// synopsys translate_off
defparam \seg~93 .lut_mask = 16'hAA9C;
defparam \seg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
fiftyfivenm_lcell_comb \seg~94 (
// Equation(s):
// \seg~94_combout  = (seg_data_2[3] & ((seg_data_2[2]) # ((seg_data_2[1])))) # (!seg_data_2[3] & (seg_data_2[2] & (seg_data_2[0] $ (seg_data_2[1]))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~94_combout ),
	.cout());
// synopsys translate_off
defparam \seg~94 .lut_mask = 16'hAEC8;
defparam \seg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
fiftyfivenm_lcell_comb \seg~95 (
// Equation(s):
// \seg~95_combout  = (seg_data_2[2] & (seg_data_2[3])) # (!seg_data_2[2] & (seg_data_2[1] & ((seg_data_2[3]) # (!seg_data_2[0]))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~95_combout ),
	.cout());
// synopsys translate_off
defparam \seg~95 .lut_mask = 16'hAB88;
defparam \seg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
fiftyfivenm_lcell_comb \seg~96 (
// Equation(s):
// \seg~96_combout  = (seg_data_2[1] & ((seg_data_2[3]) # ((seg_data_2[2] & seg_data_2[0])))) # (!seg_data_2[1] & (seg_data_2[2] $ (((!seg_data_2[3] & seg_data_2[0])))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~96_combout ),
	.cout());
// synopsys translate_off
defparam \seg~96 .lut_mask = 16'hEA9C;
defparam \seg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
fiftyfivenm_lcell_comb \seg~97 (
// Equation(s):
// \seg~97_combout  = (seg_data_2[0]) # ((seg_data_2[1] & (seg_data_2[3])) # (!seg_data_2[1] & ((seg_data_2[2]))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~97_combout ),
	.cout());
// synopsys translate_off
defparam \seg~97 .lut_mask = 16'hFAFC;
defparam \seg~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
fiftyfivenm_lcell_comb \seg~98 (
// Equation(s):
// \seg~98_combout  = (seg_data_2[2] & ((seg_data_2[3]) # ((seg_data_2[0] & seg_data_2[1])))) # (!seg_data_2[2] & ((seg_data_2[1]) # ((!seg_data_2[3] & seg_data_2[0]))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~98_combout ),
	.cout());
// synopsys translate_off
defparam \seg~98 .lut_mask = 16'hFB98;
defparam \seg~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
fiftyfivenm_lcell_comb \seg~99 (
// Equation(s):
// \seg~99_combout  = (seg_data_2[2] & (!seg_data_2[3] & ((!seg_data_2[1]) # (!seg_data_2[0])))) # (!seg_data_2[2] & (seg_data_2[3] $ (((seg_data_2[1])))))

	.dataa(seg_data_2[3]),
	.datab(seg_data_2[2]),
	.datac(seg_data_2[0]),
	.datad(seg_data_2[1]),
	.cin(gnd),
	.combout(\seg~99_combout ),
	.cout());
// synopsys translate_off
defparam \seg~99 .lut_mask = 16'h1566;
defparam \seg~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y8_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(vcc),
	.se(vcc),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

assign seg_led_1[0] = \seg_led_1[0]~output_o ;

assign seg_led_1[1] = \seg_led_1[1]~output_o ;

assign seg_led_1[2] = \seg_led_1[2]~output_o ;

assign seg_led_1[3] = \seg_led_1[3]~output_o ;

assign seg_led_1[4] = \seg_led_1[4]~output_o ;

assign seg_led_1[5] = \seg_led_1[5]~output_o ;

assign seg_led_1[6] = \seg_led_1[6]~output_o ;

assign seg_led_1[7] = \seg_led_1[7]~output_o ;

assign seg_led_1[8] = \seg_led_1[8]~output_o ;

assign seg_led_2[0] = \seg_led_2[0]~output_o ;

assign seg_led_2[1] = \seg_led_2[1]~output_o ;

assign seg_led_2[2] = \seg_led_2[2]~output_o ;

assign seg_led_2[3] = \seg_led_2[3]~output_o ;

assign seg_led_2[4] = \seg_led_2[4]~output_o ;

assign seg_led_2[5] = \seg_led_2[5]~output_o ;

assign seg_led_2[6] = \seg_led_2[6]~output_o ;

assign seg_led_2[7] = \seg_led_2[7]~output_o ;

assign seg_led_2[8] = \seg_led_2[8]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_G1,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_J1,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_H5,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_D6,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E6,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
