{"vcs1":{"timestamp_begin":1769579990.348764139, "rt":6.70, "ut":6.40, "st":0.20}}
{"vcselab":{"timestamp_begin":1769579997.098543788, "rt":0.31, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769579997.450063297, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769579990.091848715}
{"VCS_COMP_START_TIME": 1769579990.091848715}
{"VCS_COMP_END_TIME": 1769579997.750405642}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352192}}
{"vcselab": {"peak_mem": 173712}}
