/*
* hw_l3_noc.h
*
* Register-level header file for L3_NOC
*
* Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
*
*
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/

#ifndef HW_L3_NOC_H_
#define HW_L3_NOC_H_

#ifdef __cplusplus
extern "C"
{
#endif

#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG                           (0x0U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_VERSIONREG                        (0x4U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_MAINCTLREG                        (0x8U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTSTDLVL                         (0x40U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTCUSTOMLVL                      (0x44U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN                               (0x48U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR                                (0x4cU)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MSTADDR                            (0x50U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVADDR                            (0x54U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_INFO                               (0x58U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVOFSLSB                          (0x5cU)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVOFSMSB                          (0x60U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_MSTADDR                 (0x64U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_INFO                    (0x68U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_WR                      (0x6cU)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_ADDR                    (0x70U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_DECERR                  (0x74U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG                        (0x100U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG                     (0x104U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG                     (0x108U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0                     (0x110U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL                      (0x140U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x144U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN                            (0x148U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR                             (0x14cU)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MSTADDR                         (0x150U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVADDR                         (0x154U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_INFO                            (0x158U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB                       (0x15cU)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB                       (0x160U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x164U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x168U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x16cU)
#define L3_NOC_CLK1_GPMC_TARG_ADDRSPACESIZELOG                          (0x180U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG                    (0x200U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_VERSIONREG                 (0x204U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG                 (0x208U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_NTTPADDR_0                 (0x210U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTSTDLVL                  (0x240U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTCUSTOMLVL               (0x244U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN                        (0x248U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR                         (0x24cU)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MSTADDR                     (0x250U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVADDR                     (0x254U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_INFO                        (0x258U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVOFSLSB                   (0x25cU)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVOFSMSB                   (0x260U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_INFO             (0x264U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR          (0x268U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE           (0x26cU)
#define L3_NOC_CLK1_EMIF1_P1_TARG_ADDRSPACESIZELOG                      (0x280U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG                   (0x300U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG                (0x304U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG                (0x308U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0                (0x310U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL                 (0x340U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x344U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN                       (0x348U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR                        (0x34cU)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR                    (0x350U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR                    (0x354U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO                       (0x358U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB                  (0x35cU)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB                  (0x360U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x364U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x368U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x36cU)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG                     (0x380U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG                      (0x500U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG                   (0x504U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG                   (0x508U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0                   (0x510U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL                    (0x540U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL                 (0x544U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN                          (0x548U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR                           (0x54cU)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR                       (0x550U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR                       (0x554U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_INFO                          (0x558U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB                     (0x55cU)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB                     (0x560U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO               (0x564U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR            (0x568U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE             (0x56cU)
#define L3_NOC_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG                        (0x580U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG                   (0x600U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG                (0x604U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG                (0x608U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0                (0x610U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL                 (0x640U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x644U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN                       (0x648U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR                        (0x64cU)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR                    (0x650U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR                    (0x654U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO                       (0x658U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB                  (0x65cU)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB                  (0x660U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x664U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x668U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x66cU)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG                     (0x680U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG                         (0x700U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_VERSIONREG                      (0x704U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG                      (0x708U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_NTTPADDR_0                      (0x710U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTSTDLVL                       (0x740U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTCUSTOMLVL                    (0x744U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN                             (0x748U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR                              (0x74cU)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MSTADDR                          (0x750U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVADDR                          (0x754U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_INFO                             (0x758U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVOFSLSB                        (0x75cU)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVOFSMSB                        (0x760U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_INFO                  (0x764U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR               (0x768U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_OPCODE                (0x76cU)
#define L3_NOC_CLK1_CRC_TARG_ADDRSPACESIZELOG                           (0x780U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG                         (0x800U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_VERSIONREG                      (0x804U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG                      (0x808U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_NTTPADDR_0                      (0x810U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTSTDLVL                       (0x840U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL                    (0x844U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN                             (0x848U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR                              (0x84cU)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MSTADDR                          (0x850U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVADDR                          (0x854U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_INFO                             (0x858U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVOFSLSB                        (0x85cU)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVOFSMSB                        (0x860U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO                  (0x864U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR               (0x868U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE                (0x86cU)
#define L3_NOC_CLK1_ISS_TARG_ADDRSPACESIZELOG                           (0x880U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG                        (0xa00U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG                     (0xa04U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG                     (0xa08U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0                     (0xa10U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL                      (0xa40U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0xa44U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN                            (0xa48U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR                             (0xa4cU)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MSTADDR                         (0xa50U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVADDR                         (0xa54U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_INFO                            (0xa58U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB                       (0xa5cU)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB                       (0xa60U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0xa64U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0xa68U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0xa6cU)
#define L3_NOC_CLK1_EVE1_TARG_ADDRSPACESIZELOG                          (0xa80U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG                   (0xf00U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG                (0xf04U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG                (0xf08U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0                (0xf10U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL                 (0xf40U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL              (0xf44U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN                       (0xf48U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR                        (0xf4cU)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR                    (0xf50U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR                    (0xf54U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO                       (0xf58U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB                  (0xf5cU)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB                  (0xf60U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO            (0xf64U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0xf68U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0xf6cU)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG                     (0xf80U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG                        (0x1000U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG                     (0x1004U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG                     (0x1008U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0                     (0x1010U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL                      (0x1040U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x1044U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN                            (0x1048U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR                             (0x104cU)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MSTADDR                         (0x1050U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVADDR                         (0x1054U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_INFO                            (0x1058U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB                       (0x105cU)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB                       (0x1060U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x1064U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x1068U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x106cU)
#define L3_NOC_CLK1_IPU1_TARG_ADDRSPACESIZELOG                          (0x1080U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG                       (0x1300U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_VERSIONREG                    (0x1304U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG                    (0x1308U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_NTTPADDR_0                    (0x1310U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTSTDLVL                     (0x1340U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTCUSTOMLVL                  (0x1344U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN                           (0x1348U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR                            (0x134cU)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MSTADDR                        (0x1350U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVADDR                        (0x1354U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_INFO                           (0x1358U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVOFSLSB                      (0x135cU)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVOFSMSB                      (0x1360U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_INFO                (0x1364U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR             (0x1368U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_OPCODE              (0x136cU)
#define L3_NOC_CLK1_TESOC_TARG_ADDRSPACESIZELOG                         (0x1380U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG                   (0x1700U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG                (0x1704U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG                (0x1708U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0                (0x1710U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL                 (0x1740U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x1744U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN                       (0x1748U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR                        (0x174cU)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR                    (0x1750U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR                    (0x1754U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO                       (0x1758U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB                  (0x175cU)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB                  (0x1760U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x1764U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x1768U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x176cU)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG                     (0x1780U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG                   (0x1900U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG                (0x1904U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG                (0x1908U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0                (0x1910U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL                 (0x1940U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x1944U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN                       (0x1948U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR                        (0x194cU)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR                    (0x1950U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR                    (0x1954U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO                       (0x1958U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB                  (0x195cU)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB                  (0x1960U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x1964U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x1968U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x196cU)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG                     (0x1980U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG                   (0x1c00U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG                (0x1c04U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG                (0x1c08U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0                (0x1c10U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL                 (0x1c40U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x1c44U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN                       (0x1c48U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR                        (0x1c4cU)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR                    (0x1c50U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR                    (0x1c54U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO                       (0x1c58U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB                  (0x1c5cU)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB                  (0x1c60U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x1c64U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x1c68U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x1c6cU)
#define L3_NOC_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG                     (0x1c80U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG                     (0x1d00U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG                  (0x1d04U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG                  (0x1d08U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0                  (0x1d10U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL                   (0x1d40U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL                (0x1d44U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN                         (0x1d48U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR                          (0x1d4cU)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR                      (0x1d50U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR                      (0x1d54U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_INFO                         (0x1d58U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB                    (0x1d5cU)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB                    (0x1d60U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO              (0x1d64U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR           (0x1d68U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE            (0x1d6cU)
#define L3_NOC_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG                       (0x1d80U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG                    (0x1e00U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG                 (0x1e04U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG                 (0x1e08U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0                 (0x1e10U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL                  (0x1e40U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL               (0x1e44U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN                        (0x1e48U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR                         (0x1e4cU)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR                     (0x1e50U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR                     (0x1e54U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO                        (0x1e58U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB                   (0x1e5cU)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB                   (0x1e60U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO             (0x1e64U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR          (0x1e68U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE           (0x1e6cU)
#define L3_NOC_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG                      (0x1e80U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG                   (0x1f00U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG                (0x1f04U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG                (0x1f08U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0                (0x1f10U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL                 (0x1f40U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x1f44U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN                       (0x1f48U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR                        (0x1f4cU)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR                    (0x1f50U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR                    (0x1f54U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO                       (0x1f58U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB                  (0x1f5cU)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB                  (0x1f60U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x1f64U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x1f68U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x1f6cU)
#define L3_NOC_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG                     (0x1f80U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG                        (0x2000U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG                     (0x2004U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG                     (0x2008U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0                     (0x2010U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL                      (0x2040U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x2044U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN                            (0x2048U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR                             (0x204cU)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MSTADDR                         (0x2050U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVADDR                         (0x2054U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_INFO                            (0x2058U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB                       (0x205cU)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB                       (0x2060U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x2064U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x2068U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x206cU)
#define L3_NOC_CLK1_TPCC_TARG_ADDRSPACESIZELOG                          (0x2080U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG                   (0x2100U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG                (0x2104U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG                (0x2108U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0                (0x2110U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL                 (0x2140U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x2144U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN                       (0x2148U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR                        (0x214cU)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR                    (0x2150U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR                    (0x2154U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO                       (0x2158U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB                  (0x215cU)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB                  (0x2160U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x2164U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x2168U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x216cU)
#define L3_NOC_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG                     (0x2180U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG                        (0x2200U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG                     (0x2204U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG                     (0x2208U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0                     (0x2210U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL                      (0x2240U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x2244U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN                            (0x2248U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR                             (0x224cU)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MSTADDR                         (0x2250U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVADDR                         (0x2254U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_INFO                            (0x2258U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB                       (0x225cU)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB                       (0x2260U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x2264U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x2268U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x226cU)
#define L3_NOC_CLK1_MMU1_TARG_ADDRSPACESIZELOG                          (0x2280U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG                   (0x2300U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG                (0x2304U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG                (0x2308U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0                (0x2310U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL                 (0x2340U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x2344U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN                       (0x2348U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR                        (0x234cU)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR                    (0x2350U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR                    (0x2354U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO                       (0x2358U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB                  (0x235cU)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB                  (0x2360U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x2364U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x2368U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x236cU)
#define L3_NOC_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG                     (0x2380U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG                   (0x2400U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG                (0x2404U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG                (0x2408U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0                (0x2410U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL                 (0x2440U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL              (0x2444U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN                       (0x2448U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR                        (0x244cU)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR                    (0x2450U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR                    (0x2454U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO                       (0x2458U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB                  (0x245cU)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB                  (0x2460U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO            (0x2464U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR         (0x2468U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE          (0x246cU)
#define L3_NOC_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG                     (0x2480U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG                        (0x2800U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG                     (0x2804U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG                     (0x2808U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0                     (0x2810U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL                      (0x2840U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x2844U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN                            (0x2848U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR                             (0x284cU)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MSTADDR                         (0x2850U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVADDR                         (0x2854U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_INFO                            (0x2858U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB                       (0x285cU)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB                       (0x2860U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x2864U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x2868U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x286cU)
#define L3_NOC_CLK1_MMU2_TARG_ADDRSPACESIZELOG                          (0x2880U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG                         (0x2900U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG                      (0x2904U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG                      (0x2908U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0                      (0x2910U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL                       (0x2940U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL                    (0x2944U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN                             (0x2948U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR                              (0x294cU)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MSTADDR                          (0x2950U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVADDR                          (0x2954U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_INFO                             (0x2958U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB                        (0x295cU)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB                        (0x2960U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO                  (0x2964U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR               (0x2968U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE                (0x296cU)
#define L3_NOC_CLK1_DSS_TARG_ADDRSPACESIZELOG                           (0x2980U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG                        (0x2a00U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG                     (0x2a04U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG                     (0x2a08U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0                     (0x2a10U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL                      (0x2a40U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x2a44U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN                            (0x2a48U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR                             (0x2a4cU)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MSTADDR                         (0x2a50U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVADDR                         (0x2a54U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_INFO                            (0x2a58U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB                       (0x2a5cU)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB                       (0x2a60U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x2a64U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x2a68U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x2a6cU)
#define L3_NOC_CLK1_AES1_TARG_ADDRSPACESIZELOG                          (0x2a80U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG                       (0x2b00U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG                    (0x2b04U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG                    (0x2b08U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0                    (0x2b10U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL                     (0x2b40U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL                  (0x2b44U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN                           (0x2b48U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR                            (0x2b4cU)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR                        (0x2b50U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR                        (0x2b54U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_INFO                           (0x2b58U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB                      (0x2b5cU)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB                      (0x2b60U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO                (0x2b64U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR             (0x2b68U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE              (0x2b6cU)
#define L3_NOC_CLK1_TPTC2_TARG_ADDRSPACESIZELOG                         (0x2b80U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG                        (0x2c00U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG                     (0x2c04U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG                     (0x2c08U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0                     (0x2c10U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL                      (0x2c40U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x2c44U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN                            (0x2c48U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR                             (0x2c4cU)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MSTADDR                         (0x2c50U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVADDR                         (0x2c54U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_INFO                            (0x2c58U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB                       (0x2c5cU)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB                       (0x2c60U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x2c64U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x2c68U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x2c6cU)
#define L3_NOC_CLK1_AES2_TARG_ADDRSPACESIZELOG                          (0x2c80U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG                       (0x2e00U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG                    (0x2e04U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG                    (0x2e08U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0                    (0x2e10U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL                     (0x2e40U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL                  (0x2e44U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN                           (0x2e48U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR                            (0x2e4cU)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR                        (0x2e50U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR                        (0x2e54U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_INFO                           (0x2e58U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB                      (0x2e5cU)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB                      (0x2e60U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO                (0x2e64U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR             (0x2e68U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE              (0x2e6cU)
#define L3_NOC_CLK1_TPTC1_TARG_ADDRSPACESIZELOG                         (0x2e80U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG                      (0x2f00U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG                   (0x2f04U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG                   (0x2f08U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0                   (0x2f10U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL                    (0x2f40U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL                 (0x2f44U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN                          (0x2f48U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR                           (0x2f4cU)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR                       (0x2f50U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR                       (0x2f54U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_INFO                          (0x2f58U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB                     (0x2f5cU)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB                     (0x2f60U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO               (0x2f64U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR            (0x2f68U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE             (0x2f6cU)
#define L3_NOC_CLK1_MCASP1_TARG_ADDRSPACESIZELOG                        (0x2f80U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG                     (0x3200U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG                  (0x3204U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG                  (0x3208U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0                  (0x3210U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL                   (0x3240U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL                (0x3244U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN                         (0x3248U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR                          (0x324cU)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR                      (0x3250U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR                      (0x3254U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_INFO                         (0x3258U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB                    (0x325cU)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB                    (0x3260U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO              (0x3264U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR           (0x3268U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE            (0x326cU)
#define L3_NOC_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG                       (0x3280U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG                  (0x3300U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG               (0x3304U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG               (0x3308U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0               (0x3310U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL                (0x3340U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL             (0x3344U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN                      (0x3348U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR                       (0x334cU)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR                   (0x3350U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR                   (0x3354U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO                      (0x3358U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB                 (0x335cU)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB                 (0x3360U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO           (0x3364U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR        (0x3368U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE         (0x336cU)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG                    (0x3380U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG                  (0x3400U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG               (0x3404U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG               (0x3408U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0               (0x3410U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL                (0x3440U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL             (0x3444U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN                      (0x3448U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR                       (0x344cU)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR                   (0x3450U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR                   (0x3454U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO                      (0x3458U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB                 (0x345cU)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB                 (0x3460U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO           (0x3464U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR        (0x3468U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE         (0x346cU)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG                    (0x3480U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG                       (0x3700U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG                    (0x3704U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG                    (0x3708U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0                    (0x3710U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL                     (0x3740U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL                  (0x3744U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN                           (0x3748U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR                            (0x374cU)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR                        (0x3750U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR                        (0x3754U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_INFO                           (0x3758U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB                      (0x375cU)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB                      (0x3760U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO                (0x3764U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR             (0x3768U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE              (0x376cU)
#define L3_NOC_CLK1_PCIE1_TARG_ADDRSPACESIZELOG                         (0x3780U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG                        (0x3900U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG                     (0x3904U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG                     (0x3908U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0                     (0x3910U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL                      (0x3940U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL                   (0x3944U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN                            (0x3948U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR                             (0x394cU)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MSTADDR                         (0x3950U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVADDR                         (0x3954U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_INFO                            (0x3958U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB                       (0x395cU)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB                       (0x3960U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO                 (0x3964U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR              (0x3968U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE               (0x396cU)
#define L3_NOC_CLK1_QSPI_TARG_ADDRSPACESIZELOG                          (0x3980U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG                           (0x800000U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_VERSIONREG                        (0x800004U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_MAINCTLREG                        (0x800008U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTSTDLVL                         (0x800040U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTCUSTOMLVL                      (0x800044U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN                               (0x800048U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR                                (0x80004cU)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MSTADDR                            (0x800050U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVADDR                            (0x800054U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_INFO                               (0x800058U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVOFSLSB                          (0x80005cU)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVOFSMSB                          (0x800060U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_MSTADDR                 (0x800064U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_INFO                    (0x800068U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_WR                      (0x80006cU)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_ADDR                    (0x800070U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_DECERR                  (0x800074U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG                (0x800400U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG             (0x800404U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_MASK0                             (0x800408U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_REGERR0                           (0x80040cU)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_MASK1                             (0x800410U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_REGERR1                           (0x800414U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG                        (0x803500U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_VERSIONREG                     (0x803504U)
#define L3_NOC_CLK1_FLAGMUX_1_MASK0                                     (0x803508U)
#define L3_NOC_CLK1_FLAGMUX_1_REGERR0                                   (0x80350cU)
#define L3_NOC_CLK1_FLAGMUX_1_MASK1                                     (0x803510U)
#define L3_NOC_CLK1_FLAGMUX_1_REGERR1                                   (0x803514U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG                        (0x803600U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_VERSIONREG                     (0x803604U)
#define L3_NOC_CLK1_FLAGMUX_2_MASK0                                     (0x803608U)
#define L3_NOC_CLK1_FLAGMUX_2_REGERR0                                   (0x80360cU)
#define L3_NOC_CLK1_FLAGMUX_2_MASK1                                     (0x803610U)
#define L3_NOC_CLK1_FLAGMUX_2_REGERR1                                   (0x803614U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG                  (0x803a00U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG               (0x803a04U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL                (0x803a08U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER                   (0x803a0cU)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_WATERMARK_0                         (0x803a10U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_CLEARHISTORY                        (0x803a14U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG                  (0x803b00U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_VERSIONREG               (0x803b04U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_BANDWIDTH_FRACTIONAL                (0x803b08U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_BANDWIDTH_INTEGER                   (0x803b0cU)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_WATERMARK_0                         (0x803b10U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_CLEARHISTORY                        (0x803b14U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG                  (0x803c00U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_VERSIONREG               (0x803c04U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_BANDWIDTH_FRACTIONAL                (0x803c08U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_BANDWIDTH_INTEGER                   (0x803c0cU)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_WATERMARK_0                         (0x803c10U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_CLEARHISTORY                        (0x803c14U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG            (0x804200U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG         (0x804204U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH                     (0x804208U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK                     (0x80420cU)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_PRESS                         (0x804210U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY                  (0x804214U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG            (0x804600U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG         (0x804604U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH                     (0x804608U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK                     (0x80460cU)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_PRESS                         (0x804610U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY                  (0x804614U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG             (0x804a00U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG          (0x804a04U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL           (0x804a08U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_BANDWIDTH_INTEGER              (0x804a0cU)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_WATERMARK_0                    (0x804a10U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_CLEARHISTORY                   (0x804a14U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG             (0x804b00U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG          (0x804b04U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL           (0x804b08U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_BANDWIDTH_INTEGER              (0x804b0cU)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_WATERMARK_0                    (0x804b10U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_CLEARHISTORY                   (0x804b14U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG           (0x804c00U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG        (0x804c04U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH                    (0x804c08U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK                    (0x804c0cU)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS                        (0x804c10U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY                 (0x804c14U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG                (0x804e00U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_VERSIONREG             (0x804e04U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_BANDWIDTH                         (0x804e08U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_WATERMARK                         (0x804e0cU)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_PRESS                             (0x804e10U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_CLEARHISTORY                      (0x804e14U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG           (0x805300U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG        (0x805304U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH                    (0x805308U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK                    (0x80530cU)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS                        (0x805310U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY                 (0x805314U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG               (0x805500U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_VERSIONREG            (0x805504U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_BANDWIDTH_FRACTIONAL             (0x805508U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_BANDWIDTH_INTEGER                (0x80550cU)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_WATERMARK_0                      (0x805510U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_CLEARHISTORY                     (0x805514U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG             (0x805600U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG          (0x805604U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH                      (0x805608U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK                      (0x80560cU)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_PRESS                          (0x805610U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY                   (0x805614U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG                 (0x805700U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG              (0x805704U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_MASK0                              (0x805708U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_REGERR0                            (0x80570cU)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG                 (0x805800U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG              (0x805804U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_MASK0                              (0x805808U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_REGERR0                            (0x80580cU)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG             (0x806a00U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG          (0x806a04U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL           (0x806a08U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_BANDWIDTH_INTEGER              (0x806a0cU)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_WATERMARK_0                    (0x806a10U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_CLEARHISTORY                   (0x806a14U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG             (0x806b00U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG          (0x806b04U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL           (0x806b08U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_BANDWIDTH_INTEGER              (0x806b0cU)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_WATERMARK_0                    (0x806b10U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_CLEARHISTORY                   (0x806b14U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG              (0x806c00U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x806c04U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x806c08U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_BANDWIDTH_INTEGER               (0x806c0cU)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_WATERMARK_0                     (0x806c10U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_CLEARHISTORY                    (0x806c14U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG              (0x806d00U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x806d04U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x806d08U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_BANDWIDTH_INTEGER               (0x806d0cU)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_WATERMARK_0                     (0x806d10U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_CLEARHISTORY                    (0x806d14U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG              (0x806e00U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x806e04U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x806e08U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_BANDWIDTH_INTEGER               (0x806e0cU)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_WATERMARK_0                     (0x806e10U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_CLEARHISTORY                    (0x806e14U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG              (0x806f00U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x806f04U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x806f08U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_BANDWIDTH_INTEGER               (0x806f0cU)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_WATERMARK_0                     (0x806f10U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_CLEARHISTORY                    (0x806f14U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG              (0x807000U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x807004U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x807008U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER               (0x80700cU)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0                     (0x807010U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY                    (0x807014U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG              (0x807100U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x807104U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x807108U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER               (0x80710cU)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0                     (0x807110U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY                    (0x807114U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG              (0x807200U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x807204U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x807208U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER               (0x80720cU)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0                     (0x807210U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY                    (0x807214U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG              (0x807300U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG           (0x807304U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL            (0x807308U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER               (0x80730cU)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0                     (0x807310U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY                    (0x807314U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG                           (0x1000000U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_VERSIONREG                        (0x1000004U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_MAINCTLREG                        (0x1000008U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTSTDLVL                         (0x1000040U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTCUSTOMLVL                      (0x1000044U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN                               (0x1000048U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR                                (0x100004cU)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MSTADDR                            (0x1000050U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVADDR                            (0x1000054U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_INFO                               (0x1000058U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVOFSLSB                          (0x100005cU)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVOFSMSB                          (0x1000060U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_MSTADDR                 (0x1000064U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_INFO                    (0x1000068U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_WR                      (0x100006cU)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_ADDR                    (0x1000070U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_DECERR                  (0x1000074U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG                       (0x1000100U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_VERSIONREG                    (0x1000104U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG                    (0x1000108U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_NTTPADDR_0                    (0x1000110U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTSTDLVL                     (0x1000140U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL                  (0x1000144U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN                           (0x1000148U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR                            (0x100014cU)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MSTADDR                        (0x1000150U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVADDR                        (0x1000154U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_INFO                           (0x1000158U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVOFSLSB                      (0x100015cU)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVOFSMSB                      (0x1000160U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO                (0x1000164U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR             (0x1000168U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE              (0x100016cU)
#define L3_NOC_CLK2_INSTR_TARG_ADDRSPACESIZELOG                         (0x1000180U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG                        (0x1000200U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_VERSIONREG                     (0x1000204U)
#define L3_NOC_CLK2_FLAGMUX_1_MASK0                                     (0x1000208U)
#define L3_NOC_CLK2_FLAGMUX_1_REGERR0                                   (0x100020cU)
#define L3_NOC_CLK2_FLAGMUX_1_MASK1                                     (0x1000210U)
#define L3_NOC_CLK2_FLAGMUX_1_REGERR1                                   (0x1000214U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG              (0x1000300U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG           (0x1000304U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG           (0x1000308U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0           (0x1000310U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL            (0x1000340U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL         (0x1000344U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN                  (0x1000348U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR                   (0x100034cU)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR               (0x1000350U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR               (0x1000354U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO                  (0x1000358U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB             (0x100035cU)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB             (0x1000360U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO       (0x1000364U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR    (0x1000368U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE     (0x100036cU)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG                (0x1000380U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG                  (0x1000400U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG               (0x1000404U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_MASK0                               (0x1000408U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_REGERR0                             (0x100040cU)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG                (0x1000500U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG             (0x1000504U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_MASK0                             (0x1000508U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_REGERR0                           (0x100050cU)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG                        (0x1002000U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG                     (0x1002004U)
#define L3_NOC_CLK2_STATCOLL1_EN                                        (0x1002008U)
#define L3_NOC_CLK2_STATCOLL1_SOFTEN                                    (0x100200cU)
#define L3_NOC_CLK2_STATCOLL1_IGNORESUSPEND                             (0x1002010U)
#define L3_NOC_CLK2_STATCOLL1_TRIGEN                                    (0x1002014U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT                                    (0x1002018U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT                                    (0x100201cU)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL0                               (0x1002020U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL1                               (0x1002024U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL2                               (0x1002028U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL3                               (0x100202cU)
#define L3_NOC_CLK2_STATCOLL1_DUMP_IDENTIFIER                           (0x1002040U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_COLLECTTIME                          (0x1002044U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_SLVADDR                              (0x1002048U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_MSTADDR                              (0x100204cU)
#define L3_NOC_CLK2_STATCOLL1_DUMP_SLVOFS                               (0x1002050U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_MODE                                 (0x1002054U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_SEND                                 (0x1002058U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_DISABLE                              (0x100205cU)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_TRIG                           (0x1002060U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MINVAL                         (0x1002064U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL                         (0x1002068U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0                          (0x100206cU)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1                          (0x1002070U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2                          (0x1002074U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3                          (0x1002078U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT0                                 (0x100208cU)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT1                                 (0x1002090U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT2                                 (0x1002094U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT3                                 (0x1002098U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_GLOBALEN                          (0x10020acU)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_EN0                               (0x10020bcU)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_RD                          (0x10020c0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_WR                          (0x10020c4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR                     (0x10020c8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR                     (0x10020ccU)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_ERR                         (0x10020d0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO                 (0x10020d4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO                 (0x10020d8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_RD                         (0x10020e0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_WR                         (0x10020e4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR                    (0x10020e8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR                    (0x10020ecU)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_ERR                        (0x10020f0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO                (0x10020f4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO                (0x10020f8U)
#define L3_NOC_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL                      (0x10021f0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL                      (0x10021f4U)
#define L3_NOC_CLK2_STATCOLL1_OP0_EVTINFOSEL                            (0x10021f8U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL                                   (0x10021fcU)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_GLOBALEN                          (0x1002204U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_EN0                               (0x1002214U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_RD                          (0x1002218U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_WR                          (0x100221cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR                     (0x1002220U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR                     (0x1002224U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_ERR                         (0x1002228U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO                 (0x100222cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO                 (0x1002230U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_RD                         (0x1002238U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_WR                         (0x100223cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR                    (0x1002240U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR                    (0x1002244U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_ERR                        (0x1002248U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO                (0x100224cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO                (0x1002250U)
#define L3_NOC_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL                      (0x1002348U)
#define L3_NOC_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL                      (0x100234cU)
#define L3_NOC_CLK2_STATCOLL1_OP1_EVTINFOSEL                            (0x1002350U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL                                   (0x1002354U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_GLOBALEN                          (0x100235cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_EN0                               (0x100236cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_RD                          (0x1002370U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_WR                          (0x1002374U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR                     (0x1002378U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR                     (0x100237cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_ERR                         (0x1002380U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO                 (0x1002384U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO                 (0x1002388U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_RD                         (0x1002390U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_WR                         (0x1002394U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR                    (0x1002398U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR                    (0x100239cU)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_ERR                        (0x10023a0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO                (0x10023a4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO                (0x10023a8U)
#define L3_NOC_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL                      (0x10024a0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL                      (0x10024a4U)
#define L3_NOC_CLK2_STATCOLL1_OP2_EVTINFOSEL                            (0x10024a8U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL                                   (0x10024acU)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_GLOBALEN                          (0x10024b4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_EN0                               (0x10024c4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_RD                          (0x10024c8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_WR                          (0x10024ccU)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR                     (0x10024d0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR                     (0x10024d4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_ERR                         (0x10024d8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO                 (0x10024dcU)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO                 (0x10024e0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_RD                         (0x10024e8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_WR                         (0x10024ecU)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR                    (0x10024f0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR                    (0x10024f4U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_ERR                        (0x10024f8U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO                (0x10024fcU)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO                (0x1002500U)
#define L3_NOC_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL                      (0x10025f8U)
#define L3_NOC_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL                      (0x10025fcU)
#define L3_NOC_CLK2_STATCOLL1_OP3_EVTINFOSEL                            (0x1002600U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL                                   (0x1002604U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG                        (0x1003000U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG                     (0x1003004U)
#define L3_NOC_CLK2_STATCOLL3_EN                                        (0x1003008U)
#define L3_NOC_CLK2_STATCOLL3_SOFTEN                                    (0x100300cU)
#define L3_NOC_CLK2_STATCOLL3_IGNORESUSPEND                             (0x1003010U)
#define L3_NOC_CLK2_STATCOLL3_TRIGEN                                    (0x1003014U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT                                    (0x1003018U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT                                    (0x100301cU)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL0                               (0x1003020U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL1                               (0x1003024U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL2                               (0x1003028U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL3                               (0x100302cU)
#define L3_NOC_CLK2_STATCOLL3_DUMP_IDENTIFIER                           (0x1003040U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_COLLECTTIME                          (0x1003044U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_SLVADDR                              (0x1003048U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_MSTADDR                              (0x100304cU)
#define L3_NOC_CLK2_STATCOLL3_DUMP_SLVOFS                               (0x1003050U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_MODE                                 (0x1003054U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_SEND                                 (0x1003058U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_DISABLE                              (0x100305cU)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_TRIG                           (0x1003060U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MINVAL                         (0x1003064U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL                         (0x1003068U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0                          (0x100306cU)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1                          (0x1003070U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2                          (0x1003074U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3                          (0x1003078U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT0                                 (0x100308cU)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT1                                 (0x1003090U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT2                                 (0x1003094U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT3                                 (0x1003098U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_GLOBALEN                          (0x10030acU)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_EN0                               (0x10030bcU)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_RD                          (0x10030c0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_WR                          (0x10030c4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR                     (0x10030c8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR                     (0x10030ccU)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_ERR                         (0x10030d0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO                 (0x10030d4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO                 (0x10030d8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_RD                         (0x10030e0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_WR                         (0x10030e4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR                    (0x10030e8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR                    (0x10030ecU)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_ERR                        (0x10030f0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO                (0x10030f4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO                (0x10030f8U)
#define L3_NOC_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL                      (0x10031f0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL                      (0x10031f4U)
#define L3_NOC_CLK2_STATCOLL3_OP0_EVTINFOSEL                            (0x10031f8U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL                                   (0x10031fcU)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_GLOBALEN                          (0x1003204U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_EN0                               (0x1003214U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_RD                          (0x1003218U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_WR                          (0x100321cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR                     (0x1003220U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR                     (0x1003224U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_ERR                         (0x1003228U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO                 (0x100322cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO                 (0x1003230U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_RD                         (0x1003238U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_WR                         (0x100323cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR                    (0x1003240U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR                    (0x1003244U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_ERR                        (0x1003248U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO                (0x100324cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO                (0x1003250U)
#define L3_NOC_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL                      (0x1003348U)
#define L3_NOC_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL                      (0x100334cU)
#define L3_NOC_CLK2_STATCOLL3_OP1_EVTINFOSEL                            (0x1003350U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL                                   (0x1003354U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_GLOBALEN                          (0x100335cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_EN0                               (0x100336cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_RD                          (0x1003370U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_WR                          (0x1003374U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR                     (0x1003378U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR                     (0x100337cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_ERR                         (0x1003380U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO                 (0x1003384U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO                 (0x1003388U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_RD                         (0x1003390U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_WR                         (0x1003394U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR                    (0x1003398U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR                    (0x100339cU)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_ERR                        (0x10033a0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO                (0x10033a4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO                (0x10033a8U)
#define L3_NOC_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL                      (0x10034a0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL                      (0x10034a4U)
#define L3_NOC_CLK2_STATCOLL3_OP2_EVTINFOSEL                            (0x10034a8U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL                                   (0x10034acU)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_GLOBALEN                          (0x10034b4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_EN0                               (0x10034c4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_RD                          (0x10034c8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_WR                          (0x10034ccU)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR                     (0x10034d0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR                     (0x10034d4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_ERR                         (0x10034d8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO                 (0x10034dcU)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO                 (0x10034e0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_RD                         (0x10034e8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_WR                         (0x10034ecU)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR                    (0x10034f0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR                    (0x10034f4U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_ERR                        (0x10034f8U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO                (0x10034fcU)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO                (0x1003500U)
#define L3_NOC_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL                      (0x10035f8U)
#define L3_NOC_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL                      (0x10035fcU)
#define L3_NOC_CLK2_STATCOLL3_OP3_EVTINFOSEL                            (0x1003600U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL                                   (0x1003604U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG                        (0x1004000U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG                     (0x1004004U)
#define L3_NOC_CLK2_STATCOLL2_EN                                        (0x1004008U)
#define L3_NOC_CLK2_STATCOLL2_SOFTEN                                    (0x100400cU)
#define L3_NOC_CLK2_STATCOLL2_IGNORESUSPEND                             (0x1004010U)
#define L3_NOC_CLK2_STATCOLL2_TRIGEN                                    (0x1004014U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT                                    (0x1004018U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT                                    (0x100401cU)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL0                               (0x1004020U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL1                               (0x1004024U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL2                               (0x1004028U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL3                               (0x100402cU)
#define L3_NOC_CLK2_STATCOLL2_DUMP_IDENTIFIER                           (0x1004040U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_COLLECTTIME                          (0x1004044U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_SLVADDR                              (0x1004048U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_MSTADDR                              (0x100404cU)
#define L3_NOC_CLK2_STATCOLL2_DUMP_SLVOFS                               (0x1004050U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_MODE                                 (0x1004054U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_SEND                                 (0x1004058U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_DISABLE                              (0x100405cU)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_TRIG                           (0x1004060U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MINVAL                         (0x1004064U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL                         (0x1004068U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0                          (0x100406cU)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1                          (0x1004070U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2                          (0x1004074U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3                          (0x1004078U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT0                                 (0x100408cU)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT1                                 (0x1004090U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT2                                 (0x1004094U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT3                                 (0x1004098U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_GLOBALEN                          (0x10040acU)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_EN0                               (0x10040bcU)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_RD                          (0x10040c0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_WR                          (0x10040c4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR                     (0x10040c8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR                     (0x10040ccU)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_ERR                         (0x10040d0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO                 (0x10040d4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO                 (0x10040d8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_RD                         (0x10040e0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_WR                         (0x10040e4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR                    (0x10040e8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR                    (0x10040ecU)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_ERR                        (0x10040f0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO                (0x10040f4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO                (0x10040f8U)
#define L3_NOC_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL                      (0x10041f0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL                      (0x10041f4U)
#define L3_NOC_CLK2_STATCOLL2_OP0_EVTINFOSEL                            (0x10041f8U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL                                   (0x10041fcU)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_GLOBALEN                          (0x1004204U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_EN0                               (0x1004214U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_RD                          (0x1004218U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_WR                          (0x100421cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR                     (0x1004220U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR                     (0x1004224U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_ERR                         (0x1004228U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO                 (0x100422cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO                 (0x1004230U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_RD                         (0x1004238U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_WR                         (0x100423cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR                    (0x1004240U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR                    (0x1004244U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_ERR                        (0x1004248U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO                (0x100424cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO                (0x1004250U)
#define L3_NOC_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL                      (0x1004348U)
#define L3_NOC_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL                      (0x100434cU)
#define L3_NOC_CLK2_STATCOLL2_OP1_EVTINFOSEL                            (0x1004350U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL                                   (0x1004354U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_GLOBALEN                          (0x100435cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_EN0                               (0x100436cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_RD                          (0x1004370U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_WR                          (0x1004374U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR                     (0x1004378U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR                     (0x100437cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_ERR                         (0x1004380U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO                 (0x1004384U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO                 (0x1004388U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_RD                         (0x1004390U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_WR                         (0x1004394U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR                    (0x1004398U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR                    (0x100439cU)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_ERR                        (0x10043a0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO                (0x10043a4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO                (0x10043a8U)
#define L3_NOC_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL                      (0x10044a0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL                      (0x10044a4U)
#define L3_NOC_CLK2_STATCOLL2_OP2_EVTINFOSEL                            (0x10044a8U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL                                   (0x10044acU)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_GLOBALEN                          (0x10044b4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_EN0                               (0x10044c4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_RD                          (0x10044c8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_WR                          (0x10044ccU)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR                     (0x10044d0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR                     (0x10044d4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_ERR                         (0x10044d8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO                 (0x10044dcU)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO                 (0x10044e0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_RD                         (0x10044e8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_WR                         (0x10044ecU)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR                    (0x10044f0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR                    (0x10044f4U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_ERR                        (0x10044f8U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO                (0x10044fcU)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO                (0x1004500U)
#define L3_NOC_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL                      (0x10045f8U)
#define L3_NOC_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL                      (0x10045fcU)
#define L3_NOC_CLK2_STATCOLL2_OP3_EVTINFOSEL                            (0x1004600U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL                                   (0x1004604U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG                        (0x1005000U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG                     (0x1005004U)
#define L3_NOC_CLK2_STATCOLL4_EN                                        (0x1005008U)
#define L3_NOC_CLK2_STATCOLL4_SOFTEN                                    (0x100500cU)
#define L3_NOC_CLK2_STATCOLL4_IGNORESUSPEND                             (0x1005010U)
#define L3_NOC_CLK2_STATCOLL4_TRIGEN                                    (0x1005014U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT                                    (0x1005018U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT                                    (0x100501cU)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL0                               (0x1005020U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL1                               (0x1005024U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL2                               (0x1005028U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL3                               (0x100502cU)
#define L3_NOC_CLK2_STATCOLL4_DUMP_IDENTIFIER                           (0x1005040U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_COLLECTTIME                          (0x1005044U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_SLVADDR                              (0x1005048U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_MSTADDR                              (0x100504cU)
#define L3_NOC_CLK2_STATCOLL4_DUMP_SLVOFS                               (0x1005050U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_MODE                                 (0x1005054U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_SEND                                 (0x1005058U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_DISABLE                              (0x100505cU)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_TRIG                           (0x1005060U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MINVAL                         (0x1005064U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL                         (0x1005068U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0                          (0x100506cU)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1                          (0x1005070U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2                          (0x1005074U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3                          (0x1005078U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT0                                 (0x100508cU)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT1                                 (0x1005090U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT2                                 (0x1005094U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT3                                 (0x1005098U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_GLOBALEN                          (0x10050acU)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_EN0                               (0x10050bcU)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_RD                          (0x10050c0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_WR                          (0x10050c4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR                     (0x10050c8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR                     (0x10050ccU)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_ERR                         (0x10050d0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO                 (0x10050d4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO                 (0x10050d8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_RD                         (0x10050e0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_WR                         (0x10050e4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR                    (0x10050e8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR                    (0x10050ecU)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_ERR                        (0x10050f0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO                (0x10050f4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO                (0x10050f8U)
#define L3_NOC_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL                      (0x10051f0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL                      (0x10051f4U)
#define L3_NOC_CLK2_STATCOLL4_OP0_EVTINFOSEL                            (0x10051f8U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL                                   (0x10051fcU)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_GLOBALEN                          (0x1005204U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_EN0                               (0x1005214U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_RD                          (0x1005218U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_WR                          (0x100521cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR                     (0x1005220U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR                     (0x1005224U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_ERR                         (0x1005228U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO                 (0x100522cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO                 (0x1005230U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_RD                         (0x1005238U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_WR                         (0x100523cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR                    (0x1005240U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR                    (0x1005244U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_ERR                        (0x1005248U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO                (0x100524cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO                (0x1005250U)
#define L3_NOC_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL                      (0x1005348U)
#define L3_NOC_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL                      (0x100534cU)
#define L3_NOC_CLK2_STATCOLL4_OP1_EVTINFOSEL                            (0x1005350U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL                                   (0x1005354U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_GLOBALEN                          (0x100535cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_EN0                               (0x100536cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_RD                          (0x1005370U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_WR                          (0x1005374U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR                     (0x1005378U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR                     (0x100537cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_ERR                         (0x1005380U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO                 (0x1005384U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO                 (0x1005388U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_RD                         (0x1005390U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_WR                         (0x1005394U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR                    (0x1005398U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR                    (0x100539cU)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_ERR                        (0x10053a0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO                (0x10053a4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO                (0x10053a8U)
#define L3_NOC_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL                      (0x10054a0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL                      (0x10054a4U)
#define L3_NOC_CLK2_STATCOLL4_OP2_EVTINFOSEL                            (0x10054a8U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL                                   (0x10054acU)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_GLOBALEN                          (0x10054b4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_EN0                               (0x10054c4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_RD                          (0x10054c8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_WR                          (0x10054ccU)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR                     (0x10054d0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR                     (0x10054d4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_ERR                         (0x10054d8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO                 (0x10054dcU)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO                 (0x10054e0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_RD                         (0x10054e8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_WR                         (0x10054ecU)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR                    (0x10054f0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR                    (0x10054f4U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_ERR                        (0x10054f8U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO                (0x10054fcU)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO                (0x1005500U)
#define L3_NOC_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL                      (0x10055f8U)
#define L3_NOC_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL                      (0x10055fcU)
#define L3_NOC_CLK2_STATCOLL4_OP3_EVTINFOSEL                            (0x1005600U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL                                   (0x1005604U)

/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/

#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_MASK                      (0x00000001U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED                  (0U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                    (1U)

#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG_CORECODE_SHIFT                       (16U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_COREREG_CORECODE_MASK                        (0x003f0000U)

#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT          (0U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK           (0x00ffffffU)

#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT                  (24U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                   (0xff000000U)

#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                         (2U)
#define L3_NOC_CLK1_HOST_1_STDHOSTHDR_MAINCTLREG_FLT_MASK                          (0x00000004U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTSTDLVL_0_SHIFT                            (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTSTDLVL_0_MASK                             (0x00000003U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTSTDLVL_0_NONE                              (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTSTDLVL_0_ERROR                             (1U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTSTDLVL_0_FAULT                             (2U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                          (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRLOGVLD_MASK                           (0x00000001U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRTYPE_SHIFT                            (1U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRTYPE_MASK                             (0x00000002U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRTYPE_ERR_STD                           (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                        (1U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRCNT_SHIFT                             (18U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_ERRCNT_MASK                              (0x00040000U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_FLTCNT_SHIFT                             (19U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_FLTCNT_MASK                              (0x00080000U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_CLRLOG_SHIFT                             (31U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MAIN_CLRLOG_MASK                              (0x80000000U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_OPCODE_SHIFT                              (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_OPCODE_MASK                               (0x0000000fU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_PRESSURE_SHIFT                            (6U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_PRESSURE_MASK                             (0x000000c0U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_ERR_SHIFT                                 (11U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_ERR_MASK                                  (0x00000800U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                        (12U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                         (0x0000f000U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_LEN1_SHIFT                                (18U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_HDR_LEN1_MASK                                 (0x03fc0000U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_MSTADDR_SHIFT                                 (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_MSTADDR_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVADDR_SHIFT                                 (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVADDR_MASK                                  (0x0000007fU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_INFO_SHIFT                                    (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_INFO_MASK                                     (0x000000ffU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVOFSLSB_SHIFT                               (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVOFSLSB_MASK                                (0xffffffffU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVOFSMSB_SHIFT                               (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_SLVOFSMSB_MASK                                (0x00000003U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                      (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_INFO_SHIFT                         (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_INFO_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_WR_SHIFT                           (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_WR_MASK                            (0x00000001U)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_ADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_ADDR_MASK                          (0x001fffffU)

#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_DECERR_SHIFT                       (0U)
#define L3_NOC_CLK1_HOST_1_STDERRLOG_CUSTOMINFO_DECERR_MASK                        (0x00000001U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_GPMC_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_GPMC_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT              (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK               (0x00000001U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED           (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS             (1U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                (16U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                 (0x003f0000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT   (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK    (0x00ffffffU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT           (24U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK            (0xff000000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                   (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                    (0x00000001U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                  (2U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                   (0x00000004U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                   (3U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                    (0x00000008U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                  (4U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                   (0x00000010U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                      (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                       (0x0000007fU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                       (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                      (1U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                      (2U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                  (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                   (0x00000003U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                    (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                   (1U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                   (2U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                   (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                    (0x00000001U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                     (1U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                      (0x00000002U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                    (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                 (1U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                      (18U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                       (0x00040000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                      (19U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                       (0x00080000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                      (31U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                       (0x80000000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                       (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_OPCODE_MASK                        (0x0000000fU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                     (6U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_PRESSURE_MASK                      (0x000000c0U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_ERR_SHIFT                          (11U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_ERR_MASK                           (0x00000800U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                 (12U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                  (0x0000f000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_LEN1_SHIFT                         (18U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_HDR_LEN1_MASK                          (0x03fc0000U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_INFO_SHIFT                             (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_INFO_MASK                              (0x000000ffU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                        (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVOFSLSB_MASK                         (0xffffffffU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                        (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_SLVOFSMSB_MASK                         (0x00000003U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                  (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                   (0x000000ffU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT               (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                (0x000000ffU)

#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                 (0x00000003U)

#define L3_NOC_CLK1_EMIF1_P1_TARG_ADDRSPACESIZELOG_SHIFT                           (0U)
#define L3_NOC_CLK1_EMIF1_P1_TARG_ADDRSPACESIZELOG_MASK                            (0x0000001fU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                 (0x00000001U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED             (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS               (1U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                  (16U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                   (0x003f0000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT     (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK      (0x00ffffffU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT             (24U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK              (0xff000000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                      (0x00000001U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                    (2U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                     (0x00000004U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                     (3U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                      (0x00000008U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                    (4U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                     (0x00000010U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                        (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_MASK                         (0x0000007fU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                        (0x00000003U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                         (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                        (1U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                        (2U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                      (0x00000001U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                       (1U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                        (0x00000002U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                      (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                   (1U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                        (18U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_ERRCNT_MASK                         (0x00040000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                        (19U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_FLTCNT_MASK                         (0x00080000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                        (31U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_CLRLOG_MASK                         (0x80000000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_OPCODE_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_OPCODE_MASK                          (0x0000000fU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                       (6U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_PRESSURE_MASK                        (0x000000c0U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_ERR_SHIFT                            (11U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_ERR_MASK                             (0x00000800U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                   (12U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                    (0x0000f000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_LEN1_SHIFT                           (18U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_HDR_LEN1_MASK                            (0x03fc0000U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_MASK                             (0x0000007fU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_INFO_SHIFT                               (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_INFO_MASK                                (0x000000ffU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_MASK                           (0xffffffffU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_MASK                           (0x00000003U)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                     (0x000000ffU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                   (0x00000003U)

#define L3_NOC_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_SHIFT                             (0U)
#define L3_NOC_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_MASK                              (0x0000001fU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                    (0x00000001U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED                (0U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                  (1U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                     (16U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                      (0x003f0000U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT        (0U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK         (0x00ffffffU)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT                (24U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                 (0xff000000U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                        (0U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                         (0x00000001U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                       (2U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                        (0x00000004U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                        (3U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                         (0x00000008U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                       (4U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                        (0x00000010U)

#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                           (0U)
#define L3_NOC_CLK1_CRC_TARG_STDHOSTHDR_NTTPADDR_0_MASK                            (0x0000007fU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                          (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                           (0x00000003U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                            (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                           (1U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                           (2U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                       (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                        (0x00000003U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                         (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                        (1U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                        (2U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                        (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                         (0x00000001U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                          (1U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                           (0x00000002U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                         (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                      (1U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                           (18U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_ERRCNT_MASK                            (0x00040000U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                           (19U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_FLTCNT_MASK                            (0x00080000U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                           (31U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MAIN_CLRLOG_MASK                            (0x80000000U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_OPCODE_SHIFT                            (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_OPCODE_MASK                             (0x0000000fU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                          (6U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_PRESSURE_MASK                           (0x000000c0U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_ERR_SHIFT                               (11U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_ERR_MASK                                (0x00000800U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                      (12U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                       (0x0000f000U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_LEN1_SHIFT                              (18U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_HDR_LEN1_MASK                               (0x03fc0000U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MSTADDR_SHIFT                               (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_MSTADDR_MASK                                (0x000000ffU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVADDR_SHIFT                               (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVADDR_MASK                                (0x0000007fU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_INFO_SHIFT                                  (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_INFO_MASK                                   (0x000000ffU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVOFSLSB_SHIFT                             (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVOFSLSB_MASK                              (0xffffffffU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVOFSMSB_SHIFT                             (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_SLVOFSMSB_MASK                              (0x00000003U)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                       (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                        (0x000000ffU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                    (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                     (0x000000ffU)

#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_CRC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                      (0x00000003U)

#define L3_NOC_CLK1_CRC_TARG_ADDRSPACESIZELOG_SHIFT                                (0U)
#define L3_NOC_CLK1_CRC_TARG_ADDRSPACESIZELOG_MASK                                 (0x0000001fU)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                    (0x00000001U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED                (0U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                  (1U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                     (16U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                      (0x003f0000U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT        (0U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK         (0x00ffffffU)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT                (24U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                 (0xff000000U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                        (0U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                         (0x00000001U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                       (2U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                        (0x00000004U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                        (3U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                         (0x00000008U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                       (4U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                        (0x00000010U)

#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                           (0U)
#define L3_NOC_CLK1_ISS_TARG_STDHOSTHDR_NTTPADDR_0_MASK                            (0x0000007fU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                          (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                           (0x00000003U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                            (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                           (1U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                           (2U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                       (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                        (0x00000003U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                         (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                        (1U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                        (2U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                        (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                         (0x00000001U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                          (1U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                           (0x00000002U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                         (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                      (1U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                           (18U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_ERRCNT_MASK                            (0x00040000U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                           (19U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_FLTCNT_MASK                            (0x00080000U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                           (31U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MAIN_CLRLOG_MASK                            (0x80000000U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_OPCODE_SHIFT                            (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_OPCODE_MASK                             (0x0000000fU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                          (6U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_PRESSURE_MASK                           (0x000000c0U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_ERR_SHIFT                               (11U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_ERR_MASK                                (0x00000800U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                      (12U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                       (0x0000f000U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_LEN1_SHIFT                              (18U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_HDR_LEN1_MASK                               (0x03fc0000U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MSTADDR_SHIFT                               (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_MSTADDR_MASK                                (0x000000ffU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVADDR_SHIFT                               (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVADDR_MASK                                (0x0000007fU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_INFO_SHIFT                                  (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_INFO_MASK                                   (0x000000ffU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVOFSLSB_SHIFT                             (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVOFSLSB_MASK                              (0xffffffffU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVOFSMSB_SHIFT                             (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_SLVOFSMSB_MASK                              (0x00000003U)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                       (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                        (0x000000ffU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                    (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                     (0x000000ffU)

#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_ISS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                      (0x00000003U)

#define L3_NOC_CLK1_ISS_TARG_ADDRSPACESIZELOG_SHIFT                                (0U)
#define L3_NOC_CLK1_ISS_TARG_ADDRSPACESIZELOG_MASK                                 (0x0000001fU)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_EVE1_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_EVE1_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_IPU1_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_IPU1_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                 (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                  (0x00000001U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED              (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                (1U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                   (16U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                    (0x003f0000U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT      (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK       (0x00ffffffU)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT              (24U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK               (0xff000000U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                      (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                       (0x00000001U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                     (2U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                      (0x00000004U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                      (3U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                       (0x00000008U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                     (4U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                      (0x00000010U)

#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                         (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDHOSTHDR_NTTPADDR_0_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                        (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                         (0x00000003U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                          (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                         (1U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                         (2U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                       (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                      (1U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                      (2U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                      (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                       (0x00000001U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                        (1U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                         (0x00000002U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                       (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                    (1U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                         (18U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_ERRCNT_MASK                          (0x00040000U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                         (19U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_FLTCNT_MASK                          (0x00080000U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                         (31U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MAIN_CLRLOG_MASK                          (0x80000000U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_OPCODE_SHIFT                          (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_OPCODE_MASK                           (0x0000000fU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                        (6U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_PRESSURE_MASK                         (0x000000c0U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_ERR_SHIFT                             (11U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_ERR_MASK                              (0x00000800U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                    (12U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                     (0x0000f000U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_LEN1_SHIFT                            (18U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_HDR_LEN1_MASK                             (0x03fc0000U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MSTADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_MSTADDR_MASK                              (0x000000ffU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVADDR_MASK                              (0x0000007fU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_INFO_SHIFT                                (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_INFO_MASK                                 (0x000000ffU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVOFSLSB_SHIFT                           (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVOFSLSB_MASK                            (0xffffffffU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVOFSMSB_SHIFT                           (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_SLVOFSMSB_MASK                            (0x00000003U)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                     (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                      (0x000000ffU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                  (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                   (0x000000ffU)

#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_TESOC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                    (0x00000003U)

#define L3_NOC_CLK1_TESOC_TARG_ADDRSPACESIZELOG_SHIFT                              (0U)
#define L3_NOC_CLK1_TESOC_TARG_ADDRSPACESIZELOG_MASK                               (0x0000001fU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT               (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                (0x00000001U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED            (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS              (1U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                 (16U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                  (0x003f0000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT    (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK     (0x00ffffffU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT            (24U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK             (0xff000000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                     (0x00000001U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                   (2U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                    (0x00000004U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                    (3U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                     (0x00000008U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                   (4U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                    (0x00000010U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_MASK                        (0x0000007fU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                   (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                    (0x00000003U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                     (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                    (1U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                    (2U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                     (0x00000001U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                      (1U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                       (0x00000002U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                     (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                  (1U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                       (18U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_ERRCNT_MASK                        (0x00040000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                       (19U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_FLTCNT_MASK                        (0x00080000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                       (31U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_CLRLOG_MASK                        (0x80000000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_OPCODE_SHIFT                        (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_OPCODE_MASK                         (0x0000000fU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                      (6U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_PRESSURE_MASK                       (0x000000c0U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_ERR_SHIFT                           (11U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_ERR_MASK                            (0x00000800U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                  (12U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                   (0x0000f000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_LEN1_SHIFT                          (18U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_LEN1_MASK                           (0x03fc0000U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_SHIFT                           (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_MASK                            (0x000000ffU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_SHIFT                           (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_MASK                            (0x0000007fU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_SHIFT                              (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_MASK                          (0xffffffffU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_MASK                          (0x00000003U)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                   (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                 (0x000000ffU)

#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                  (0x00000003U)

#define L3_NOC_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_MASK                             (0x0000001fU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT              (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK               (0x00000001U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED           (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS             (1U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                (16U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                 (0x003f0000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT   (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK    (0x00ffffffU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT           (24U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK            (0xff000000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                   (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                    (0x00000001U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                  (2U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                   (0x00000004U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                   (3U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                    (0x00000008U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                  (4U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                   (0x00000010U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                      (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_MASK                       (0x0000007fU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                       (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                      (1U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                      (2U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                   (0x00000003U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                    (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                   (1U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                   (2U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                   (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                    (0x00000001U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                     (1U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                      (0x00000002U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                    (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                 (1U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                      (18U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_ERRCNT_MASK                       (0x00040000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                      (19U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_FLTCNT_MASK                       (0x00080000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                      (31U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_CLRLOG_MASK                       (0x80000000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_OPCODE_SHIFT                       (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_OPCODE_MASK                        (0x0000000fU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                     (6U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_PRESSURE_MASK                      (0x000000c0U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_ERR_SHIFT                          (11U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_ERR_MASK                           (0x00000800U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                 (12U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                  (0x0000f000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_LEN1_SHIFT                         (18U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_LEN1_MASK                          (0x03fc0000U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_SHIFT                             (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_MASK                              (0x000000ffU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_SHIFT                        (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_MASK                         (0xffffffffU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_SHIFT                        (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_MASK                         (0x00000003U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                  (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                   (0x000000ffU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT               (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                (0x000000ffU)

#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                 (0x00000003U)

#define L3_NOC_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_SHIFT                           (0U)
#define L3_NOC_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_MASK                            (0x0000001fU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_TPCC_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_TPCC_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_MMU1_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_MMU1_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT             (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK              (0x00000001U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED          (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS            (1U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT               (16U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                (0x003f0000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK   (0x00ffffffU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT          (24U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK           (0xff000000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                 (2U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                  (0x00000004U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                  (3U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                   (0x00000008U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                 (4U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                  (0x00000010U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                     (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_MASK                      (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                  (0x00000003U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                   (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                  (1U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                  (2U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                  (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                   (0x00000001U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                    (1U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                     (0x00000002U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                   (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                (1U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                     (18U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_ERRCNT_MASK                      (0x00040000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                     (19U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_FLTCNT_MASK                      (0x00080000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                     (31U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_CLRLOG_MASK                      (0x80000000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_OPCODE_SHIFT                      (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_OPCODE_MASK                       (0x0000000fU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                    (6U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_PRESSURE_MASK                     (0x000000c0U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_ERR_SHIFT                         (11U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_ERR_MASK                          (0x00000800U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                (12U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                 (0x0000f000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_LEN1_SHIFT                        (18U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_LEN1_MASK                         (0x03fc0000U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_SHIFT                            (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_MASK                        (0xffffffffU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_SHIFT                       (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_MASK                        (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                 (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT              (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK               (0x000000ffU)

#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT               (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                (0x00000003U)

#define L3_NOC_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_SHIFT                          (0U)
#define L3_NOC_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_MASK                           (0x0000001fU)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_MMU2_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_MMU2_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                    (0x00000001U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED                (0U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                  (1U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                     (16U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                      (0x003f0000U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT        (0U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK         (0x00ffffffU)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT                (24U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                 (0xff000000U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                        (0U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                         (0x00000001U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                       (2U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                        (0x00000004U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                        (3U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                         (0x00000008U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                       (4U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                        (0x00000010U)

#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                           (0U)
#define L3_NOC_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_MASK                            (0x0000007fU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                          (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                           (0x00000003U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                            (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                           (1U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                           (2U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                       (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                        (0x00000003U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                         (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                        (1U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                        (2U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                        (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                         (0x00000001U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                          (1U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                           (0x00000002U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                         (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                      (1U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                           (18U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_ERRCNT_MASK                            (0x00040000U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                           (19U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_FLTCNT_MASK                            (0x00080000U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                           (31U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MAIN_CLRLOG_MASK                            (0x80000000U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_OPCODE_SHIFT                            (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_OPCODE_MASK                             (0x0000000fU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                          (6U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_PRESSURE_MASK                           (0x000000c0U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_ERR_SHIFT                               (11U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_ERR_MASK                                (0x00000800U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                      (12U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                       (0x0000f000U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_LEN1_SHIFT                              (18U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_HDR_LEN1_MASK                               (0x03fc0000U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MSTADDR_SHIFT                               (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_MSTADDR_MASK                                (0x000000ffU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVADDR_SHIFT                               (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVADDR_MASK                                (0x0000007fU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_INFO_SHIFT                                  (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_INFO_MASK                                   (0x000000ffU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_SHIFT                             (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_MASK                              (0xffffffffU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_SHIFT                             (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_MASK                              (0x00000003U)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                       (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                        (0x000000ffU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                    (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                     (0x000000ffU)

#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                      (0x00000003U)

#define L3_NOC_CLK1_DSS_TARG_ADDRSPACESIZELOG_SHIFT                                (0U)
#define L3_NOC_CLK1_DSS_TARG_ADDRSPACESIZELOG_MASK                                 (0x0000001fU)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_AES1_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_AES1_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                 (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                  (0x00000001U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED              (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                (1U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                   (16U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                    (0x003f0000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT      (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK       (0x00ffffffU)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT              (24U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK               (0xff000000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                      (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                       (0x00000001U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                     (2U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                      (0x00000004U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                      (3U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                       (0x00000008U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                     (4U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                      (0x00000010U)

#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                         (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                        (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                         (0x00000003U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                          (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                         (1U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                         (2U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                       (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                      (1U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                      (2U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                      (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                       (0x00000001U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                        (1U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                         (0x00000002U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                       (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                    (1U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                         (18U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_ERRCNT_MASK                          (0x00040000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                         (19U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_FLTCNT_MASK                          (0x00080000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                         (31U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MAIN_CLRLOG_MASK                          (0x80000000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_OPCODE_SHIFT                          (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_OPCODE_MASK                           (0x0000000fU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                        (6U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_PRESSURE_MASK                         (0x000000c0U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_ERR_SHIFT                             (11U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_ERR_MASK                              (0x00000800U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                    (12U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                     (0x0000f000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_LEN1_SHIFT                            (18U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_HDR_LEN1_MASK                             (0x03fc0000U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_MASK                              (0x000000ffU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_MASK                              (0x0000007fU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_INFO_SHIFT                                (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_INFO_MASK                                 (0x000000ffU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_SHIFT                           (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_MASK                            (0xffffffffU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_SHIFT                           (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_MASK                            (0x00000003U)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                     (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                      (0x000000ffU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                  (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                   (0x000000ffU)

#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                    (0x00000003U)

#define L3_NOC_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_SHIFT                              (0U)
#define L3_NOC_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_MASK                               (0x0000001fU)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_AES2_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_AES2_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                 (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                  (0x00000001U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED              (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                (1U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                   (16U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                    (0x003f0000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT      (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK       (0x00ffffffU)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT              (24U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK               (0xff000000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                      (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                       (0x00000001U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                     (2U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                      (0x00000004U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                      (3U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                       (0x00000008U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                     (4U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                      (0x00000010U)

#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                         (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                        (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                         (0x00000003U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                          (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                         (1U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                         (2U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                       (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                      (1U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                      (2U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                      (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                       (0x00000001U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                        (1U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                         (0x00000002U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                       (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                    (1U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                         (18U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                          (0x00040000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                         (19U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                          (0x00080000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                         (31U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                          (0x80000000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                          (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_OPCODE_MASK                           (0x0000000fU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                        (6U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_PRESSURE_MASK                         (0x000000c0U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_ERR_SHIFT                             (11U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_ERR_MASK                              (0x00000800U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                    (12U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                     (0x0000f000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_LEN1_SHIFT                            (18U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_HDR_LEN1_MASK                             (0x03fc0000U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_MASK                              (0x000000ffU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_MASK                              (0x0000007fU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_INFO_SHIFT                                (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_INFO_MASK                                 (0x000000ffU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                           (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_MASK                            (0xffffffffU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                           (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_MASK                            (0x00000003U)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                     (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                      (0x000000ffU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                  (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                   (0x000000ffU)

#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                    (0x00000003U)

#define L3_NOC_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_SHIFT                              (0U)
#define L3_NOC_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_MASK                               (0x0000001fU)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                 (0x00000001U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED             (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS               (1U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                  (16U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                   (0x003f0000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT     (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK      (0x00ffffffU)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT             (24U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK              (0xff000000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                     (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                      (0x00000001U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                    (2U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                     (0x00000004U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                     (3U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                      (0x00000008U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                    (4U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                     (0x00000010U)

#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                        (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                         (0x0000007fU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                       (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                        (0x00000003U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                         (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                        (1U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                        (2U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                    (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                     (0x00000003U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                      (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                     (1U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                     (2U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                     (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                      (0x00000001U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                       (1U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                        (0x00000002U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                      (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                   (1U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                        (18U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                         (0x00040000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                        (19U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                         (0x00080000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                        (31U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                         (0x80000000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                         (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_OPCODE_MASK                          (0x0000000fU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                       (6U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_PRESSURE_MASK                        (0x000000c0U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_ERR_SHIFT                            (11U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_ERR_MASK                             (0x00000800U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                   (12U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                    (0x0000f000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_LEN1_SHIFT                           (18U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_HDR_LEN1_MASK                            (0x03fc0000U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_SHIFT                            (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_MASK                             (0x000000ffU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_SHIFT                            (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_MASK                             (0x0000007fU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_INFO_SHIFT                               (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_INFO_MASK                                (0x000000ffU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                          (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_MASK                           (0xffffffffU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                          (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_MASK                           (0x00000003U)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                    (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                     (0x000000ffU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                 (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                  (0x000000ffU)

#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                   (0x00000003U)

#define L3_NOC_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_SHIFT                             (0U)
#define L3_NOC_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_MASK                              (0x0000001fU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT               (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                (0x00000001U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED            (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS              (1U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                 (16U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                  (0x003f0000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT    (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK     (0x00ffffffU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT            (24U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK             (0xff000000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                    (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                     (0x00000001U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                   (2U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                    (0x00000004U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                    (3U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                     (0x00000008U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                   (4U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                    (0x00000010U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                       (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_MASK                        (0x0000007fU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                   (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                    (0x00000003U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                     (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                    (1U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                    (2U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                    (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                     (0x00000001U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                      (1U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                       (0x00000002U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                     (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                  (1U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                       (18U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_ERRCNT_MASK                        (0x00040000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                       (19U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_FLTCNT_MASK                        (0x00080000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                       (31U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_CLRLOG_MASK                        (0x80000000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_OPCODE_SHIFT                        (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_OPCODE_MASK                         (0x0000000fU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                      (6U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_PRESSURE_MASK                       (0x000000c0U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_ERR_SHIFT                           (11U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_ERR_MASK                            (0x00000800U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                  (12U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                   (0x0000f000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_LEN1_SHIFT                          (18U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_LEN1_MASK                           (0x03fc0000U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_SHIFT                           (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_MASK                            (0x000000ffU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_SHIFT                           (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_MASK                            (0x0000007fU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_SHIFT                              (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_SHIFT                         (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_MASK                          (0xffffffffU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_SHIFT                         (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_MASK                          (0x00000003U)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                   (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                 (0x000000ffU)

#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                 (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                  (0x00000003U)

#define L3_NOC_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_SHIFT                            (0U)
#define L3_NOC_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_MASK                             (0x0000001fU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT            (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK             (0x00000001U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED         (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS           (1U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT              (16U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK               (0x003f0000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00ffffffU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT         (24U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK          (0xff000000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                 (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                  (0x00000001U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                (2U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                 (0x00000004U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                 (3U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                  (0x00000008U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                (4U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                 (0x00000010U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                    (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                     (0x0000007fU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                   (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                    (0x00000003U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                     (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                    (1U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                    (2U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                 (0x00000003U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                  (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                 (1U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                 (2U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                 (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                  (0x00000001U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                   (1U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                    (0x00000002U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                  (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM               (1U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                    (18U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                     (0x00040000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                    (19U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                     (0x00080000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                    (31U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                     (0x80000000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_OPCODE_MASK                      (0x0000000fU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                   (6U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_PRESSURE_MASK                    (0x000000c0U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_ERR_SHIFT                        (11U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_ERR_MASK                         (0x00000800U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT               (12U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                (0x0000f000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_LEN1_SHIFT                       (18U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_LEN1_MASK                        (0x03fc0000U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_SHIFT                        (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_MASK                         (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_SHIFT                        (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_MASK                         (0x0000007fU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_SHIFT                           (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_MASK                            (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                      (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_MASK                       (0xffffffffU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                      (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_MASK                       (0x00000003U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                 (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT             (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK              (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT              (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK               (0x00000003U)

#define L3_NOC_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_SHIFT                         (0U)
#define L3_NOC_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_MASK                          (0x0000001fU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT            (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK             (0x00000001U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED         (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS           (1U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT              (16U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_CORECODE_MASK               (0x003f0000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00ffffffU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT         (24U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK          (0xff000000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                 (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                  (0x00000001U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                (2U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                 (0x00000004U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                 (3U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                  (0x00000008U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                (4U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                 (0x00000010U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                    (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_MASK                     (0x0000007fU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                   (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                    (0x00000003U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                     (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                    (1U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                    (2U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                 (0x00000003U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                  (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                 (1U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                 (2U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                 (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                  (0x00000001U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                   (1U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                    (0x00000002U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                  (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM               (1U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                    (18U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_ERRCNT_MASK                     (0x00040000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                    (19U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_FLTCNT_MASK                     (0x00080000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                    (31U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_CLRLOG_MASK                     (0x80000000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_OPCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_OPCODE_MASK                      (0x0000000fU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                   (6U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_PRESSURE_MASK                    (0x000000c0U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_ERR_SHIFT                        (11U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_ERR_MASK                         (0x00000800U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT               (12U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                (0x0000f000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_LEN1_SHIFT                       (18U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_LEN1_MASK                        (0x03fc0000U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_SHIFT                        (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_MASK                         (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_SHIFT                        (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_MASK                         (0x0000007fU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_SHIFT                           (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_MASK                            (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_SHIFT                      (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_MASK                       (0xffffffffU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_SHIFT                      (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_MASK                       (0x00000003U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                 (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT             (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK              (0x000000ffU)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT              (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK               (0x00000003U)

#define L3_NOC_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_SHIFT                         (0U)
#define L3_NOC_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_MASK                          (0x0000001fU)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                 (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                  (0x00000001U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED              (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                (1U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                   (16U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                    (0x003f0000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT      (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK       (0x00ffffffU)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT              (24U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK               (0xff000000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                      (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                       (0x00000001U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                     (2U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                      (0x00000004U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                      (3U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                       (0x00000008U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                     (4U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                      (0x00000010U)

#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                         (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_MASK                          (0x0000007fU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                        (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                         (0x00000003U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                          (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                         (1U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                         (2U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                       (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                      (1U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                      (2U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                      (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                       (0x00000001U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                        (1U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                         (0x00000002U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                       (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                    (1U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                         (18U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_ERRCNT_MASK                          (0x00040000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                         (19U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_FLTCNT_MASK                          (0x00080000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                         (31U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MAIN_CLRLOG_MASK                          (0x80000000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_OPCODE_SHIFT                          (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_OPCODE_MASK                           (0x0000000fU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                        (6U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_PRESSURE_MASK                         (0x000000c0U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_ERR_SHIFT                             (11U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_ERR_MASK                              (0x00000800U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                    (12U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                     (0x0000f000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_LEN1_SHIFT                            (18U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_HDR_LEN1_MASK                             (0x03fc0000U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_MASK                              (0x000000ffU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_SHIFT                             (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_MASK                              (0x0000007fU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_INFO_SHIFT                                (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_INFO_MASK                                 (0x000000ffU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_SHIFT                           (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_MASK                            (0xffffffffU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_SHIFT                           (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_MASK                            (0x00000003U)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                     (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                      (0x000000ffU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                  (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                   (0x000000ffU)

#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                   (0U)
#define L3_NOC_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                    (0x00000003U)

#define L3_NOC_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_SHIFT                              (0U)
#define L3_NOC_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_MASK                               (0x0000001fU)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                       (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                        (0x00000001U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                      (2U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                       (0x00000004U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                       (3U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                        (0x00000008U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                      (4U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                       (0x00000010U)

#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                          (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_MASK                           (0x0000007fU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                      (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                       (0x00000003U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                        (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                       (1U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                       (2U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                       (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                        (0x00000001U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                         (1U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                          (0x00000002U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                        (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                     (1U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                          (18U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_ERRCNT_MASK                           (0x00040000U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                          (19U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_FLTCNT_MASK                           (0x00080000U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                          (31U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MAIN_CLRLOG_MASK                           (0x80000000U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_OPCODE_SHIFT                           (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_OPCODE_MASK                            (0x0000000fU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                         (6U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_PRESSURE_MASK                          (0x000000c0U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_ERR_SHIFT                              (11U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_ERR_MASK                               (0x00000800U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                     (12U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                      (0x0000f000U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_LEN1_SHIFT                             (18U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_HDR_LEN1_MASK                              (0x03fc0000U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_MASK                               (0x000000ffU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_SHIFT                              (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_MASK                               (0x0000007fU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_INFO_SHIFT                                 (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_INFO_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_SHIFT                            (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_MASK                             (0xffffffffU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_SHIFT                            (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_MASK                             (0x00000003U)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                      (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                   (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                    (0x000000ffU)

#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                    (0U)
#define L3_NOC_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                     (0x00000003U)

#define L3_NOC_CLK1_QSPI_TARG_ADDRSPACESIZELOG_SHIFT                               (0U)
#define L3_NOC_CLK1_QSPI_TARG_ADDRSPACESIZELOG_MASK                                (0x0000001fU)

#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                     (0U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG_VENDORCODE_MASK                      (0x00000001U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED                  (0U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                    (1U)

#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG_CORECODE_SHIFT                       (16U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_COREREG_CORECODE_MASK                        (0x003f0000U)

#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT          (0U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK           (0x00ffffffU)

#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT                  (24U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                   (0xff000000U)

#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                         (2U)
#define L3_NOC_CLK1_HOST_2_STDHOSTHDR_MAINCTLREG_FLT_MASK                          (0x00000004U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTSTDLVL_0_SHIFT                            (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTSTDLVL_0_MASK                             (0x00000003U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTSTDLVL_0_NONE                              (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTSTDLVL_0_ERROR                             (1U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTSTDLVL_0_FAULT                             (2U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTCUSTOMLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTCUSTOMLVL_0_NONE                           (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                          (1U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                          (2U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                          (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRLOGVLD_MASK                           (0x00000001U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRTYPE_SHIFT                            (1U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRTYPE_MASK                             (0x00000002U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRTYPE_ERR_STD                           (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                        (1U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRCNT_SHIFT                             (18U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_ERRCNT_MASK                              (0x00040000U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_FLTCNT_SHIFT                             (19U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_FLTCNT_MASK                              (0x00080000U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_CLRLOG_SHIFT                             (31U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MAIN_CLRLOG_MASK                              (0x80000000U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_OPCODE_SHIFT                              (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_OPCODE_MASK                               (0x0000000fU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_PRESSURE_SHIFT                            (6U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_PRESSURE_MASK                             (0x000000c0U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_ERR_SHIFT                                 (11U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_ERR_MASK                                  (0x00000800U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                        (12U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                         (0x0000f000U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_LEN1_SHIFT                                (18U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_HDR_LEN1_MASK                                 (0x03fc0000U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_MSTADDR_SHIFT                                 (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_MSTADDR_MASK                                  (0x000000ffU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVADDR_SHIFT                                 (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVADDR_MASK                                  (0x0000007fU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_INFO_SHIFT                                    (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_INFO_MASK                                     (0x000000ffU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVOFSLSB_SHIFT                               (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVOFSLSB_MASK                                (0xffffffffU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVOFSMSB_SHIFT                               (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_SLVOFSMSB_MASK                                (0x00000003U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                      (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                       (0x000000ffU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_INFO_SHIFT                         (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_INFO_MASK                          (0x000000ffU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_WR_SHIFT                           (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_WR_MASK                            (0x00000001U)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_ADDR_SHIFT                         (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_ADDR_MASK                          (0x001fffffU)

#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_DECERR_SHIFT                       (0U)
#define L3_NOC_CLK1_HOST_2_STDERRLOG_CUSTOMINFO_DECERR_MASK                        (0x00000001U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_VENDORCODE_SHIFT          (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_VENDORCODE_MASK           (0x00000001U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED       (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS         (1U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_CORECODE_SHIFT            (16U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_CORECODE_MASK             (0x003f0000U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT    (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK     (0x00ffffffU)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT       (24U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_REVISIONID_MASK        (0xff000000U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_MASK0_SHIFT                                  (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_MASK0_MASK                                   (0x00000003U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_REGERR0_SHIFT                                (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_REGERR0_MASK                                 (0x00000003U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_MASK1_SHIFT                                  (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_MASK1_MASK                                   (0x00000003U)

#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_REGERR1_SHIFT                                (0U)
#define L3_NOC_CLK1_FLAGMUX_CLK1MERGE_REGERR1_MASK                                 (0x00000003U)

#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_FLAGMUX_1_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_FLAGMUX_1_MASK0_SHIFT                                          (0U)
#define L3_NOC_CLK1_FLAGMUX_1_MASK0_MASK                                           (0x0003ffffU)

#define L3_NOC_CLK1_FLAGMUX_1_REGERR0_SHIFT                                        (0U)
#define L3_NOC_CLK1_FLAGMUX_1_REGERR0_MASK                                         (0x0003ffffU)

#define L3_NOC_CLK1_FLAGMUX_1_MASK1_SHIFT                                          (0U)
#define L3_NOC_CLK1_FLAGMUX_1_MASK1_MASK                                           (0x0003ffffU)

#define L3_NOC_CLK1_FLAGMUX_1_REGERR1_SHIFT                                        (0U)
#define L3_NOC_CLK1_FLAGMUX_1_REGERR1_MASK                                         (0x0003ffffU)

#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK1_FLAGMUX_2_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK1_FLAGMUX_2_MASK0_SHIFT                                          (0U)
#define L3_NOC_CLK1_FLAGMUX_2_MASK0_MASK                                           (0x000fffffU)

#define L3_NOC_CLK1_FLAGMUX_2_REGERR0_SHIFT                                        (0U)
#define L3_NOC_CLK1_FLAGMUX_2_REGERR0_MASK                                         (0x000fffffU)

#define L3_NOC_CLK1_FLAGMUX_2_MASK1_SHIFT                                          (0U)
#define L3_NOC_CLK1_FLAGMUX_2_MASK1_MASK                                           (0x000fffffU)

#define L3_NOC_CLK1_FLAGMUX_2_REGERR1_SHIFT                                        (0U)
#define L3_NOC_CLK1_FLAGMUX_2_REGERR1_MASK                                         (0x000fffffU)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT            (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK             (0x00000001U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED         (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS           (1U)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT              (16U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK               (0x003f0000U)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00ffffffU)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT         (24U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK          (0xff000000U)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                     (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                      (0x0000001fU)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                        (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_MASK                         (0x0000000fU)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_WATERMARK_0_SHIFT                              (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_WATERMARK_0_MASK                               (0x00003fffU)

#define L3_NOC_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_SHIFT                             (0U)
#define L3_NOC_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_MASK                              (0x00000001U)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT            (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK             (0x00000001U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED         (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS           (1U)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT              (16U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK               (0x003f0000U)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00ffffffU)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT         (24U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK          (0xff000000U)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                     (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                      (0x0000001fU)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                        (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_BANDWIDTH_INTEGER_MASK                         (0x0000000fU)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_WATERMARK_0_SHIFT                              (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_WATERMARK_0_MASK                               (0x00003fffU)

#define L3_NOC_CLK1_MMU2_BW_LIMITER_CLEARHISTORY_SHIFT                             (0U)
#define L3_NOC_CLK1_MMU2_BW_LIMITER_CLEARHISTORY_MASK                              (0x00000001U)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT            (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK             (0x00000001U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED         (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS           (1U)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT              (16U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK               (0x003f0000U)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00ffffffU)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT         (24U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK          (0xff000000U)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                     (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                      (0x0000001fU)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                        (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_BANDWIDTH_INTEGER_MASK                         (0x0000000fU)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_WATERMARK_0_SHIFT                              (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_WATERMARK_0_MASK                               (0x00003fffU)

#define L3_NOC_CLK1_IPU1_BW_LIMITER_CLEARHISTORY_SHIFT                             (0U)
#define L3_NOC_CLK1_IPU1_BW_LIMITER_CLEARHISTORY_MASK                              (0x00000001U)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_SHIFT      (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_MASK       (0x00000001U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED   (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS     (1U)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_SHIFT        (16U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_MASK         (0x003f0000U)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT    (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK     (0x00ffffffU)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT   (24U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_MASK    (0xff000000U)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_MASK                           (0x0003ffffU)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_HIGH_SHIFT                         (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_HIGH_MASK                          (0x00000003U)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_LOW_SHIFT                          (2U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_LOW_MASK                           (0x0000000cU)

#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_SHIFT                       (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_MASK                        (0x00000001U)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_SHIFT      (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_MASK       (0x00000001U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED   (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS     (1U)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_SHIFT        (16U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_MASK         (0x003f0000U)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT    (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK     (0x00ffffffU)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT   (24U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_MASK    (0xff000000U)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_MASK                           (0x0003ffffU)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_HIGH_SHIFT                         (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_HIGH_MASK                          (0x00000003U)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_LOW_SHIFT                          (2U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_LOW_MASK                           (0x0000000cU)

#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_SHIFT                       (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_MASK                        (0x00000001U)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT       (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK        (0x00000001U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED    (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS      (1U)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT         (16U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK          (0x003f0000U)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT     (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK      (0x00ffffffU)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT    (24U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK     (0xff000000U)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                 (0x0000001fU)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                   (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_BANDWIDTH_INTEGER_MASK                    (0x0000000fU)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_WATERMARK_0_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_WATERMARK_0_MASK                          (0x00003fffU)

#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_CLEARHISTORY_SHIFT                        (0U)
#define L3_NOC_CLK1_DSP2_EDMA_BW_LIMITER_CLEARHISTORY_MASK                         (0x00000001U)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT       (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK        (0x00000001U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED    (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS      (1U)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT         (16U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK          (0x003f0000U)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT     (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK      (0x00ffffffU)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT    (24U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK     (0xff000000U)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                 (0x0000001fU)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                   (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_BANDWIDTH_INTEGER_MASK                    (0x0000000fU)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_WATERMARK_0_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_WATERMARK_0_MASK                          (0x00003fffU)

#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_CLEARHISTORY_SHIFT                        (0U)
#define L3_NOC_CLK1_DSP1_EDMA_BW_LIMITER_CLEARHISTORY_MASK                         (0x00000001U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_SHIFT     (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_MASK      (0x00000001U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS    (1U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_SHIFT       (16U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_MASK        (0x003f0000U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_MASK   (0xff000000U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_MASK                          (0x0003ffffU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_MASK                          (0x00003fffU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_HIGH_SHIFT                        (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_HIGH_MASK                         (0x00000003U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_LOW_SHIFT                         (2U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_LOW_MASK                          (0x0000000cU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_SHIFT                      (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_MASK                       (0x00000001U)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_SHIFT          (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_MASK           (0x00000001U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED       (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS         (1U)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_SHIFT            (16U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_MASK             (0x003f0000U)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT       (24U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_MASK        (0xff000000U)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_BANDWIDTH_SHIFT                              (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_BANDWIDTH_MASK                               (0x0003ffffU)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_WATERMARK_SHIFT                              (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_WATERMARK_MASK                               (0x00003fffU)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_PRESS_HIGH_SHIFT                             (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_PRESS_HIGH_MASK                              (0x00000003U)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_PRESS_LOW_SHIFT                              (2U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_PRESS_LOW_MASK                               (0x0000000cU)

#define L3_NOC_CLK1_IPU1_BW_REGULATOR_CLEARHISTORY_SHIFT                           (0U)
#define L3_NOC_CLK1_IPU1_BW_REGULATOR_CLEARHISTORY_MASK                            (0x00000001U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_SHIFT     (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_MASK      (0x00000001U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS    (1U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_SHIFT       (16U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_MASK        (0x003f0000U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_MASK   (0xff000000U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_MASK                          (0x0003ffffU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_MASK                          (0x00003fffU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_HIGH_SHIFT                        (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_HIGH_MASK                         (0x00000003U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_LOW_SHIFT                         (2U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_LOW_MASK                          (0x0000000cU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_SHIFT                      (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_MASK                       (0x00000001U)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT         (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK          (0x00000001U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED      (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS        (1U)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT           (16U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK            (0x003f0000U)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT      (24U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK       (0xff000000U)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                  (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                   (0x0000001fU)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                     (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_BANDWIDTH_INTEGER_MASK                      (0x0000000fU)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_WATERMARK_0_SHIFT                           (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_WATERMARK_0_MASK                            (0x00003fffU)

#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_CLEARHISTORY_SHIFT                          (0U)
#define L3_NOC_CLK1_PCIESS1_BW_LIMITER_CLEARHISTORY_MASK                           (0x00000001U)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_SHIFT       (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_MASK        (0x00000001U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED    (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS      (1U)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_SHIFT         (16U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_CORECODE_MASK          (0x003f0000U)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT    (24U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_REVISIONID_MASK     (0xff000000U)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_SHIFT                           (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_MASK                            (0x0003ffffU)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_SHIFT                           (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_MASK                            (0x00003fffU)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_PRESS_HIGH_SHIFT                          (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_PRESS_HIGH_MASK                           (0x00000003U)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_PRESS_LOW_SHIFT                           (2U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_PRESS_LOW_MASK                            (0x0000000cU)

#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_SHIFT                        (0U)
#define L3_NOC_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_MASK                         (0x00000001U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG_VENDORCODE_SHIFT           (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG_VENDORCODE_MASK            (0x00000001U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED        (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS          (1U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG_CORECODE_SHIFT             (16U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG_CORECODE_MASK              (0x003f0000U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT        (24U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG_REVISIONID_MASK         (0xff000000U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_MASK0_SHIFT                                   (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_MASK0_MASK                                    (0x0003ffffU)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_REGERR0_SHIFT                                 (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT1_REGERR0_MASK                                  (0x0003ffffU)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG_VENDORCODE_SHIFT           (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG_VENDORCODE_MASK            (0x00000001U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED        (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS          (1U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG_CORECODE_SHIFT             (16U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG_CORECODE_MASK              (0x003f0000U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT        (24U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG_REVISIONID_MASK         (0xff000000U)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_MASK0_SHIFT                                   (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_MASK0_MASK                                    (0x0000ffffU)

#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_REGERR0_SHIFT                                 (0U)
#define L3_NOC_CLK1_FLAGMUX_TIMEOUT2_REGERR0_MASK                                  (0x0000ffffU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT       (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK        (0x00000001U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED    (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS      (1U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT         (16U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK          (0x003f0000U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT    (24U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK     (0xff000000U)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                 (0x0000001fU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                   (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_BANDWIDTH_INTEGER_MASK                    (0x0000000fU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_WATERMARK_0_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_WATERMARK_0_MASK                          (0x00003fffU)

#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_CLEARHISTORY_SHIFT                        (0U)
#define L3_NOC_CLK1_DSP1_MDMA_BW_LIMITER_CLEARHISTORY_MASK                         (0x00000001U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT       (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK        (0x00000001U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED    (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS      (1U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT         (16U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK          (0x003f0000U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT    (24U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK     (0xff000000U)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                 (0x0000001fU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                   (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_BANDWIDTH_INTEGER_MASK                    (0x0000000fU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_WATERMARK_0_SHIFT                         (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_WATERMARK_0_MASK                          (0x00003fffU)

#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_CLEARHISTORY_SHIFT                        (0U)
#define L3_NOC_CLK1_DSP2_MDMA_BW_LIMITER_CLEARHISTORY_MASK                         (0x00000001U)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_EVE1_TC0_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_EVE1_TC1_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_ISS_NRT2_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_ISS_NRT1_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_SHIFT                 (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_MASK                  (0x0000001fU)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_SHIFT                    (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_MASK                     (0x0000000fU)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_SHIFT                          (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_MASK                           (0x00003fffU)

#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_SHIFT                         (0U)
#define L3_NOC_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_MASK                          (0x00000001U)

#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                     (0U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_MASK                      (0x00000001U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED                  (0U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                    (1U)

#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG_CORECODE_SHIFT                       (16U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_COREREG_CORECODE_MASK                        (0x003f0000U)

#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT          (0U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK           (0x00ffffffU)

#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT                  (24U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                   (0xff000000U)

#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                         (2U)
#define L3_NOC_CLK2_HOST_1_STDHOSTHDR_MAINCTLREG_FLT_MASK                          (0x00000004U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTSTDLVL_0_SHIFT                            (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTSTDLVL_0_MASK                             (0x00000003U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTSTDLVL_0_NONE                              (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTSTDLVL_0_ERROR                             (1U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTSTDLVL_0_FAULT                             (2U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                         (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_MASK                          (0x00000003U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_NONE                           (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                          (1U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                          (2U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                          (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRLOGVLD_MASK                           (0x00000001U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRTYPE_SHIFT                            (1U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRTYPE_MASK                             (0x00000002U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRTYPE_ERR_STD                           (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                        (1U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRCNT_SHIFT                             (18U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_ERRCNT_MASK                              (0x00040000U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_FLTCNT_SHIFT                             (19U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_FLTCNT_MASK                              (0x00080000U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_CLRLOG_SHIFT                             (31U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MAIN_CLRLOG_MASK                              (0x80000000U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_OPCODE_SHIFT                              (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_OPCODE_MASK                               (0x0000000fU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_PRESSURE_SHIFT                            (6U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_PRESSURE_MASK                             (0x000000c0U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_ERR_SHIFT                                 (11U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_ERR_MASK                                  (0x00000800U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                        (12U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                         (0x0000f000U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_LEN1_SHIFT                                (18U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_HDR_LEN1_MASK                                 (0x03fc0000U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_MSTADDR_SHIFT                                 (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_MSTADDR_MASK                                  (0x000000ffU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVADDR_SHIFT                                 (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVADDR_MASK                                  (0x0000007fU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_INFO_SHIFT                                    (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_INFO_MASK                                     (0x000000ffU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVOFSLSB_SHIFT                               (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVOFSLSB_MASK                                (0xffffffffU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVOFSMSB_SHIFT                               (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_SLVOFSMSB_MASK                                (0x00000003U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                      (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                       (0x000000ffU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_INFO_SHIFT                         (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_INFO_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_WR_SHIFT                           (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_WR_MASK                            (0x00000001U)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_ADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_ADDR_MASK                          (0x001fffffU)

#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_DECERR_SHIFT                       (0U)
#define L3_NOC_CLK2_HOST_1_STDERRLOG_CUSTOMINFO_DECERR_MASK                        (0x00000001U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                 (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK                  (0x00000001U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED              (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                (1U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT                   (16U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_COREREG_CORECODE_MASK                    (0x003f0000U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT      (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK       (0x00ffffffU)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT              (24U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK               (0xff000000U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT                      (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK                       (0x00000001U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT                     (2U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK                      (0x00000004U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT                      (3U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK                       (0x00000008U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT                     (4U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK                      (0x00000010U)

#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                         (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT                        (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                         (0x00000003U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                          (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                         (1U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                         (2U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT                     (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK                      (0x00000003U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE                       (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR                      (1U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT                      (2U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT                      (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK                       (0x00000001U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT                        (1U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                         (0x00000002U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD                       (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM                    (1U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                         (18U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_ERRCNT_MASK                          (0x00040000U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                         (19U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_FLTCNT_MASK                          (0x00080000U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                         (31U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MAIN_CLRLOG_MASK                          (0x80000000U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_OPCODE_SHIFT                          (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_OPCODE_MASK                           (0x0000000fU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_PRESSURE_SHIFT                        (6U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_PRESSURE_MASK                         (0x000000c0U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_ERR_SHIFT                             (11U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_ERR_MASK                              (0x00000800U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT                    (12U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK                     (0x0000f000U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_LEN1_SHIFT                            (18U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_HDR_LEN1_MASK                             (0x03fc0000U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MSTADDR_SHIFT                             (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_MSTADDR_MASK                              (0x000000ffU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVADDR_SHIFT                             (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVADDR_MASK                              (0x0000007fU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_INFO_SHIFT                                (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_INFO_MASK                                 (0x000000ffU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVOFSLSB_SHIFT                           (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVOFSLSB_MASK                            (0xffffffffU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVOFSMSB_SHIFT                           (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_SLVOFSMSB_MASK                            (0x00000003U)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT                     (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK                      (0x000000ffU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT                  (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK                   (0x000000ffU)

#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT                   (0U)
#define L3_NOC_CLK2_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK                    (0x00000003U)

#define L3_NOC_CLK2_INSTR_TARG_ADDRSPACESIZELOG_SHIFT                              (0U)
#define L3_NOC_CLK2_INSTR_TARG_ADDRSPACESIZELOG_MASK                               (0x0000001fU)

#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK2_FLAGMUX_1_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK2_FLAGMUX_1_MASK0_SHIFT                                          (0U)
#define L3_NOC_CLK2_FLAGMUX_1_MASK0_MASK                                           (0x0000000fU)

#define L3_NOC_CLK2_FLAGMUX_1_REGERR0_SHIFT                                        (0U)
#define L3_NOC_CLK2_FLAGMUX_1_REGERR0_MASK                                         (0x0000000fU)

#define L3_NOC_CLK2_FLAGMUX_1_MASK1_SHIFT                                          (0U)
#define L3_NOC_CLK2_FLAGMUX_1_MASK1_MASK                                           (0x0000000fU)

#define L3_NOC_CLK2_FLAGMUX_1_REGERR1_SHIFT                                        (0U)
#define L3_NOC_CLK2_FLAGMUX_1_REGERR1_MASK                                         (0x0000000fU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT        (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_VENDORCODE_MASK         (0x00000001U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED     (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS       (1U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_CORECODE_SHIFT          (16U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_CORECODE_MASK           (0x003f0000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT     (24U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK      (0xff000000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_EN_SHIFT             (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_EN_MASK              (0x00000001U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT            (2U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_FLT_MASK             (0x00000004U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_CM_SHIFT             (3U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_CM_MASK              (0x00000008U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT            (4U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_SEC_MASK             (0x00000010U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_SHIFT                (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_MASK                 (0x0000007fU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_0_SHIFT               (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_0_MASK                (0x00000003U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_0_NONE                 (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_0_ERROR                (1U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_0_FAULT                (2U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT            (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_MASK             (0x00000003U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_NONE              (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_ERROR             (1U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_0_FAULT             (2U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRLOGVLD_SHIFT             (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRLOGVLD_MASK              (0x00000001U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRTYPE_SHIFT               (1U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRTYPE_MASK                (0x00000002U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_STD              (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM           (1U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRCNT_SHIFT                (18U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_ERRCNT_MASK                 (0x00040000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_FLTCNT_SHIFT                (19U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_FLTCNT_MASK                 (0x00080000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_CLRLOG_SHIFT                (31U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_CLRLOG_MASK                 (0x80000000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_OPCODE_SHIFT                 (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_OPCODE_MASK                  (0x0000000fU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_PRESSURE_SHIFT               (6U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_PRESSURE_MASK                (0x000000c0U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_ERR_SHIFT                    (11U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_ERR_MASK                     (0x00000800U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT           (12U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STOPOFSWRPSZ_MASK            (0x0000f000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_LEN1_SHIFT                   (18U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_LEN1_MASK                    (0x03fc0000U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_SHIFT                    (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_MASK                     (0x000000ffU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_SHIFT                    (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_MASK                     (0x0000007fU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_SHIFT                       (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_MASK                        (0x000000ffU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_SHIFT                  (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_MASK                   (0xffffffffU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_SHIFT                  (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_MASK                   (0x00000003U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_SHIFT            (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_MASK             (0x000000ffU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT         (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_MASK          (0x000000ffU)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT          (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_MASK           (0x00000003U)

#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_SHIFT                     (0U)
#define L3_NOC_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_MASK                      (0x0000001fU)

#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG_VENDORCODE_SHIFT            (0U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG_VENDORCODE_MASK             (0x00000001U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED         (0U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS           (1U)

#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG_CORECODE_SHIFT              (16U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG_CORECODE_MASK               (0x003f0000U)

#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00ffffffU)

#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT         (24U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG_REVISIONID_MASK          (0xff000000U)

#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_MASK0_SHIFT                                    (0U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_MASK0_MASK                                     (0x00000003U)

#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_REGERR0_SHIFT                                  (0U)
#define L3_NOC_CLK2_FLAGMUX_TIMEOUT_REGERR0_MASK                                   (0x00000003U)

#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_VENDORCODE_SHIFT          (0U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_VENDORCODE_MASK           (0x00000001U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED       (0U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS         (1U)

#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_CORECODE_SHIFT            (16U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_CORECODE_MASK             (0x003f0000U)

#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT (0U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK (0x00ffffffU)

#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT       (24U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_REVISIONID_MASK        (0xff000000U)

#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_MASK0_SHIFT                                  (0U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_MASK0_MASK                                   (0x0000000fU)

#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_REGERR0_SHIFT                                (0U)
#define L3_NOC_CLK2_FLAGMUX_STATCOLLS_REGERR0_MASK                                 (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK2_STATCOLL1_EN_SHIFT                                             (0U)
#define L3_NOC_CLK2_STATCOLL1_EN_MASK                                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_SOFTEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL1_SOFTEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_IGNORESUSPEND_SHIFT                                  (0U)
#define L3_NOC_CLK2_STATCOLL1_IGNORESUSPEND_MASK                                   (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_TRIGEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL1_TRIGEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_REQEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL1_REQEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL1_RSPEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL1_RSPEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL0_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL1_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL1_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL2_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL2_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL3_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_EVTMUX_SEL3_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_IDENTIFIER_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_IDENTIFIER_MASK                                 (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_COLLECTTIME_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_COLLECTTIME_MASK                                (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_SLVADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_SLVADDR_MASK                                    (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_MSTADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_MSTADDR_MASK                                    (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_SLVOFS_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_SLVOFS_MASK                                     (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_MODE_MANUAL_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_MODE_MANUAL_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_MODE_CONDITIONAL_SHIFT                          (1U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_MODE_CONDITIONAL_MASK                           (0x00000002U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_SEND_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_SEND_MASK                                       (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_DISABLE_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_DISABLE_MASK                                    (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_TRIG_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_TRIG_MASK                                 (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE0_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE1_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE2_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_ALARM_MODE3_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT0_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT0_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT1_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT1_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT2_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT2_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT3_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL1_DUMP_CNT3_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP0_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_OP0_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_OP0_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL1_OP0_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP1_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL1_OP1_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_OP1_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP1_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_OP1_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL1_OP1_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP2_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_OP2_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_OP2_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL1_OP2_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_MASK                            (0x00001fffU)

#define L3_NOC_CLK2_STATCOLL1_OP3_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL1_OP3_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL1_OP3_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP3_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL1_OP3_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL1_OP3_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK2_STATCOLL3_EN_SHIFT                                             (0U)
#define L3_NOC_CLK2_STATCOLL3_EN_MASK                                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_SOFTEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL3_SOFTEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_IGNORESUSPEND_SHIFT                                  (0U)
#define L3_NOC_CLK2_STATCOLL3_IGNORESUSPEND_MASK                                   (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_TRIGEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL3_TRIGEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_REQEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL3_REQEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL3_RSPEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL3_RSPEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL0_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL1_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL1_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL2_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL2_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL3_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_EVTMUX_SEL3_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_IDENTIFIER_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_IDENTIFIER_MASK                                 (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_COLLECTTIME_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_COLLECTTIME_MASK                                (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_SLVADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_SLVADDR_MASK                                    (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_MSTADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_MSTADDR_MASK                                    (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_SLVOFS_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_SLVOFS_MASK                                     (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_MODE_MANUAL_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_MODE_MANUAL_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_MODE_CONDITIONAL_SHIFT                          (1U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_MODE_CONDITIONAL_MASK                           (0x00000002U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_SEND_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_SEND_MASK                                       (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_DISABLE_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_DISABLE_MASK                                    (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_TRIG_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_TRIG_MASK                                 (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE0_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE1_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE2_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_ALARM_MODE3_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT0_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT0_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT1_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT1_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT2_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT2_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT3_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL3_DUMP_CNT3_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP0_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_OP0_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_OP0_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL3_OP0_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP1_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL3_OP1_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_OP1_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP1_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_OP1_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL3_OP1_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP2_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_OP2_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_OP2_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL3_OP2_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL3_OP3_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL3_OP3_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL3_OP3_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP3_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL3_OP3_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL3_OP3_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK2_STATCOLL2_EN_SHIFT                                             (0U)
#define L3_NOC_CLK2_STATCOLL2_EN_MASK                                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_SOFTEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL2_SOFTEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_IGNORESUSPEND_SHIFT                                  (0U)
#define L3_NOC_CLK2_STATCOLL2_IGNORESUSPEND_MASK                                   (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_TRIGEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL2_TRIGEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_REQEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL2_REQEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL2_RSPEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL2_RSPEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL0_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL1_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL1_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL2_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL2_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL3_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_EVTMUX_SEL3_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_IDENTIFIER_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_IDENTIFIER_MASK                                 (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_COLLECTTIME_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_COLLECTTIME_MASK                                (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_SLVADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_SLVADDR_MASK                                    (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_MSTADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_MSTADDR_MASK                                    (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_SLVOFS_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_SLVOFS_MASK                                     (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_MODE_MANUAL_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_MODE_MANUAL_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_MODE_CONDITIONAL_SHIFT                          (1U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_MODE_CONDITIONAL_MASK                           (0x00000002U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_SEND_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_SEND_MASK                                       (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_DISABLE_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_DISABLE_MASK                                    (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_TRIG_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_TRIG_MASK                                 (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE0_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE1_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE2_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_ALARM_MODE3_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT0_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT0_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT1_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT1_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT2_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT2_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT3_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL2_DUMP_CNT3_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP0_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_OP0_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_OP0_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL2_OP0_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP1_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL2_OP1_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_OP1_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP1_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_OP1_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL2_OP1_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP2_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_OP2_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_OP2_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL2_OP2_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL2_OP3_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL2_OP3_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL2_OP3_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP3_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL2_OP3_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL2_OP3_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG_VENDORCODE_SHIFT                  (0U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG_VENDORCODE_MASK                   (0x00000001U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED               (0U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS                 (1U)

#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG_CORECODE_SHIFT                    (16U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_COREREG_CORECODE_MASK                     (0x003f0000U)

#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT       (0U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK        (0x00ffffffU)

#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT               (24U)
#define L3_NOC_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_REVISIONID_MASK                (0xff000000U)

#define L3_NOC_CLK2_STATCOLL4_EN_SHIFT                                             (0U)
#define L3_NOC_CLK2_STATCOLL4_EN_MASK                                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_SOFTEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL4_SOFTEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_IGNORESUSPEND_SHIFT                                  (0U)
#define L3_NOC_CLK2_STATCOLL4_IGNORESUSPEND_MASK                                   (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_TRIGEN_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL4_TRIGEN_MASK                                          (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_REQEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL4_REQEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL4_RSPEVT_SHIFT                                         (0U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_MASK                                          (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_NONE                                           (0U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_ANY                                            (1U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_XFER                                           (2U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_WAIT                                           (3U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_BUSY                                           (4U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_PKT                                            (5U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_DATA                                           (6U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_IDLES                                          (7U)
#define L3_NOC_CLK2_STATCOLL4_RSPEVT_LATENCY                                        (8U)

#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL0_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL1_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL1_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL2_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL2_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL3_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_EVTMUX_SEL3_MASK                                     (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_IDENTIFIER_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_IDENTIFIER_MASK                                 (0x0000000fU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_COLLECTTIME_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_COLLECTTIME_MASK                                (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_SLVADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_SLVADDR_MASK                                    (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_MSTADDR_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_MSTADDR_MASK                                    (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_SLVOFS_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_SLVOFS_MASK                                     (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_MODE_MANUAL_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_MODE_MANUAL_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_MODE_CONDITIONAL_SHIFT                          (1U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_MODE_CONDITIONAL_MASK                           (0x00000002U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_SEND_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_SEND_MASK                                       (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_DISABLE_SHIFT                                   (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_DISABLE_MASK                                    (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_TRIG_SHIFT                                (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_TRIG_MASK                                 (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_MASK                               (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE0_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE1_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE2_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3_MASK                                (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3_OFF                                  (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3_MIN                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3_MAX                                  (2U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_ALARM_MODE3_MIN_MAX                              (3U)

#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT0_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT0_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT1_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT1_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT2_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT2_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT3_SHIFT                                      (0U)
#define L3_NOC_CLK2_STATCOLL4_DUMP_CNT3_MASK                                       (0xffffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP0_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_OP0_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_OP0_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL4_OP0_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP1_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL4_OP1_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_OP1_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP1_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_OP1_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL4_OP1_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP2_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_OP2_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_OP2_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL4_OP2_SEL_EXT_EVT                                       (8U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_GLOBALEN_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_GLOBALEN_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_EN0_SHIFT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_EN0_MASK                                     (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_RD_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_RD_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_WR_SHIFT                               (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_WR_MASK                                (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_MASK                           (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_SHIFT                          (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_MASK                           (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_ERR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_ERR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_MASK                       (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_SHIFT                      (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_MASK                       (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_RD_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_RD_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_WR_SHIFT                              (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_WR_MASK                               (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_MASK                          (0x000000ffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_SHIFT                         (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_MASK                          (0x0000007fU)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_SHIFT                             (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_MASK                              (0x00000001U)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_MASK                      (0x0fffffffU)

#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_SHIFT                     (0U)
#define L3_NOC_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_MASK                      (0x00000007U)

#define L3_NOC_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_SHIFT                           (0U)
#define L3_NOC_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_MASK                            (0x000007ffU)

#define L3_NOC_CLK2_STATCOLL4_OP3_EVTINFOSEL_SHIFT                                 (0U)
#define L3_NOC_CLK2_STATCOLL4_OP3_EVTINFOSEL_MASK                                  (0x00000003U)
#define L3_NOC_CLK2_STATCOLL4_OP3_EVTINFOSEL_LEN                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP3_EVTINFOSEL_PRESS                                  (1U)
#define L3_NOC_CLK2_STATCOLL4_OP3_EVTINFOSEL_LATENCY                                (2U)

#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_SHIFT                                        (0U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_MASK                                         (0x0000000fU)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_FILTER_HIT                                    (0U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_MIN_MAX_HIT                                   (1U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_EVT_INFO                                      (2U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_AND_FILTER                                    (3U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_OR_FILTER                                     (4U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_SUM_REQ_EVT                                   (5U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_SUM_RSP_EVT                                   (6U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_SUM_ALL_EVT                                   (7U)
#define L3_NOC_CLK2_STATCOLL4_OP3_SEL_EXT_EVT                                       (8U)

#ifdef __cplusplus
}
#endif
#endif  /* HW_L3_NOC_H_ */

