// Seed: 1171716272
module module_0 #(
    parameter id_3 = 32'd74
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  _id_3 :
  assert property (@(posedge -1) 1)
  else $clog2(14);
  ;
  wire [-1  -  -1 : id_3] id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  logic id_14 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    output uwire id_11,
    input uwire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14
  );
endmodule
