//IP Functional Simulation Model
//VERSION_BEGIN 12.0 cbx_mgl 2012:02:08:22:52:39:PN cbx_simgen 2012:02:08:22:13:36:PN  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = altera_std_synchronizer 3 av_xcvr_custom_nr 1 dcfifo 1 lut 288 mux21 712 oper_add 2 oper_less_than 1 oper_mux 20 oper_selector 8 
`timescale 1 ps / 1 ps
module  trsdi_tx
	( 
	enable_crc,
	enable_ln,
	gxb4_cal_clk,
	gxb_tx_clkout,
	rst_tx,
	sdi_gxb_powerdown,
	sdi_reconfig_clk,
	sdi_reconfig_fromgxb,
	sdi_reconfig_togxb,
	sdi_tx,
	tx_ln,
	tx_pclk,
	tx_serial_refclk,
	tx_status,
	tx_std,
	tx_trs,
	txdata) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  enable_crc;
	input   [0:0]  enable_ln;
	input   gxb4_cal_clk;
	output   [0:0]  gxb_tx_clkout;
	input   rst_tx;
	input   sdi_gxb_powerdown;
	input   sdi_reconfig_clk;
	output   [91:0]  sdi_reconfig_fromgxb;
	input   [139:0]  sdi_reconfig_togxb;
	output   [0:0]  sdi_tx;
	input   [21:0]  tx_ln;
	input   tx_pclk;
	input   tx_serial_refclk;
	output   [0:0]  tx_status;
	input   [1:0]  tx_std;
	input   [0:0]  tx_trs;
	input   [19:0]  txdata;

	wire  wire_n1lOii_dout;
	wire  wire_n1lOli_dout;
	wire  [0:0]   wire_n1lOil_pll_locked;
	wire  [91:0]   wire_n1lOil_reconfig_from_xcvr;
	wire  [0:0]   wire_n1lOil_tx_clkout;
	wire  [0:0]   wire_n1lOil_tx_serial_data;
	wire  [19:0]   wire_n1lOiO_q;
	wire  [3:0]   wire_n1lOiO_rdusedw;
	reg	n10O0i61;
	reg	n10O0i62;
	reg	n10O0l59;
	reg	n10O0l60;
	reg	n10O0O57;
	reg	n10O0O58;
	reg	n10Oii55;
	reg	n10Oii56;
	reg	n10Oil53;
	reg	n10Oil54;
	reg	n1i01O51;
	reg	n1i01O52;
	reg	n1iiOi49;
	reg	n1iiOi50;
	reg	n1iOlO47;
	reg	n1iOlO48;
	reg	n1iOOO45;
	reg	n1iOOO46;
	reg	n1l00i31;
	reg	n1l00i32;
	reg	n1l01i33;
	reg	n1l01i34;
	reg	n1l0ii29;
	reg	n1l0ii30;
	reg	n1l0ll27;
	reg	n1l0ll28;
	reg	n1l0Ol25;
	reg	n1l0Ol26;
	reg	n1l10l41;
	reg	n1l10l42;
	reg	n1l11O43;
	reg	n1l11O44;
	reg	n1l1il39;
	reg	n1l1il40;
	reg	n1l1ll37;
	reg	n1l1ll38;
	reg	n1l1Oi35;
	reg	n1l1Oi36;
	reg	n1li0O21;
	reg	n1li0O22;
	reg	n1li1O23;
	reg	n1li1O24;
	reg	n1liiO19;
	reg	n1liiO20;
	reg	n1liOi17;
	reg	n1liOi18;
	reg	n1liOO15;
	reg	n1liOO16;
	reg	n1llii13;
	reg	n1llii14;
	reg	n1llll11;
	reg	n1llll12;
	reg	n1llOi10;
	reg	n1llOi9;
	reg	n1llOl7;
	reg	n1llOl8;
	reg	n1llOO5;
	reg	n1llOO6;
	reg	n1lO0i1;
	reg	n1lO0i2;
	reg	n1lO1O3;
	reg	n1lO1O4;
	reg	n010l;
	reg	n010i_clk_prev;
	wire	wire_n010i_CLRN;
	wire	wire_n010i_PRN;
	reg	n01li;
	reg	ni0ili;
	reg	nllO0i;
	reg	nllO0l;
	reg	nllO0O;
	reg	nllO1O;
	reg	nllOii;
	reg	nllOil;
	reg	nllOiO;
	reg	nllOli;
	reg	nllOll;
	reg	nllOlO;
	reg	nllOOi;
	reg	nllOOl;
	reg	nllOOO;
	reg	nlO01i;
	reg	nlO01l;
	reg	nlO10i;
	reg	nlO10l;
	reg	nlO10O;
	reg	nlO11i;
	reg	nlO11l;
	reg	nlO11O;
	reg	nlO1ii;
	reg	nlO1il;
	reg	nlO1iO;
	reg	nlO1li;
	reg	nlO1ll;
	reg	nlO1lO;
	reg	nlO1Oi;
	reg	nlO1Ol;
	reg	nlO1OO;
	reg	n01iO_clk_prev;
	wire	wire_n01iO_CLRN;
	wire	wire_n01iO_PRN;
	reg	ni000i;
	reg	ni000l;
	reg	ni000O;
	reg	ni00ii;
	reg	ni00il;
	reg	ni00iO;
	reg	ni00li;
	reg	ni00ll;
	reg	ni00Oi;
	reg	ni1iiO;
	wire	wire_ni00lO_CLRN;
	reg	ni00Ol;
	reg	ni00OO;
	reg	ni0i0i;
	reg	ni0i0l;
	reg	ni0i0O;
	reg	ni0i1i;
	reg	ni0i1l;
	reg	ni0i1O;
	reg	ni0iii;
	reg	ni0iiO;
	reg	ni0iil_clk_prev;
	wire	wire_ni0iil_CLRN;
	wire	wire_ni0iil_PRN;
	reg	ni0l0O;
	wire	wire_ni0l0l_PRN;
	reg	ni0ill;
	reg	ni0ilO;
	reg	ni0iOi;
	reg	ni0iOl;
	reg	ni0iOO;
	reg	ni0l0i;
	reg	ni0l1i;
	reg	ni0l1l;
	wire	wire_ni0l1O_CLRN;
	reg	n0100l;
	reg	n0100O;
	reg	n010ii;
	reg	n010il;
	reg	n010iO;
	reg	n010li;
	reg	n010ll;
	reg	n010lO;
	reg	n010Oi;
	reg	n010Ol;
	reg	n010OO;
	reg	n01i0i;
	reg	n01i0l;
	reg	n01i0O;
	reg	n01i1i;
	reg	n01i1l;
	reg	n01i1O;
	reg	n01iii;
	reg	n01iil;
	reg	n01iiO;
	reg	n01ili;
	reg	n01ill;
	reg	n01ilO;
	reg	n01iOi;
	reg	ni100i;
	reg	ni100l;
	reg	ni100O;
	reg	ni101i;
	reg	ni101l;
	reg	ni101O;
	reg	ni10ii;
	reg	ni10il;
	reg	ni10iO;
	reg	ni10li;
	reg	ni10ll;
	reg	ni10lO;
	reg	ni10Oi;
	reg	ni10Ol;
	reg	ni10OO;
	reg	ni110i;
	reg	ni110l;
	reg	ni110O;
	reg	ni11ii;
	reg	ni11il;
	reg	ni11iO;
	reg	ni11li;
	reg	ni11ll;
	reg	ni11lO;
	reg	ni11Oi;
	reg	ni11Ol;
	reg	ni11OO;
	reg	ni1i1O;
	wire	wire_ni1i1l_CLK;
	reg	niil0i;
	reg	niil0l;
	reg	niil0O;
	reg	niil1l;
	reg	niil1O;
	reg	niilii;
	reg	niilil;
	reg	niiliO;
	reg	niilli;
	reg	niilll;
	reg	niillO;
	reg	niilOi;
	reg	niilOl;
	reg	niilOO;
	reg	niiO0i;
	reg	niiO0l;
	reg	niiO0O;
	reg	niiO1i;
	reg	niiO1l;
	reg	niiO1O;
	reg	niiOii;
	reg	niiOil;
	reg	niiOiO;
	reg	niiOli;
	reg	niiOll;
	reg	niiOlO;
	reg	niiOOi;
	reg	niiOOl;
	reg	niO00i;
	reg	niO00l;
	reg	niO00O;
	reg	niO01i;
	reg	niO01l;
	reg	niO01O;
	reg	niO0ii;
	reg	niO0il;
	reg	niO0iO;
	reg	niO0li;
	reg	niO0ll;
	reg	niO0lO;
	reg	niO0Oi;
	reg	niO0Ol;
	reg	niO0OO;
	reg	niO1Oi;
	reg	niO1Ol;
	reg	niO1OO;
	reg	niOi0i;
	reg	niOi0l;
	reg	niOi0O;
	reg	niOi1i;
	reg	niOi1l;
	reg	niOi1O;
	reg	niOiii;
	reg	niOiil;
	reg	niOiiO;
	reg	niOill;
	reg	niOili_clk_prev;
	wire	wire_niOili_PRN;
	reg	nl010i;
	reg	nl010l;
	reg	nl010O;
	reg	nl011i;
	reg	nl011l;
	reg	nl011O;
	reg	nl01ii;
	reg	nl1lli;
	reg	nl1lll;
	reg	nl1llO;
	reg	nl1lOi;
	reg	nl1lOl;
	reg	nl1lOO;
	reg	nl1O0i;
	reg	nl1O0l;
	reg	nl1O0O;
	reg	nl1O1i;
	reg	nl1O1l;
	reg	nl1O1O;
	reg	nl1Oii;
	reg	nl1Oil;
	reg	nl1OiO;
	reg	nl1Oli;
	reg	nl1Oll;
	reg	nl1OlO;
	reg	nl1OOi;
	reg	nl1OOl;
	reg	nl1OOO;
	reg	nli00O;
	reg	nli0ii;
	reg	nli0il;
	reg	nli0iO;
	reg	nli0li;
	reg	nli0ll;
	reg	nli0lO;
	reg	nli0Oi;
	reg	nli0Ol;
	reg	nli0OO;
	reg	nlii0i;
	reg	nlii0l;
	reg	nlii0O;
	reg	nlii1i;
	reg	nlii1l;
	reg	nlii1O;
	reg	nliiii;
	reg	nliiil;
	reg	nliiiO;
	reg	nliili;
	reg	nliill;
	reg	nliilO;
	reg	nliiOi;
	reg	nliiOl;
	reg	nliiOO;
	reg	nlil0i;
	reg	nlil1i;
	reg	nlil1l;
	wire	wire_nlil1O_CLRN;
	wire	wire_n0000i_dataout;
	wire	wire_n0000l_dataout;
	wire	wire_n0000O_dataout;
	wire	wire_n0001i_dataout;
	wire	wire_n0001l_dataout;
	wire	wire_n0001O_dataout;
	wire	wire_n000ii_dataout;
	wire	wire_n000il_dataout;
	wire	wire_n000iO_dataout;
	wire	wire_n000li_dataout;
	wire	wire_n000ll_dataout;
	wire	wire_n000lO_dataout;
	wire	wire_n000Oi_dataout;
	wire	wire_n000Ol_dataout;
	wire	wire_n000OO_dataout;
	wire	wire_n0010i_dataout;
	wire	wire_n0010l_dataout;
	wire	wire_n0010O_dataout;
	wire	wire_n0011i_dataout;
	wire	wire_n0011l_dataout;
	wire	wire_n0011O_dataout;
	wire	wire_n001ii_dataout;
	wire	wire_n001il_dataout;
	wire	wire_n001iO_dataout;
	wire	wire_n001li_dataout;
	wire	wire_n001ll_dataout;
	wire	wire_n001lO_dataout;
	wire	wire_n001Oi_dataout;
	wire	wire_n001Ol_dataout;
	wire	wire_n001OO_dataout;
	wire	wire_n00i0i_dataout;
	wire	wire_n00i0l_dataout;
	wire	wire_n00i0O_dataout;
	wire	wire_n00i1i_dataout;
	wire	wire_n00i1l_dataout;
	wire	wire_n00i1O_dataout;
	wire	wire_n00iii_dataout;
	wire	wire_n00iil_dataout;
	wire	wire_n00iiO_dataout;
	wire	wire_n00ili_dataout;
	wire	wire_n00O0i_dataout;
	wire	wire_n00O0l_dataout;
	wire	wire_n00O0O_dataout;
	wire	wire_n00O1O_dataout;
	wire	wire_n00Oii_dataout;
	wire	wire_n00Oil_dataout;
	wire	wire_n00OiO_dataout;
	wire	wire_n00Oli_dataout;
	wire	wire_n00Oll_dataout;
	wire	wire_n00OlO_dataout;
	wire	wire_n00OOi_dataout;
	wire	wire_n00OOl_dataout;
	wire	wire_n00OOO_dataout;
	wire	wire_n010O_dataout;
	wire	wire_n011i_dataout;
	wire	wire_n011l_dataout;
	wire	wire_n011O_dataout;
	wire	wire_n01ii_dataout;
	wire	wire_n01iOl_dataout;
	wire	wire_n01iOO_dataout;
	wire	wire_n01l0i_dataout;
	wire	wire_n01l0l_dataout;
	wire	wire_n01l0O_dataout;
	wire	wire_n01l1i_dataout;
	wire	wire_n01l1l_dataout;
	wire	wire_n01l1O_dataout;
	wire	wire_n01lii_dataout;
	wire	wire_n01lil_dataout;
	wire	wire_n01liO_dataout;
	wire	wire_n01lli_dataout;
	wire	wire_n01lll_dataout;
	wire	wire_n01llO_dataout;
	wire	wire_n01lO_dataout;
	wire	wire_n01lOi_dataout;
	wire	wire_n01lOl_dataout;
	wire	wire_n01lOO_dataout;
	wire	wire_n01O0i_dataout;
	wire	wire_n01O0l_dataout;
	wire	wire_n01O0O_dataout;
	wire	wire_n01O1i_dataout;
	wire	wire_n01O1l_dataout;
	wire	wire_n01O1O_dataout;
	wire	wire_n01Oii_dataout;
	wire	wire_n01Oil_dataout;
	wire	wire_n01OiO_dataout;
	wire	wire_n01Oli_dataout;
	wire	wire_n01Oll_dataout;
	wire	wire_n01OlO_dataout;
	wire	wire_n01OOi_dataout;
	wire	wire_n01OOl_dataout;
	wire	wire_n01OOO_dataout;
	wire	wire_n0i00i_dataout;
	wire	wire_n0i00l_dataout;
	wire	wire_n0i00O_dataout;
	wire	wire_n0i01i_dataout;
	wire	wire_n0i01l_dataout;
	wire	wire_n0i01O_dataout;
	wire	wire_n0i0ii_dataout;
	wire	wire_n0i0il_dataout;
	wire	wire_n0i0iO_dataout;
	wire	wire_n0i0li_dataout;
	wire	wire_n0i0ll_dataout;
	wire	wire_n0i0lO_dataout;
	wire	wire_n0i0Oi_dataout;
	wire	wire_n0i0Ol_dataout;
	wire	wire_n0i0OO_dataout;
	wire	wire_n0i10i_dataout;
	wire	wire_n0i10l_dataout;
	wire	wire_n0i10O_dataout;
	wire	wire_n0i11i_dataout;
	wire	wire_n0i11l_dataout;
	wire	wire_n0i11O_dataout;
	wire	wire_n0i1ii_dataout;
	wire	wire_n0i1il_dataout;
	wire	wire_n0i1iO_dataout;
	wire	wire_n0i1li_dataout;
	wire	wire_n0i1ll_dataout;
	wire	wire_n0i1lO_dataout;
	wire	wire_n0i1Oi_dataout;
	wire	wire_n0i1Ol_dataout;
	wire	wire_n0i1OO_dataout;
	wire	wire_n0ii0i_dataout;
	wire	wire_n0ii0l_dataout;
	wire	wire_n0ii0O_dataout;
	wire	wire_n0ii1i_dataout;
	wire	wire_n0ii1l_dataout;
	wire	wire_n0ii1O_dataout;
	wire	wire_n0iiii_dataout;
	wire	wire_n0iiil_dataout;
	wire	wire_n0iiiO_dataout;
	wire	wire_n0iili_dataout;
	wire	wire_n0iill_dataout;
	wire	wire_n0iilO_dataout;
	wire	wire_n0iiOi_dataout;
	wire	wire_n0iiOl_dataout;
	wire	wire_n0iiOO_dataout;
	wire	wire_n0il0i_dataout;
	wire	wire_n0il0l_dataout;
	wire	wire_n0il0O_dataout;
	wire	wire_n0il1i_dataout;
	wire	wire_n0il1l_dataout;
	wire	wire_n0il1O_dataout;
	wire	wire_n0ilii_dataout;
	wire	wire_n0ilil_dataout;
	wire	wire_n0iliO_dataout;
	wire	wire_n0illi_dataout;
	wire	wire_n0illl_dataout;
	wire	wire_n0illO_dataout;
	wire	wire_n0ilOi_dataout;
	wire	wire_n0ilOl_dataout;
	wire	wire_n0ilOO_dataout;
	wire	wire_n0iO0i_dataout;
	wire	wire_n0iO0l_dataout;
	wire	wire_n0iO0O_dataout;
	wire	wire_n0iO1i_dataout;
	wire	wire_n0iO1l_dataout;
	wire	wire_n0iO1O_dataout;
	wire	wire_n0iOii_dataout;
	wire	wire_n0iOil_dataout;
	wire	wire_n0iOiO_dataout;
	wire	wire_n0iOli_dataout;
	wire	wire_n0iOll_dataout;
	wire	wire_n0iOlO_dataout;
	wire	wire_n0iOOi_dataout;
	wire	wire_n0iOOl_dataout;
	wire	wire_n0iOOO_dataout;
	wire	wire_n0l00i_dataout;
	wire	wire_n0l00l_dataout;
	wire	wire_n0l00O_dataout;
	wire	wire_n0l01i_dataout;
	wire	wire_n0l01l_dataout;
	wire	wire_n0l01O_dataout;
	wire	wire_n0l0ii_dataout;
	wire	wire_n0l0il_dataout;
	wire	wire_n0l0iO_dataout;
	wire	wire_n0l0li_dataout;
	wire	wire_n0l0ll_dataout;
	wire	wire_n0l0lO_dataout;
	wire	wire_n0l0Oi_dataout;
	wire	wire_n0l0Ol_dataout;
	wire	wire_n0l0OO_dataout;
	wire	wire_n0l10i_dataout;
	wire	wire_n0l10l_dataout;
	wire	wire_n0l10O_dataout;
	wire	wire_n0l11i_dataout;
	wire	wire_n0l11l_dataout;
	wire	wire_n0l11O_dataout;
	wire	wire_n0l1ii_dataout;
	wire	wire_n0l1il_dataout;
	wire	wire_n0l1iO_dataout;
	wire	wire_n0l1li_dataout;
	wire	wire_n0l1ll_dataout;
	wire	wire_n0l1lO_dataout;
	wire	wire_n0l1Oi_dataout;
	wire	wire_n0l1Ol_dataout;
	wire	wire_n0l1OO_dataout;
	wire	wire_n0li0i_dataout;
	wire	wire_n0li0l_dataout;
	wire	wire_n0li0O_dataout;
	wire	wire_n0li1i_dataout;
	wire	wire_n0li1l_dataout;
	wire	wire_n0li1O_dataout;
	wire	wire_n0liii_dataout;
	wire	wire_n0liil_dataout;
	wire	wire_n0liiO_dataout;
	wire	wire_n0lili_dataout;
	wire	wire_n0lill_dataout;
	wire	wire_n0lilO_dataout;
	wire	wire_n0liOi_dataout;
	wire	wire_n0liOl_dataout;
	wire	wire_n0liOO_dataout;
	wire	wire_n0ll0i_dataout;
	wire	wire_n0ll0l_dataout;
	wire	wire_n0ll0O_dataout;
	wire	wire_n0ll1i_dataout;
	wire	wire_n0ll1l_dataout;
	wire	wire_n0ll1O_dataout;
	wire	wire_n0llii_dataout;
	wire	wire_n0llil_dataout;
	wire	wire_n0lliO_dataout;
	wire	wire_n0llli_dataout;
	wire	wire_n0llll_dataout;
	wire	wire_n0lllO_dataout;
	wire	wire_n0llOi_dataout;
	wire	wire_n0llOl_dataout;
	wire	wire_n0llOO_dataout;
	wire	wire_n0lO0i_dataout;
	wire	wire_n0lO0l_dataout;
	wire	wire_n0lO0O_dataout;
	wire	wire_n0lO1i_dataout;
	wire	wire_n0lO1l_dataout;
	wire	wire_n0lO1O_dataout;
	wire	wire_n0lOii_dataout;
	wire	wire_n0lOil_dataout;
	wire	wire_n0lOiO_dataout;
	wire	wire_n0lOli_dataout;
	wire	wire_n0lOll_dataout;
	wire	wire_n0lOlO_dataout;
	wire	wire_n0lOOi_dataout;
	wire	wire_n0lOOl_dataout;
	wire	wire_n0lOOO_dataout;
	wire	wire_n0O00i_dataout;
	wire	wire_n0O00l_dataout;
	wire	wire_n0O00O_dataout;
	wire	wire_n0O01i_dataout;
	wire	wire_n0O01l_dataout;
	wire	wire_n0O01O_dataout;
	wire	wire_n0O0ii_dataout;
	wire	wire_n0O0il_dataout;
	wire	wire_n0O0iO_dataout;
	wire	wire_n0O0li_dataout;
	wire	wire_n0O0ll_dataout;
	wire	wire_n0O0lO_dataout;
	wire	wire_n0O0Oi_dataout;
	wire	wire_n0O0Ol_dataout;
	wire	wire_n0O0OO_dataout;
	wire	wire_n0O10i_dataout;
	wire	wire_n0O10l_dataout;
	wire	wire_n0O10O_dataout;
	wire	wire_n0O11i_dataout;
	wire	wire_n0O11l_dataout;
	wire	wire_n0O11O_dataout;
	wire	wire_n0O1ii_dataout;
	wire	wire_n0O1il_dataout;
	wire	wire_n0O1iO_dataout;
	wire	wire_n0O1li_dataout;
	wire	wire_n0O1ll_dataout;
	wire	wire_n0O1lO_dataout;
	wire	wire_n0O1Oi_dataout;
	wire	wire_n0O1Ol_dataout;
	wire	wire_n0O1OO_dataout;
	wire	wire_n0Oi0i_dataout;
	wire	wire_n0Oi0l_dataout;
	wire	wire_n0Oi0O_dataout;
	wire	wire_n0Oi1i_dataout;
	wire	wire_n0Oi1l_dataout;
	wire	wire_n0Oi1O_dataout;
	wire	wire_n0Oiii_dataout;
	wire	wire_n0Oiil_dataout;
	wire	wire_n0OiiO_dataout;
	wire	wire_n0Oili_dataout;
	wire	wire_n0Oill_dataout;
	wire	wire_n0OilO_dataout;
	wire	wire_n0OiOi_dataout;
	wire	wire_n0OiOl_dataout;
	wire	wire_n0OiOO_dataout;
	wire	wire_n0Ol0i_dataout;
	wire	wire_n0Ol0l_dataout;
	wire	wire_n0Ol0O_dataout;
	wire	wire_n0Ol1i_dataout;
	wire	wire_n0Ol1l_dataout;
	wire	wire_n0Ol1O_dataout;
	wire	wire_n0Olii_dataout;
	wire	wire_n0Olil_dataout;
	wire	wire_n0OliO_dataout;
	wire	wire_n0Olli_dataout;
	wire	wire_n0OlOl_dataout;
	wire	wire_n0OlOO_dataout;
	wire	wire_n0OO0i_dataout;
	wire	wire_n0OO0l_dataout;
	wire	wire_n0OO0O_dataout;
	wire	wire_n0OO1i_dataout;
	wire	wire_n0OO1l_dataout;
	wire	wire_n0OO1O_dataout;
	wire	wire_n0OOii_dataout;
	wire	wire_n0OOil_dataout;
	wire	wire_n0OOiO_dataout;
	wire	wire_n0OOli_dataout;
	wire	wire_n0OOll_dataout;
	wire	wire_n0OOlO_dataout;
	wire	wire_n0OOOi_dataout;
	wire	wire_n0OOOl_dataout;
	wire	wire_n0OOOO_dataout;
	wire	wire_n10il_dataout;
	wire	wire_n10iO_dataout;
	wire	wire_n10li_dataout;
	wire	wire_n10ll_dataout;
	wire	wire_n10lO_dataout;
	wire	wire_n10Oi_dataout;
	wire	wire_n10Ol_dataout;
	wire	wire_n10OO_dataout;
	wire	wire_n1i0i_dataout;
	wire	wire_n1i0l_dataout;
	wire	wire_n1i0O_dataout;
	wire	wire_n1i1i_dataout;
	wire	wire_n1i1l_dataout;
	wire	wire_n1i1O_dataout;
	wire	wire_n1iii_dataout;
	wire	wire_n1iil_dataout;
	wire	wire_n1iiO_dataout;
	wire	wire_n1ili_dataout;
	wire	wire_n1ill_dataout;
	wire	wire_n1ilO_dataout;
	wire	wire_n1iOi_dataout;
	wire	wire_n1iOl_dataout;
	wire	wire_n1iOO_dataout;
	wire	wire_n1l0i_dataout;
	wire	wire_n1l0l_dataout;
	wire	wire_n1l0O_dataout;
	wire	wire_n1l1i_dataout;
	wire	wire_n1l1l_dataout;
	wire	wire_n1l1O_dataout;
	wire	wire_n1lii_dataout;
	wire	wire_n1lil_dataout;
	wire	wire_n1liO_dataout;
	wire	wire_n1lli_dataout;
	wire	wire_n1lll_dataout;
	wire	wire_n1llO_dataout;
	wire	wire_n1lOi_dataout;
	wire	wire_n1lOl_dataout;
	wire	wire_n1lOO_dataout;
	wire	wire_n1O1i_dataout;
	wire	wire_n1O1l_dataout;
	wire	wire_n1Oii_dataout;
	wire	wire_n1Oil_dataout;
	wire	wire_n1OiO_dataout;
	wire	wire_n1Oli_dataout;
	wire	wire_n1Oll_dataout;
	wire	wire_n1OlO_dataout;
	wire	wire_n1OOi_dataout;
	wire	wire_n1OOl_dataout;
	wire	wire_n1OOO_dataout;
	wire	wire_ni001i_dataout;
	wire	wire_ni001l_dataout;
	wire	wire_ni010i_dataout;
	wire	wire_ni010l_dataout;
	wire	wire_ni010O_dataout;
	wire	wire_ni011i_dataout;
	wire	wire_ni011l_dataout;
	wire	wire_ni011O_dataout;
	wire	wire_ni01ii_dataout;
	wire	wire_ni01il_dataout;
	wire	wire_ni01iO_dataout;
	wire	wire_ni01li_dataout;
	wire	wire_ni01ll_dataout;
	wire	wire_ni01lO_dataout;
	wire	wire_ni01Oi_dataout;
	wire	wire_ni01Ol_dataout;
	wire	wire_ni01OO_dataout;
	wire	wire_ni0O0O_dataout;
	wire	wire_ni0OiO_dataout;
	wire	wire_ni0Oli_dataout;
	wire	wire_ni0Oll_dataout;
	wire	wire_ni0OlO_dataout;
	wire	wire_ni0OOi_dataout;
	wire	wire_ni0OOl_dataout;
	wire	wire_ni0OOO_dataout;
	wire	wire_ni111i_dataout;
	wire	wire_ni111l_dataout;
	wire	wire_ni111O_dataout;
	wire	wire_ni1i0i_dataout;
	wire	wire_ni1i0l_dataout;
	wire	wire_ni1i0O_dataout;
	wire	wire_ni1i1i_dataout;
	wire	wire_ni1iii_dataout;
	wire	wire_ni1iil_dataout;
	wire	wire_ni1ili_dataout;
	wire	wire_ni1ill_dataout;
	wire	wire_ni1ilO_dataout;
	wire	wire_ni1iOi_dataout;
	wire	wire_ni1l0l_dataout;
	wire	wire_ni1l0O_dataout;
	wire	wire_ni1lii_dataout;
	wire	wire_ni1lil_dataout;
	wire	wire_ni1liO_dataout;
	wire	wire_ni1lli_dataout;
	wire	wire_ni1lll_dataout;
	wire	wire_ni1llO_dataout;
	wire	wire_ni1lOi_dataout;
	wire	wire_ni1lOl_dataout;
	wire	wire_ni1lOO_dataout;
	wire	wire_ni1O0i_dataout;
	wire	wire_ni1O0l_dataout;
	wire	wire_ni1O0O_dataout;
	wire	wire_ni1O1i_dataout;
	wire	wire_ni1O1l_dataout;
	wire	wire_ni1O1O_dataout;
	wire	wire_ni1Oii_dataout;
	wire	wire_ni1Oil_dataout;
	wire	wire_ni1OiO_dataout;
	wire	wire_ni1Oli_dataout;
	wire	wire_ni1Oll_dataout;
	wire	wire_ni1OlO_dataout;
	wire	wire_ni1OOi_dataout;
	wire	wire_ni1OOl_dataout;
	wire	wire_ni1OOO_dataout;
	wire	wire_nii00i_dataout;
	wire	wire_nii00l_dataout;
	wire	wire_nii00O_dataout;
	wire	wire_nii01i_dataout;
	wire	wire_nii01l_dataout;
	wire	wire_nii01O_dataout;
	wire	wire_nii0ii_dataout;
	wire	wire_nii0li_dataout;
	wire	wire_nii0ll_dataout;
	wire	wire_nii0lO_dataout;
	wire	wire_nii0Oi_dataout;
	wire	wire_nii0Ol_dataout;
	wire	wire_nii0OO_dataout;
	wire	wire_nii10i_dataout;
	wire	wire_nii10l_dataout;
	wire	wire_nii10O_dataout;
	wire	wire_nii11i_dataout;
	wire	wire_nii11l_dataout;
	wire	wire_nii11O_dataout;
	wire	wire_nii1ii_dataout;
	wire	wire_nii1il_dataout;
	wire	wire_nii1iO_dataout;
	wire	wire_nii1li_dataout;
	wire	wire_nii1ll_dataout;
	wire	wire_nii1lO_dataout;
	wire	wire_nii1Oi_dataout;
	wire	wire_nii1Ol_dataout;
	wire	wire_nii1OO_dataout;
	wire	wire_niii0i_dataout;
	wire	wire_niii0l_dataout;
	wire	wire_niii0O_dataout;
	wire	wire_niii1i_dataout;
	wire	wire_niii1l_dataout;
	wire	wire_niii1O_dataout;
	wire	wire_niiiii_dataout;
	wire	wire_niiiil_dataout;
	wire	wire_niiiiO_dataout;
	wire	wire_niiili_dataout;
	wire	wire_niiill_dataout;
	wire	wire_niiilO_dataout;
	wire	wire_niiiOi_dataout;
	wire	wire_niiiOl_dataout;
	wire	wire_niiOOO_dataout;
	wire	wire_nil00i_dataout;
	wire	wire_nil00l_dataout;
	wire	wire_nil00O_dataout;
	wire	wire_nil01i_dataout;
	wire	wire_nil01l_dataout;
	wire	wire_nil01O_dataout;
	wire	wire_nil0ii_dataout;
	wire	wire_nil0il_dataout;
	wire	wire_nil0iO_dataout;
	wire	wire_nil0li_dataout;
	wire	wire_nil0ll_dataout;
	wire	wire_nil0lO_dataout;
	wire	wire_nil0Oi_dataout;
	wire	wire_nil0Ol_dataout;
	wire	wire_nil0OO_dataout;
	wire	wire_nil10i_dataout;
	wire	wire_nil10l_dataout;
	wire	wire_nil10O_dataout;
	wire	wire_nil11i_dataout;
	wire	wire_nil11l_dataout;
	wire	wire_nil11O_dataout;
	wire	wire_nil1ii_dataout;
	wire	wire_nil1il_dataout;
	wire	wire_nil1iO_dataout;
	wire	wire_nil1li_dataout;
	wire	wire_nil1ll_dataout;
	wire	wire_nil1lO_dataout;
	wire	wire_nil1Oi_dataout;
	wire	wire_nil1Ol_dataout;
	wire	wire_nil1OO_dataout;
	wire	wire_nili0i_dataout;
	wire	wire_nili0l_dataout;
	wire	wire_nili0O_dataout;
	wire	wire_nili1i_dataout;
	wire	wire_nili1l_dataout;
	wire	wire_nili1O_dataout;
	wire	wire_niliii_dataout;
	wire	wire_nilili_dataout;
	wire	wire_nilill_dataout;
	wire	wire_nililO_dataout;
	wire	wire_niliOi_dataout;
	wire	wire_niliOl_dataout;
	wire	wire_niliOO_dataout;
	wire	wire_nill0i_dataout;
	wire	wire_nill0l_dataout;
	wire	wire_nill0O_dataout;
	wire	wire_nill1i_dataout;
	wire	wire_nill1l_dataout;
	wire	wire_nill1O_dataout;
	wire	wire_nillii_dataout;
	wire	wire_nillil_dataout;
	wire	wire_nilliO_dataout;
	wire	wire_nillli_dataout;
	wire	wire_nillll_dataout;
	wire	wire_nilllO_dataout;
	wire	wire_niOilO_dataout;
	wire	wire_niOiOi_dataout;
	wire	wire_niOiOl_dataout;
	wire	wire_niOiOO_dataout;
	wire	wire_niOl0i_dataout;
	wire	wire_niOl0l_dataout;
	wire	wire_niOl0O_dataout;
	wire	wire_niOl1i_dataout;
	wire	wire_niOl1l_dataout;
	wire	wire_niOl1O_dataout;
	wire	wire_niOlii_dataout;
	wire	wire_niOlil_dataout;
	wire	wire_niOliO_dataout;
	wire	wire_niOlli_dataout;
	wire	wire_niOlll_dataout;
	wire	wire_niOllO_dataout;
	wire	wire_niOlOi_dataout;
	wire	wire_niOlOl_dataout;
	wire	wire_niOlOO_dataout;
	wire	wire_niOO0i_dataout;
	wire	wire_niOO0l_dataout;
	wire	wire_niOO0O_dataout;
	wire	wire_niOO1i_dataout;
	wire	wire_niOO1l_dataout;
	wire	wire_niOO1O_dataout;
	wire	wire_niOOii_dataout;
	wire	wire_niOOil_dataout;
	wire	wire_niOOiO_dataout;
	wire	wire_niOOli_dataout;
	wire	wire_niOOll_dataout;
	wire	wire_niOOlO_dataout;
	wire	wire_niOOOi_dataout;
	wire	wire_niOOOl_dataout;
	wire	wire_niOOOO_dataout;
	wire	wire_nl000i_dataout;
	wire	wire_nl000l_dataout;
	wire	wire_nl000O_dataout;
	wire	wire_nl001i_dataout;
	wire	wire_nl001l_dataout;
	wire	wire_nl001O_dataout;
	wire	wire_nl00ii_dataout;
	wire	wire_nl00il_dataout;
	wire	wire_nl00iO_dataout;
	wire	wire_nl00li_dataout;
	wire	wire_nl00ll_dataout;
	wire	wire_nl00lO_dataout;
	wire	wire_nl00Oi_dataout;
	wire	wire_nl00Ol_dataout;
	wire	wire_nl00OO_dataout;
	wire	wire_nl01il_dataout;
	wire	wire_nl01iO_dataout;
	wire	wire_nl01li_dataout;
	wire	wire_nl01ll_dataout;
	wire	wire_nl01lO_dataout;
	wire	wire_nl01Oi_dataout;
	wire	wire_nl01Ol_dataout;
	wire	wire_nl01OO_dataout;
	wire	wire_nl0i0i_dataout;
	wire	wire_nl0i0l_dataout;
	wire	wire_nl0i0O_dataout;
	wire	wire_nl0i1i_dataout;
	wire	wire_nl0i1l_dataout;
	wire	wire_nl0i1O_dataout;
	wire	wire_nl0iii_dataout;
	wire	wire_nl0iil_dataout;
	wire	wire_nl0iiO_dataout;
	wire	wire_nl0ili_dataout;
	wire	wire_nl0ill_dataout;
	wire	wire_nl0ilO_dataout;
	wire	wire_nl0iOi_dataout;
	wire	wire_nl0iOl_dataout;
	wire	wire_nl0iOO_dataout;
	wire	wire_nl0l0i_dataout;
	wire	wire_nl0l0l_dataout;
	wire	wire_nl0l0O_dataout;
	wire	wire_nl0l1O_dataout;
	wire	wire_nl0lii_dataout;
	wire	wire_nl0lil_dataout;
	wire	wire_nl0liO_dataout;
	wire	wire_nl0lli_dataout;
	wire	wire_nl0lll_dataout;
	wire	wire_nl0llO_dataout;
	wire	wire_nl0lOi_dataout;
	wire	wire_nl0lOl_dataout;
	wire	wire_nl0lOO_dataout;
	wire	wire_nl0O0i_dataout;
	wire	wire_nl0O0l_dataout;
	wire	wire_nl0O1i_dataout;
	wire	wire_nl0O1l_dataout;
	wire	wire_nl0O1O_dataout;
	wire	wire_nl100i_dataout;
	wire	wire_nl100l_dataout;
	wire	wire_nl100O_dataout;
	wire	wire_nl101i_dataout;
	wire	wire_nl101l_dataout;
	wire	wire_nl101O_dataout;
	wire	wire_nl10ii_dataout;
	wire	wire_nl10il_dataout;
	wire	wire_nl10iO_dataout;
	wire	wire_nl110i_dataout;
	wire	wire_nl111i_dataout;
	wire	wire_nl111l_dataout;
	wire	wire_nl111O_dataout;
	wire	wire_nl11ii_dataout;
	wire	wire_nl11il_dataout;
	wire	wire_nl11iO_dataout;
	wire	wire_nl11li_dataout;
	wire	wire_nl11ll_dataout;
	wire	wire_nl11lO_dataout;
	wire	wire_nl11Oi_dataout;
	wire	wire_nl11Ol_dataout;
	wire	wire_nl11OO_dataout;
	wire	wire_nlil0l_dataout;
	wire	wire_nlil0O_dataout;
	wire	wire_nlilii_dataout;
	wire	wire_nlilil_dataout;
	wire	wire_nliliO_dataout;
	wire	wire_nlilli_dataout;
	wire	wire_nlilll_dataout;
	wire	wire_nlillO_dataout;
	wire	wire_nlilOi_dataout;
	wire	wire_nlilOl_dataout;
	wire	wire_nlilOO_dataout;
	wire	wire_nliO0i_dataout;
	wire	wire_nliO0l_dataout;
	wire	wire_nliO0O_dataout;
	wire	wire_nliO1i_dataout;
	wire	wire_nliO1l_dataout;
	wire	wire_nliO1O_dataout;
	wire	wire_nliOii_dataout;
	wire	wire_nliOil_dataout;
	wire	wire_nliOiO_dataout;
	wire	wire_nliOli_dataout;
	wire	wire_nliOll_dataout;
	wire	wire_nliOlO_dataout;
	wire	wire_nliOOi_dataout;
	wire	wire_nliOOl_dataout;
	wire	wire_nliOOO_dataout;
	wire	wire_nll00i_dataout;
	wire	wire_nll00l_dataout;
	wire	wire_nll00O_dataout;
	wire	wire_nll01i_dataout;
	wire	wire_nll01l_dataout;
	wire	wire_nll01O_dataout;
	wire	wire_nll0ii_dataout;
	wire	wire_nll0il_dataout;
	wire	wire_nll0iO_dataout;
	wire	wire_nll0li_dataout;
	wire	wire_nll0ll_dataout;
	wire	wire_nll0lO_dataout;
	wire	wire_nll0Oi_dataout;
	wire	wire_nll0Ol_dataout;
	wire	wire_nll0OO_dataout;
	wire	wire_nll10i_dataout;
	wire	wire_nll10l_dataout;
	wire	wire_nll10O_dataout;
	wire	wire_nll11i_dataout;
	wire	wire_nll11l_dataout;
	wire	wire_nll11O_dataout;
	wire	wire_nll1ii_dataout;
	wire	wire_nll1il_dataout;
	wire	wire_nll1iO_dataout;
	wire	wire_nll1li_dataout;
	wire	wire_nll1ll_dataout;
	wire	wire_nll1lO_dataout;
	wire	wire_nll1OO_dataout;
	wire	wire_nlli1i_dataout;
	wire	wire_nlli1l_dataout;
	wire	wire_nlO00i_dataout;
	wire	wire_nlO00l_dataout;
	wire	wire_nlO00O_dataout;
	wire	wire_nlO01O_dataout;
	wire	wire_nlO0ii_dataout;
	wire	wire_nlO0il_dataout;
	wire	wire_nlO0iO_dataout;
	wire	wire_nlO0li_dataout;
	wire	wire_nlO0ll_dataout;
	wire	wire_nlO0lO_dataout;
	wire	wire_nlO0Oi_dataout;
	wire	wire_nlO0Ol_dataout;
	wire	wire_nlO0OO_dataout;
	wire	wire_nlOi0i_dataout;
	wire	wire_nlOi0l_dataout;
	wire	wire_nlOi0O_dataout;
	wire	wire_nlOi1i_dataout;
	wire	wire_nlOi1l_dataout;
	wire	wire_nlOi1O_dataout;
	wire	wire_nlOiii_dataout;
	wire  [3:0]   wire_n00ill_o;
	wire  [3:0]   wire_ni1iOl_o;
	wire  wire_n00O1l_o;
	wire  wire_n00ilO_o;
	wire  wire_n00iOi_o;
	wire  wire_n00iOl_o;
	wire  wire_n00iOO_o;
	wire  wire_n00l0i_o;
	wire  wire_n00l0l_o;
	wire  wire_n00l0O_o;
	wire  wire_n00l1i_o;
	wire  wire_n00l1l_o;
	wire  wire_n00l1O_o;
	wire  wire_n00lii_o;
	wire  wire_n00lil_o;
	wire  wire_n00liO_o;
	wire  wire_n00lli_o;
	wire  wire_n00lll_o;
	wire  wire_n00llO_o;
	wire  wire_n00lOi_o;
	wire  wire_n00lOl_o;
	wire  wire_n00lOO_o;
	wire  wire_n00O1i_o;
	wire  wire_ni0lii_o;
	wire  wire_ni0liO_o;
	wire  wire_ni0lll_o;
	wire  wire_ni0lOi_o;
	wire  wire_ni0lOO_o;
	wire  wire_ni0O0i_o;
	wire  wire_ni0O1l_o;
	wire  wire_ni0Oii_o;
	wire  n10O1O;
	wire  n10OiO;
	wire  n10Oli;
	wire  n10Oll;
	wire  n10OlO;
	wire  n10OOi;
	wire  n10OOl;
	wire  n10OOO;
	wire  n1i00i;
	wire  n1i00l;
	wire  n1i00O;
	wire  n1i01i;
	wire  n1i01l;
	wire  n1i0ii;
	wire  n1i0il;
	wire  n1i0iO;
	wire  n1i0li;
	wire  n1i0ll;
	wire  n1i0lO;
	wire  n1i0Oi;
	wire  n1i0Ol;
	wire  n1i0OO;
	wire  n1i10i;
	wire  n1i10l;
	wire  n1i10O;
	wire  n1i11i;
	wire  n1i11l;
	wire  n1i11O;
	wire  n1i1ii;
	wire  n1i1il;
	wire  n1i1iO;
	wire  n1i1li;
	wire  n1i1ll;
	wire  n1i1lO;
	wire  n1i1Oi;
	wire  n1i1Ol;
	wire  n1i1OO;
	wire  n1ii0i;
	wire  n1ii0l;
	wire  n1ii0O;
	wire  n1ii1i;
	wire  n1ii1l;
	wire  n1ii1O;
	wire  n1iiii;
	wire  n1iiil;
	wire  n1iiiO;
	wire  n1iili;
	wire  n1iill;
	wire  n1iilO;
	wire  n1iiOl;
	wire  n1iiOO;
	wire  n1il0i;
	wire  n1il0l;
	wire  n1il0O;
	wire  n1il1i;
	wire  n1il1l;
	wire  n1il1O;
	wire  n1ilii;
	wire  n1ilil;
	wire  n1iliO;
	wire  n1illi;
	wire  n1illl;
	wire  n1illO;
	wire  n1ilOi;
	wire  n1ilOl;
	wire  n1ilOO;
	wire  n1iO0i;
	wire  n1iO0l;
	wire  n1iO0O;
	wire  n1iO1i;
	wire  n1iO1l;
	wire  n1iO1O;
	wire  n1iOii;
	wire  n1iOil;
	wire  n1iOiO;
	wire  n1iOli;
	wire  n1iOll;
	wire  n1iOOl;
	wire  n1l00O;
	wire  n1l01O;
	wire  n1l0iO;
	wire  n1l0li;
	wire  n1l0Oi;
	wire  n1l11l;
	wire  n1l1ii;
	wire  n1l1li;
	wire  n1l1OO;
	wire  n1li0l;
	wire  n1li1i;
	wire  n1li1l;
	wire  n1liil;
	wire  n1lill;
	wire  n1lilO;
	wire  n1ll0i;
	wire  n1ll0l;
	wire  n1ll0O;
	wire  n1ll1l;
	wire  n1ll1O;
	wire  n1lliO;
	wire  n1llli;
	wire  n1lO0l;
	wire  n1lO1l;

	altera_std_synchronizer   n01ll
	( 
	.clk(1'b0),
	.din(1'b0),
	.dout(),
	.reset_n(1'b1));
	defparam
		n01ll.depth = 2;
	altera_std_synchronizer   n1lOii
	( 
	.clk(tx_pclk),
	.din(rst_tx),
	.dout(wire_n1lOii_dout),
	.reset_n(1'b1));
	defparam
		n1lOii.depth = 4;
	altera_std_synchronizer   n1lOli
	( 
	.clk(wire_n1lOil_tx_clkout[0]),
	.din(wire_n1lOii_dout),
	.dout(wire_n1lOli_dout),
	.reset_n(1'b1));
	defparam
		n1lOli.depth = 3;
	av_xcvr_custom_nr   n1lOil
	( 
	.mgmt_address({8{1'b0}}),
	.mgmt_clk(tx_serial_refclk),
	.mgmt_clk_reset(wire_n1lOii_dout),
	.mgmt_read(1'b0),
	.mgmt_readdata(),
	.mgmt_waitrequest(),
	.mgmt_write(1'b0),
	.mgmt_writedata({32{1'b0}}),
	.pll_locked(wire_n1lOil_pll_locked),
	.pll_powerdown({1'b0}),
	.pll_ref_clk({tx_serial_refclk}),
	.reconfig_from_xcvr(wire_n1lOil_reconfig_from_xcvr),
	.reconfig_to_xcvr({sdi_reconfig_togxb[139:0]}),
	.rx_analogreset({1'b0}),
	.rx_bitslip({1'b0}),
	.rx_bitslipboundaryselectout(),
	.rx_byteordflag(),
	.rx_cal_busy(),
	.rx_clkout(),
	.rx_coreclkin({1'b0}),
	.rx_datak(),
	.rx_digitalreset({1'b0}),
	.rx_disperr(),
	.rx_enabyteord({1'b0}),
	.rx_errdetect(),
	.rx_is_lockedtodata(),
	.rx_is_lockedtoref(),
	.rx_parallel_data(),
	.rx_patterndetect(),
	.rx_ready(),
	.rx_recovered_clk(),
	.rx_rlv(),
	.rx_rmfifodatadeleted(),
	.rx_rmfifodatainserted(),
	.rx_runningdisp(),
	.rx_serial_data({1'b0}),
	.rx_signaldetect(),
	.rx_syncstatus(),
	.tx_analogreset({1'b0}),
	.tx_bitslipboundaryselect({5{1'b0}}),
	.tx_cal_busy(),
	.tx_clkout(wire_n1lOil_tx_clkout),
	.tx_coreclkin({1'b0}),
	.tx_datak({2{1'b0}}),
	.tx_digitalreset({1'b0}),
	.tx_dispval({2{1'b0}}),
	.tx_forcedisp({2{1'b0}}),
	.tx_forceelecidle({1'b0}),
	.tx_parallel_data({wire_ni111O_dataout, wire_ni111l_dataout, wire_ni111i_dataout, wire_n0OOOO_dataout, wire_n0OOOl_dataout, wire_n0OOOi_dataout, wire_n0OOlO_dataout, wire_n0OOll_dataout, wire_n0OOli_dataout, wire_n0OOiO_dataout, wire_n0OOil_dataout, wire_n0OOii_dataout, wire_n0OO0O_dataout, wire_n0OO0l_dataout, wire_n0OO0i_dataout, wire_n0OO1O_dataout, wire_n0OO1l_dataout, wire_n0OO1i_dataout, wire_n0OlOO_dataout, wire_n0OlOl_dataout}),
	.tx_ready(),
	.tx_serial_data(wire_n1lOil_tx_serial_data));
	defparam
		n1lOil.base_data_rate = "2970 Mbps",
		n1lOil.bonded_group_size = 1,
		n1lOil.byte_order_mode = "none",
		n1lOil.byte_order_pad_pattern = "000000000",
		n1lOil.byte_order_pattern = "111111011",
		n1lOil.cdr_refclk_select = 0,
		n1lOil.channel_interface = 0,
		n1lOil.coreclk_0ppm_enable = "false",
		n1lOil.data_rate = "2970 Mbps",
		n1lOil.embedded_reset = 1,
		n1lOil.lanes = 1,
		n1lOil.mgmt_clk_in_mhz = 250,
		n1lOil.operation_mode = "TX",
		n1lOil.pcs_pma_width = 20,
		n1lOil.pll_feedback_path = "no_compensation",
		n1lOil.pll_reconfig = 1,
		n1lOil.pll_refclk_cnt = 1,
		n1lOil.pll_refclk_freq = "148.50MHz",
		n1lOil.pll_refclk_select = 0,
		n1lOil.pll_select = 0,
		n1lOil.pll_type = "CMU",
		n1lOil.plls = 1,
		n1lOil.pma_bonding_mode = "x1",
		n1lOil.protocol_hint = "basic",
		n1lOil.rate_match_pattern1 = "11010000111010000011",
		n1lOil.rate_match_pattern2 = "00101111000101111100",
		n1lOil.run_length_violation_checking = 40,
		n1lOil.rx_use_coreclk = "false",
		n1lOil.ser_base_factor = 10,
		n1lOil.ser_words = 2,
		n1lOil.starting_channel_number = 0,
		n1lOil.tx_bitslip_enable = "false",
		n1lOil.tx_use_coreclk = "false",
		n1lOil.use_8b10b = "false",
		n1lOil.use_8b10b_manual_control = "false",
		n1lOil.use_rate_match_fifo = 0,
		n1lOil.word_align_pattern = "1111100111111111",
		n1lOil.word_aligner_mode = "bitslip",
		n1lOil.word_aligner_pattern_length = 16,
		n1lOil.word_aligner_state_machine_datacnt = 1,
		n1lOil.word_aligner_state_machine_errcnt = 1,
		n1lOil.word_aligner_state_machine_patterncnt = 10;
	dcfifo   n1lOiO
	( 
	.aclr(wire_n1lOii_dout),
	.data({wire_ni1Oli_dataout, wire_ni1OiO_dataout, wire_ni1Oil_dataout, wire_ni1Oii_dataout, wire_ni1O0O_dataout, wire_ni1O0l_dataout, wire_ni1O0i_dataout, wire_ni1O1O_dataout, wire_ni1O1l_dataout, wire_ni1O1i_dataout, wire_ni1lOO_dataout, wire_ni1lOl_dataout, wire_ni1lOi_dataout, wire_ni1llO_dataout, wire_ni1lll_dataout, wire_ni1lli_dataout, wire_ni1liO_dataout, wire_ni1lil_dataout, wire_ni1lii_dataout, wire_ni1l0O_dataout}),
	.q(wire_n1lOiO_q),
	.rdclk(wire_n1lOil_tx_clkout[0]),
	.rdempty(),
	.rdfull(),
	.rdreq(ni10li),
	.rdusedw(wire_n1lOiO_rdusedw),
	.wrclk(tx_pclk),
	.wrempty(),
	.wrfull(),
	.wrreq(wire_ni001i_dataout),
	.wrusedw());
	defparam
		n1lOiO.add_ram_output_register = "OFF",
		n1lOiO.add_usedw_msb_bit = "OFF",
		n1lOiO.clocks_are_synchronized = "FALSE",
		n1lOiO.delay_rdusedw = 1,
		n1lOiO.delay_wrusedw = 1,
		n1lOiO.intended_device_family = "Arria V",
		n1lOiO.lpm_numwords = 16,
		n1lOiO.lpm_showahead = "OFF",
		n1lOiO.lpm_width = 20,
		n1lOiO.lpm_widthu = 4,
		n1lOiO.overflow_checking = "ON",
		n1lOiO.rdsync_delaypipe = 5,
		n1lOiO.read_aclr_synch = "OFF",
		n1lOiO.underflow_checking = "ON",
		n1lOiO.use_eab = "ON",
		n1lOiO.write_aclr_synch = "OFF",
		n1lOiO.wrsync_delaypipe = 5,
		n1lOiO.lpm_hint = "MAXIMIZE_SPEED=5, WIDTH_BYTEENA=1";
	initial
		n10O0i61 = 0;
	always @ ( posedge tx_pclk)
		  n10O0i61 <= n10O0i62;
	event n10O0i61_event;
	initial
		#1 ->n10O0i61_event;
	always @(n10O0i61_event)
		n10O0i61 <= {1{1'b1}};
	initial
		n10O0i62 = 0;
	always @ ( posedge tx_pclk)
		  n10O0i62 <= n10O0i61;
	initial
		n10O0l59 = 0;
	always @ ( posedge tx_pclk)
		  n10O0l59 <= n10O0l60;
	event n10O0l59_event;
	initial
		#1 ->n10O0l59_event;
	always @(n10O0l59_event)
		n10O0l59 <= {1{1'b1}};
	initial
		n10O0l60 = 0;
	always @ ( posedge tx_pclk)
		  n10O0l60 <= n10O0l59;
	initial
		n10O0O57 = 0;
	always @ ( posedge tx_pclk)
		  n10O0O57 <= n10O0O58;
	event n10O0O57_event;
	initial
		#1 ->n10O0O57_event;
	always @(n10O0O57_event)
		n10O0O57 <= {1{1'b1}};
	initial
		n10O0O58 = 0;
	always @ ( posedge tx_pclk)
		  n10O0O58 <= n10O0O57;
	initial
		n10Oii55 = 0;
	always @ ( posedge tx_pclk)
		  n10Oii55 <= n10Oii56;
	event n10Oii55_event;
	initial
		#1 ->n10Oii55_event;
	always @(n10Oii55_event)
		n10Oii55 <= {1{1'b1}};
	initial
		n10Oii56 = 0;
	always @ ( posedge tx_pclk)
		  n10Oii56 <= n10Oii55;
	initial
		n10Oil53 = 0;
	always @ ( posedge tx_pclk)
		  n10Oil53 <= n10Oil54;
	event n10Oil53_event;
	initial
		#1 ->n10Oil53_event;
	always @(n10Oil53_event)
		n10Oil53 <= {1{1'b1}};
	initial
		n10Oil54 = 0;
	always @ ( posedge tx_pclk)
		  n10Oil54 <= n10Oil53;
	initial
		n1i01O51 = 0;
	always @ ( posedge tx_pclk)
		  n1i01O51 <= n1i01O52;
	event n1i01O51_event;
	initial
		#1 ->n1i01O51_event;
	always @(n1i01O51_event)
		n1i01O51 <= {1{1'b1}};
	initial
		n1i01O52 = 0;
	always @ ( posedge tx_pclk)
		  n1i01O52 <= n1i01O51;
	initial
		n1iiOi49 = 0;
	always @ ( posedge tx_pclk)
		  n1iiOi49 <= n1iiOi50;
	event n1iiOi49_event;
	initial
		#1 ->n1iiOi49_event;
	always @(n1iiOi49_event)
		n1iiOi49 <= {1{1'b1}};
	initial
		n1iiOi50 = 0;
	always @ ( posedge tx_pclk)
		  n1iiOi50 <= n1iiOi49;
	initial
		n1iOlO47 = 0;
	always @ ( posedge tx_pclk)
		  n1iOlO47 <= n1iOlO48;
	event n1iOlO47_event;
	initial
		#1 ->n1iOlO47_event;
	always @(n1iOlO47_event)
		n1iOlO47 <= {1{1'b1}};
	initial
		n1iOlO48 = 0;
	always @ ( posedge tx_pclk)
		  n1iOlO48 <= n1iOlO47;
	initial
		n1iOOO45 = 0;
	always @ ( posedge tx_pclk)
		  n1iOOO45 <= n1iOOO46;
	event n1iOOO45_event;
	initial
		#1 ->n1iOOO45_event;
	always @(n1iOOO45_event)
		n1iOOO45 <= {1{1'b1}};
	initial
		n1iOOO46 = 0;
	always @ ( posedge tx_pclk)
		  n1iOOO46 <= n1iOOO45;
	initial
		n1l00i31 = 0;
	always @ ( posedge tx_pclk)
		  n1l00i31 <= n1l00i32;
	event n1l00i31_event;
	initial
		#1 ->n1l00i31_event;
	always @(n1l00i31_event)
		n1l00i31 <= {1{1'b1}};
	initial
		n1l00i32 = 0;
	always @ ( posedge tx_pclk)
		  n1l00i32 <= n1l00i31;
	initial
		n1l01i33 = 0;
	always @ ( posedge tx_pclk)
		  n1l01i33 <= n1l01i34;
	event n1l01i33_event;
	initial
		#1 ->n1l01i33_event;
	always @(n1l01i33_event)
		n1l01i33 <= {1{1'b1}};
	initial
		n1l01i34 = 0;
	always @ ( posedge tx_pclk)
		  n1l01i34 <= n1l01i33;
	initial
		n1l0ii29 = 0;
	always @ ( posedge tx_pclk)
		  n1l0ii29 <= n1l0ii30;
	event n1l0ii29_event;
	initial
		#1 ->n1l0ii29_event;
	always @(n1l0ii29_event)
		n1l0ii29 <= {1{1'b1}};
	initial
		n1l0ii30 = 0;
	always @ ( posedge tx_pclk)
		  n1l0ii30 <= n1l0ii29;
	initial
		n1l0ll27 = 0;
	always @ ( posedge tx_pclk)
		  n1l0ll27 <= n1l0ll28;
	event n1l0ll27_event;
	initial
		#1 ->n1l0ll27_event;
	always @(n1l0ll27_event)
		n1l0ll27 <= {1{1'b1}};
	initial
		n1l0ll28 = 0;
	always @ ( posedge tx_pclk)
		  n1l0ll28 <= n1l0ll27;
	initial
		n1l0Ol25 = 0;
	always @ ( posedge tx_pclk)
		  n1l0Ol25 <= n1l0Ol26;
	event n1l0Ol25_event;
	initial
		#1 ->n1l0Ol25_event;
	always @(n1l0Ol25_event)
		n1l0Ol25 <= {1{1'b1}};
	initial
		n1l0Ol26 = 0;
	always @ ( posedge tx_pclk)
		  n1l0Ol26 <= n1l0Ol25;
	initial
		n1l10l41 = 0;
	always @ ( posedge tx_pclk)
		  n1l10l41 <= n1l10l42;
	event n1l10l41_event;
	initial
		#1 ->n1l10l41_event;
	always @(n1l10l41_event)
		n1l10l41 <= {1{1'b1}};
	initial
		n1l10l42 = 0;
	always @ ( posedge tx_pclk)
		  n1l10l42 <= n1l10l41;
	initial
		n1l11O43 = 0;
	always @ ( posedge tx_pclk)
		  n1l11O43 <= n1l11O44;
	event n1l11O43_event;
	initial
		#1 ->n1l11O43_event;
	always @(n1l11O43_event)
		n1l11O43 <= {1{1'b1}};
	initial
		n1l11O44 = 0;
	always @ ( posedge tx_pclk)
		  n1l11O44 <= n1l11O43;
	initial
		n1l1il39 = 0;
	always @ ( posedge tx_pclk)
		  n1l1il39 <= n1l1il40;
	event n1l1il39_event;
	initial
		#1 ->n1l1il39_event;
	always @(n1l1il39_event)
		n1l1il39 <= {1{1'b1}};
	initial
		n1l1il40 = 0;
	always @ ( posedge tx_pclk)
		  n1l1il40 <= n1l1il39;
	initial
		n1l1ll37 = 0;
	always @ ( posedge tx_pclk)
		  n1l1ll37 <= n1l1ll38;
	event n1l1ll37_event;
	initial
		#1 ->n1l1ll37_event;
	always @(n1l1ll37_event)
		n1l1ll37 <= {1{1'b1}};
	initial
		n1l1ll38 = 0;
	always @ ( posedge tx_pclk)
		  n1l1ll38 <= n1l1ll37;
	initial
		n1l1Oi35 = 0;
	always @ ( posedge tx_pclk)
		  n1l1Oi35 <= n1l1Oi36;
	event n1l1Oi35_event;
	initial
		#1 ->n1l1Oi35_event;
	always @(n1l1Oi35_event)
		n1l1Oi35 <= {1{1'b1}};
	initial
		n1l1Oi36 = 0;
	always @ ( posedge tx_pclk)
		  n1l1Oi36 <= n1l1Oi35;
	initial
		n1li0O21 = 0;
	always @ ( posedge tx_pclk)
		  n1li0O21 <= n1li0O22;
	event n1li0O21_event;
	initial
		#1 ->n1li0O21_event;
	always @(n1li0O21_event)
		n1li0O21 <= {1{1'b1}};
	initial
		n1li0O22 = 0;
	always @ ( posedge tx_pclk)
		  n1li0O22 <= n1li0O21;
	initial
		n1li1O23 = 0;
	always @ ( posedge tx_pclk)
		  n1li1O23 <= n1li1O24;
	event n1li1O23_event;
	initial
		#1 ->n1li1O23_event;
	always @(n1li1O23_event)
		n1li1O23 <= {1{1'b1}};
	initial
		n1li1O24 = 0;
	always @ ( posedge tx_pclk)
		  n1li1O24 <= n1li1O23;
	initial
		n1liiO19 = 0;
	always @ ( posedge tx_pclk)
		  n1liiO19 <= n1liiO20;
	event n1liiO19_event;
	initial
		#1 ->n1liiO19_event;
	always @(n1liiO19_event)
		n1liiO19 <= {1{1'b1}};
	initial
		n1liiO20 = 0;
	always @ ( posedge tx_pclk)
		  n1liiO20 <= n1liiO19;
	initial
		n1liOi17 = 0;
	always @ ( posedge tx_pclk)
		  n1liOi17 <= n1liOi18;
	event n1liOi17_event;
	initial
		#1 ->n1liOi17_event;
	always @(n1liOi17_event)
		n1liOi17 <= {1{1'b1}};
	initial
		n1liOi18 = 0;
	always @ ( posedge tx_pclk)
		  n1liOi18 <= n1liOi17;
	initial
		n1liOO15 = 0;
	always @ ( posedge tx_pclk)
		  n1liOO15 <= n1liOO16;
	event n1liOO15_event;
	initial
		#1 ->n1liOO15_event;
	always @(n1liOO15_event)
		n1liOO15 <= {1{1'b1}};
	initial
		n1liOO16 = 0;
	always @ ( posedge tx_pclk)
		  n1liOO16 <= n1liOO15;
	initial
		n1llii13 = 0;
	always @ ( posedge tx_pclk)
		  n1llii13 <= n1llii14;
	event n1llii13_event;
	initial
		#1 ->n1llii13_event;
	always @(n1llii13_event)
		n1llii13 <= {1{1'b1}};
	initial
		n1llii14 = 0;
	always @ ( posedge tx_pclk)
		  n1llii14 <= n1llii13;
	initial
		n1llll11 = 0;
	always @ ( posedge tx_pclk)
		  n1llll11 <= n1llll12;
	event n1llll11_event;
	initial
		#1 ->n1llll11_event;
	always @(n1llll11_event)
		n1llll11 <= {1{1'b1}};
	initial
		n1llll12 = 0;
	always @ ( posedge tx_pclk)
		  n1llll12 <= n1llll11;
	initial
		n1llOi10 = 0;
	always @ ( posedge tx_pclk)
		  n1llOi10 <= n1llOi9;
	initial
		n1llOi9 = 0;
	always @ ( posedge tx_pclk)
		  n1llOi9 <= n1llOi10;
	event n1llOi9_event;
	initial
		#1 ->n1llOi9_event;
	always @(n1llOi9_event)
		n1llOi9 <= {1{1'b1}};
	initial
		n1llOl7 = 0;
	always @ ( posedge tx_pclk)
		  n1llOl7 <= n1llOl8;
	event n1llOl7_event;
	initial
		#1 ->n1llOl7_event;
	always @(n1llOl7_event)
		n1llOl7 <= {1{1'b1}};
	initial
		n1llOl8 = 0;
	always @ ( posedge tx_pclk)
		  n1llOl8 <= n1llOl7;
	initial
		n1llOO5 = 0;
	always @ ( posedge tx_pclk)
		  n1llOO5 <= n1llOO6;
	event n1llOO5_event;
	initial
		#1 ->n1llOO5_event;
	always @(n1llOO5_event)
		n1llOO5 <= {1{1'b1}};
	initial
		n1llOO6 = 0;
	always @ ( posedge tx_pclk)
		  n1llOO6 <= n1llOO5;
	initial
		n1lO0i1 = 0;
	always @ ( posedge tx_pclk)
		  n1lO0i1 <= n1lO0i2;
	event n1lO0i1_event;
	initial
		#1 ->n1lO0i1_event;
	always @(n1lO0i1_event)
		n1lO0i1 <= {1{1'b1}};
	initial
		n1lO0i2 = 0;
	always @ ( posedge tx_pclk)
		  n1lO0i2 <= n1lO0i1;
	initial
		n1lO1O3 = 0;
	always @ ( posedge tx_pclk)
		  n1lO1O3 <= n1lO1O4;
	event n1lO1O3_event;
	initial
		#1 ->n1lO1O3_event;
	always @(n1lO1O3_event)
		n1lO1O3 <= {1{1'b1}};
	initial
		n1lO1O4 = 0;
	always @ ( posedge tx_pclk)
		  n1lO1O4 <= n1lO1O3;
	initial
	begin
		n010l = 0;
	end
	always @ (tx_pclk or wire_n010i_PRN or wire_n010i_CLRN)
	begin
		if (wire_n010i_PRN == 1'b0) 
		begin
			n010l <= 1;
		end
		else if  (wire_n010i_CLRN == 1'b0) 
		begin
			n010l <= 0;
		end
		else 
		if (tx_pclk != n010i_clk_prev && tx_pclk == 1'b1) 
		begin
			n010l <= wire_n010O_dataout;
		end
		n010i_clk_prev <= tx_pclk;
	end
	assign
		wire_n010i_CLRN = (n1llOl8 ^ n1llOl7),
		wire_n010i_PRN = ((n1llOi10 ^ n1llOi9) & (~ wire_n1lOii_dout));
	event n010l_event;
	initial
		#1 ->n010l_event;
	always @(n010l_event)
		n010l <= 1;
	initial
	begin
		n01li = 0;
		ni0ili = 0;
		nllO0i = 0;
		nllO0l = 0;
		nllO0O = 0;
		nllO1O = 0;
		nllOii = 0;
		nllOil = 0;
		nllOiO = 0;
		nllOli = 0;
		nllOll = 0;
		nllOlO = 0;
		nllOOi = 0;
		nllOOl = 0;
		nllOOO = 0;
		nlO01i = 0;
		nlO01l = 0;
		nlO10i = 0;
		nlO10l = 0;
		nlO10O = 0;
		nlO11i = 0;
		nlO11l = 0;
		nlO11O = 0;
		nlO1ii = 0;
		nlO1il = 0;
		nlO1iO = 0;
		nlO1li = 0;
		nlO1ll = 0;
		nlO1lO = 0;
		nlO1Oi = 0;
		nlO1Ol = 0;
		nlO1OO = 0;
	end
	always @ (tx_pclk or wire_n01iO_PRN or wire_n01iO_CLRN)
	begin
		if (wire_n01iO_PRN == 1'b0) 
		begin
			n01li <= 1;
			ni0ili <= 1;
			nllO0i <= 1;
			nllO0l <= 1;
			nllO0O <= 1;
			nllO1O <= 1;
			nllOii <= 1;
			nllOil <= 1;
			nllOiO <= 1;
			nllOli <= 1;
			nllOll <= 1;
			nllOlO <= 1;
			nllOOi <= 1;
			nllOOl <= 1;
			nllOOO <= 1;
			nlO01i <= 1;
			nlO01l <= 1;
			nlO10i <= 1;
			nlO10l <= 1;
			nlO10O <= 1;
			nlO11i <= 1;
			nlO11l <= 1;
			nlO11O <= 1;
			nlO1ii <= 1;
			nlO1il <= 1;
			nlO1iO <= 1;
			nlO1li <= 1;
			nlO1ll <= 1;
			nlO1lO <= 1;
			nlO1Oi <= 1;
			nlO1Ol <= 1;
			nlO1OO <= 1;
		end
		else if  (wire_n01iO_CLRN == 1'b0) 
		begin
			n01li <= 0;
			ni0ili <= 0;
			nllO0i <= 0;
			nllO0l <= 0;
			nllO0O <= 0;
			nllO1O <= 0;
			nllOii <= 0;
			nllOil <= 0;
			nllOiO <= 0;
			nllOli <= 0;
			nllOll <= 0;
			nllOlO <= 0;
			nllOOi <= 0;
			nllOOl <= 0;
			nllOOO <= 0;
			nlO01i <= 0;
			nlO01l <= 0;
			nlO10i <= 0;
			nlO10l <= 0;
			nlO10O <= 0;
			nlO11i <= 0;
			nlO11l <= 0;
			nlO11O <= 0;
			nlO1ii <= 0;
			nlO1il <= 0;
			nlO1iO <= 0;
			nlO1li <= 0;
			nlO1ll <= 0;
			nlO1lO <= 0;
			nlO1Oi <= 0;
			nlO1Ol <= 0;
			nlO1OO <= 0;
		end
		else 
		if (tx_pclk != n01iO_clk_prev && tx_pclk == 1'b1) 
		begin
			n01li <= tx_trs[0];
			ni0ili <= (~ ni0ili);
			nllO0i <= n1ll1l;
			nllO0l <= n1lill;
			nllO0O <= n1li0l;
			nllO1O <= n1ll0i;
			nllOii <= n1li1i;
			nllOil <= n1l0li;
			nllOiO <= n1l00O;
			nllOli <= n1l1OO;
			nllOll <= n1l1ii;
			nllOlO <= n1iOOl;
			nllOOi <= wire_nlO01O_dataout;
			nllOOl <= wire_nlO00i_dataout;
			nllOOO <= wire_nlO00l_dataout;
			nlO01i <= wire_nlOi0l_dataout;
			nlO01l <= wire_nlOi0O_dataout;
			nlO10i <= wire_nlO0iO_dataout;
			nlO10l <= wire_nlO0li_dataout;
			nlO10O <= wire_nlO0ll_dataout;
			nlO11i <= wire_nlO00O_dataout;
			nlO11l <= wire_nlO0ii_dataout;
			nlO11O <= wire_nlO0il_dataout;
			nlO1ii <= wire_nlO0lO_dataout;
			nlO1il <= wire_nlOiii_dataout;
			nlO1iO <= wire_nlO0Oi_dataout;
			nlO1li <= wire_nlO0Ol_dataout;
			nlO1ll <= wire_nlO0OO_dataout;
			nlO1lO <= wire_nlOi1i_dataout;
			nlO1Oi <= wire_nlOi1l_dataout;
			nlO1Ol <= wire_nlOi1O_dataout;
			nlO1OO <= wire_nlOi0i_dataout;
		end
		n01iO_clk_prev <= tx_pclk;
	end
	assign
		wire_n01iO_CLRN = ((n1lO0i2 ^ n1lO0i1) & (~ wire_n1lOii_dout)),
		wire_n01iO_PRN = (n1lO1O4 ^ n1lO1O3);
	event n01li_event;
	event ni0ili_event;
	event nllO0i_event;
	event nllO0l_event;
	event nllO0O_event;
	event nllO1O_event;
	event nllOii_event;
	event nllOil_event;
	event nllOiO_event;
	event nllOli_event;
	event nllOll_event;
	event nllOlO_event;
	event nllOOi_event;
	event nllOOl_event;
	event nllOOO_event;
	event nlO01i_event;
	event nlO01l_event;
	event nlO10i_event;
	event nlO10l_event;
	event nlO10O_event;
	event nlO11i_event;
	event nlO11l_event;
	event nlO11O_event;
	event nlO1ii_event;
	event nlO1il_event;
	event nlO1iO_event;
	event nlO1li_event;
	event nlO1ll_event;
	event nlO1lO_event;
	event nlO1Oi_event;
	event nlO1Ol_event;
	event nlO1OO_event;
	initial
		#1 ->n01li_event;
	initial
		#1 ->ni0ili_event;
	initial
		#1 ->nllO0i_event;
	initial
		#1 ->nllO0l_event;
	initial
		#1 ->nllO0O_event;
	initial
		#1 ->nllO1O_event;
	initial
		#1 ->nllOii_event;
	initial
		#1 ->nllOil_event;
	initial
		#1 ->nllOiO_event;
	initial
		#1 ->nllOli_event;
	initial
		#1 ->nllOll_event;
	initial
		#1 ->nllOlO_event;
	initial
		#1 ->nllOOi_event;
	initial
		#1 ->nllOOl_event;
	initial
		#1 ->nllOOO_event;
	initial
		#1 ->nlO01i_event;
	initial
		#1 ->nlO01l_event;
	initial
		#1 ->nlO10i_event;
	initial
		#1 ->nlO10l_event;
	initial
		#1 ->nlO10O_event;
	initial
		#1 ->nlO11i_event;
	initial
		#1 ->nlO11l_event;
	initial
		#1 ->nlO11O_event;
	initial
		#1 ->nlO1ii_event;
	initial
		#1 ->nlO1il_event;
	initial
		#1 ->nlO1iO_event;
	initial
		#1 ->nlO1li_event;
	initial
		#1 ->nlO1ll_event;
	initial
		#1 ->nlO1lO_event;
	initial
		#1 ->nlO1Oi_event;
	initial
		#1 ->nlO1Ol_event;
	initial
		#1 ->nlO1OO_event;
	always @(n01li_event)
		n01li <= 1;
	always @(ni0ili_event)
		ni0ili <= 1;
	always @(nllO0i_event)
		nllO0i <= 1;
	always @(nllO0l_event)
		nllO0l <= 1;
	always @(nllO0O_event)
		nllO0O <= 1;
	always @(nllO1O_event)
		nllO1O <= 1;
	always @(nllOii_event)
		nllOii <= 1;
	always @(nllOil_event)
		nllOil <= 1;
	always @(nllOiO_event)
		nllOiO <= 1;
	always @(nllOli_event)
		nllOli <= 1;
	always @(nllOll_event)
		nllOll <= 1;
	always @(nllOlO_event)
		nllOlO <= 1;
	always @(nllOOi_event)
		nllOOi <= 1;
	always @(nllOOl_event)
		nllOOl <= 1;
	always @(nllOOO_event)
		nllOOO <= 1;
	always @(nlO01i_event)
		nlO01i <= 1;
	always @(nlO01l_event)
		nlO01l <= 1;
	always @(nlO10i_event)
		nlO10i <= 1;
	always @(nlO10l_event)
		nlO10l <= 1;
	always @(nlO10O_event)
		nlO10O <= 1;
	always @(nlO11i_event)
		nlO11i <= 1;
	always @(nlO11l_event)
		nlO11l <= 1;
	always @(nlO11O_event)
		nlO11O <= 1;
	always @(nlO1ii_event)
		nlO1ii <= 1;
	always @(nlO1il_event)
		nlO1il <= 1;
	always @(nlO1iO_event)
		nlO1iO <= 1;
	always @(nlO1li_event)
		nlO1li <= 1;
	always @(nlO1ll_event)
		nlO1ll <= 1;
	always @(nlO1lO_event)
		nlO1lO <= 1;
	always @(nlO1Oi_event)
		nlO1Oi <= 1;
	always @(nlO1Ol_event)
		nlO1Ol <= 1;
	always @(nlO1OO_event)
		nlO1OO <= 1;
	initial
	begin
		ni000i = 0;
		ni000l = 0;
		ni000O = 0;
		ni00ii = 0;
		ni00il = 0;
		ni00iO = 0;
		ni00li = 0;
		ni00ll = 0;
		ni00Oi = 0;
		ni1iiO = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_ni00lO_CLRN)
	begin
		if (wire_ni00lO_CLRN == 1'b0) 
		begin
			ni000i <= 0;
			ni000l <= 0;
			ni000O <= 0;
			ni00ii <= 0;
			ni00il <= 0;
			ni00iO <= 0;
			ni00li <= 0;
			ni00ll <= 0;
			ni00Oi <= 0;
			ni1iiO <= 0;
		end
		else if  (ni0ili == 1'b1) 
		begin
			ni000i <= nllO0i;
			ni000l <= nllO0l;
			ni000O <= nllO0O;
			ni00ii <= nllOii;
			ni00il <= nllOil;
			ni00iO <= nllOiO;
			ni00li <= nllOli;
			ni00ll <= nllOll;
			ni00Oi <= nllOlO;
			ni1iiO <= nllO1O;
		end
	end
	assign
		wire_ni00lO_CLRN = ((n10O0i62 ^ n10O0i61) & (~ wire_n1lOii_dout));
	initial
	begin
		ni00Ol = 0;
		ni00OO = 0;
		ni0i0i = 0;
		ni0i0l = 0;
		ni0i0O = 0;
		ni0i1i = 0;
		ni0i1l = 0;
		ni0i1O = 0;
		ni0iii = 0;
		ni0iiO = 0;
	end
	always @ (tx_pclk or wire_ni0iil_PRN or wire_ni0iil_CLRN)
	begin
		if (wire_ni0iil_PRN == 1'b0) 
		begin
			ni00Ol <= 1;
			ni00OO <= 1;
			ni0i0i <= 1;
			ni0i0l <= 1;
			ni0i0O <= 1;
			ni0i1i <= 1;
			ni0i1l <= 1;
			ni0i1O <= 1;
			ni0iii <= 1;
			ni0iiO <= 1;
		end
		else if  (wire_ni0iil_CLRN == 1'b0) 
		begin
			ni00Ol <= 0;
			ni00OO <= 0;
			ni0i0i <= 0;
			ni0i0l <= 0;
			ni0i0O <= 0;
			ni0i1i <= 0;
			ni0i1l <= 0;
			ni0i1O <= 0;
			ni0iii <= 0;
			ni0iiO <= 0;
		end
		else if  (ni0ili == 1'b0) 
		if (tx_pclk != ni0iil_clk_prev && tx_pclk == 1'b1) 
		begin
			ni00Ol <= nllO1O;
			ni00OO <= nllO0i;
			ni0i0i <= nllOil;
			ni0i0l <= nllOiO;
			ni0i0O <= nllOli;
			ni0i1i <= nllO0l;
			ni0i1l <= nllO0O;
			ni0i1O <= nllOii;
			ni0iii <= nllOll;
			ni0iiO <= nllOlO;
		end
		ni0iil_clk_prev <= tx_pclk;
	end
	assign
		wire_ni0iil_CLRN = ((n10O0O58 ^ n10O0O57) & (~ wire_n1lOii_dout)),
		wire_ni0iil_PRN = (n10O0l60 ^ n10O0l59);
	event ni00Ol_event;
	event ni00OO_event;
	event ni0i0i_event;
	event ni0i0l_event;
	event ni0i0O_event;
	event ni0i1i_event;
	event ni0i1l_event;
	event ni0i1O_event;
	event ni0iii_event;
	event ni0iiO_event;
	initial
		#1 ->ni00Ol_event;
	initial
		#1 ->ni00OO_event;
	initial
		#1 ->ni0i0i_event;
	initial
		#1 ->ni0i0l_event;
	initial
		#1 ->ni0i0O_event;
	initial
		#1 ->ni0i1i_event;
	initial
		#1 ->ni0i1l_event;
	initial
		#1 ->ni0i1O_event;
	initial
		#1 ->ni0iii_event;
	initial
		#1 ->ni0iiO_event;
	always @(ni00Ol_event)
		ni00Ol <= 1;
	always @(ni00OO_event)
		ni00OO <= 1;
	always @(ni0i0i_event)
		ni0i0i <= 1;
	always @(ni0i0l_event)
		ni0i0l <= 1;
	always @(ni0i0O_event)
		ni0i0O <= 1;
	always @(ni0i1i_event)
		ni0i1i <= 1;
	always @(ni0i1l_event)
		ni0i1l <= 1;
	always @(ni0i1O_event)
		ni0i1O <= 1;
	always @(ni0iii_event)
		ni0iii <= 1;
	always @(ni0iiO_event)
		ni0iiO <= 1;
	initial
	begin
		ni0l0O = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_ni0l0l_PRN)
	begin
		if (wire_ni0l0l_PRN == 1'b0) 
		begin
			ni0l0O <= 1;
		end
		else if  (wire_n011O_dataout == 1'b1) 
		begin
			ni0l0O <= wire_ni0Oii_o;
		end
	end
	assign
		wire_ni0l0l_PRN = ((n10Oil54 ^ n10Oil53) & (~ wire_n1lOii_dout));
	event ni0l0O_event;
	initial
		#1 ->ni0l0O_event;
	always @(ni0l0O_event)
		ni0l0O <= 1;
	initial
	begin
		ni0ill = 0;
		ni0ilO = 0;
		ni0iOi = 0;
		ni0iOl = 0;
		ni0iOO = 0;
		ni0l0i = 0;
		ni0l1i = 0;
		ni0l1l = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_ni0l1O_CLRN)
	begin
		if (wire_ni0l1O_CLRN == 1'b0) 
		begin
			ni0ill <= 0;
			ni0ilO <= 0;
			ni0iOi <= 0;
			ni0iOl <= 0;
			ni0iOO <= 0;
			ni0l0i <= 0;
			ni0l1i <= 0;
			ni0l1l <= 0;
		end
		else if  (wire_n011O_dataout == 1'b1) 
		begin
			ni0ill <= wire_ni0lii_o;
			ni0ilO <= wire_ni0liO_o;
			ni0iOi <= wire_ni0lll_o;
			ni0iOl <= wire_ni0lOi_o;
			ni0iOO <= wire_ni0lOO_o;
			ni0l0i <= wire_ni0O0O_dataout;
			ni0l1i <= wire_ni0O1l_o;
			ni0l1l <= wire_ni0O0i_o;
		end
	end
	assign
		wire_ni0l1O_CLRN = ((n10Oii56 ^ n10Oii55) & (~ wire_n1lOii_dout));
	event ni0ill_event;
	event ni0ilO_event;
	event ni0iOi_event;
	event ni0iOl_event;
	event ni0iOO_event;
	event ni0l0i_event;
	event ni0l1i_event;
	event ni0l1l_event;
	initial
		#1 ->ni0ill_event;
	initial
		#1 ->ni0ilO_event;
	initial
		#1 ->ni0iOi_event;
	initial
		#1 ->ni0iOl_event;
	initial
		#1 ->ni0iOO_event;
	initial
		#1 ->ni0l0i_event;
	initial
		#1 ->ni0l1i_event;
	initial
		#1 ->ni0l1l_event;
	always @(ni0ill_event)
		ni0ill <= 1;
	always @(ni0ilO_event)
		ni0ilO <= 1;
	always @(ni0iOi_event)
		ni0iOi <= 1;
	always @(ni0iOl_event)
		ni0iOl <= 1;
	always @(ni0iOO_event)
		ni0iOO <= 1;
	always @(ni0l0i_event)
		ni0l0i <= 1;
	always @(ni0l1i_event)
		ni0l1i <= 1;
	always @(ni0l1l_event)
		ni0l1l <= 1;
	initial
	begin
		n0100l = 0;
		n0100O = 0;
		n010ii = 0;
		n010il = 0;
		n010iO = 0;
		n010li = 0;
		n010ll = 0;
		n010lO = 0;
		n010Oi = 0;
		n010Ol = 0;
		n010OO = 0;
		n01i0i = 0;
		n01i0l = 0;
		n01i0O = 0;
		n01i1i = 0;
		n01i1l = 0;
		n01i1O = 0;
		n01iii = 0;
		n01iil = 0;
		n01iiO = 0;
		n01ili = 0;
		n01ill = 0;
		n01ilO = 0;
		n01iOi = 0;
		ni100i = 0;
		ni100l = 0;
		ni100O = 0;
		ni101i = 0;
		ni101l = 0;
		ni101O = 0;
		ni10ii = 0;
		ni10il = 0;
		ni10iO = 0;
		ni10li = 0;
		ni10ll = 0;
		ni10lO = 0;
		ni10Oi = 0;
		ni10Ol = 0;
		ni10OO = 0;
		ni110i = 0;
		ni110l = 0;
		ni110O = 0;
		ni11ii = 0;
		ni11il = 0;
		ni11iO = 0;
		ni11li = 0;
		ni11ll = 0;
		ni11lO = 0;
		ni11Oi = 0;
		ni11Ol = 0;
		ni11OO = 0;
		ni1i1O = 0;
	end
	always @ ( posedge wire_ni1i1l_CLK or  posedge wire_n1lOli_dout)
	begin
		if (wire_n1lOli_dout == 1'b1) 
		begin
			n0100l <= 0;
			n0100O <= 0;
			n010ii <= 0;
			n010il <= 0;
			n010iO <= 0;
			n010li <= 0;
			n010ll <= 0;
			n010lO <= 0;
			n010Oi <= 0;
			n010Ol <= 0;
			n010OO <= 0;
			n01i0i <= 0;
			n01i0l <= 0;
			n01i0O <= 0;
			n01i1i <= 0;
			n01i1l <= 0;
			n01i1O <= 0;
			n01iii <= 0;
			n01iil <= 0;
			n01iiO <= 0;
			n01ili <= 0;
			n01ill <= 0;
			n01ilO <= 0;
			n01iOi <= 0;
			ni100i <= 0;
			ni100l <= 0;
			ni100O <= 0;
			ni101i <= 0;
			ni101l <= 0;
			ni101O <= 0;
			ni10ii <= 0;
			ni10il <= 0;
			ni10iO <= 0;
			ni10li <= 0;
			ni10ll <= 0;
			ni10lO <= 0;
			ni10Oi <= 0;
			ni10Ol <= 0;
			ni10OO <= 0;
			ni110i <= 0;
			ni110l <= 0;
			ni110O <= 0;
			ni11ii <= 0;
			ni11il <= 0;
			ni11iO <= 0;
			ni11li <= 0;
			ni11ll <= 0;
			ni11lO <= 0;
			ni11Oi <= 0;
			ni11Ol <= 0;
			ni11OO <= 0;
			ni1i1O <= 0;
		end
		else 
		begin
			n0100l <= wire_n01l0i_dataout;
			n0100O <= wire_n01l0l_dataout;
			n010ii <= wire_n01l0O_dataout;
			n010il <= wire_n01lii_dataout;
			n010iO <= wire_n01lil_dataout;
			n010li <= wire_n01liO_dataout;
			n010ll <= wire_n01lli_dataout;
			n010lO <= wire_n01lll_dataout;
			n010Oi <= wire_n01llO_dataout;
			n010Ol <= wire_n01lOi_dataout;
			n010OO <= wire_n01lOl_dataout;
			n01i0i <= wire_n01O1O_dataout;
			n01i0l <= wire_n01O0i_dataout;
			n01i0O <= wire_n01O0l_dataout;
			n01i1i <= wire_n01lOO_dataout;
			n01i1l <= wire_n01O1i_dataout;
			n01i1O <= wire_n01O1l_dataout;
			n01iii <= wire_n01O0O_dataout;
			n01iil <= wire_n01Oii_dataout;
			n01iiO <= wire_n01iOl_dataout;
			n01ili <= wire_n01iOO_dataout;
			n01ill <= wire_n01l1i_dataout;
			n01ilO <= wire_n01l1l_dataout;
			n01iOi <= wire_n01l1O_dataout;
			ni100i <= wire_n1lOiO_q[15];
			ni100l <= wire_n1lOiO_q[16];
			ni100O <= wire_n1lOiO_q[17];
			ni101i <= wire_n1lOiO_q[12];
			ni101l <= wire_n1lOiO_q[13];
			ni101O <= wire_n1lOiO_q[14];
			ni10ii <= wire_n1lOiO_q[18];
			ni10il <= wire_n1lOiO_q[19];
			ni10iO <= ni10li;
			ni10li <= wire_ni1i1i_dataout;
			ni10ll <= wire_ni1l0l_dataout;
			ni10lO <= wire_ni1i0i_dataout;
			ni10Oi <= wire_ni1i0l_dataout;
			ni10Ol <= wire_ni1i0O_dataout;
			ni10OO <= wire_ni1iii_dataout;
			ni110i <= wire_n1lOiO_q[0];
			ni110l <= wire_n1lOiO_q[1];
			ni110O <= wire_n1lOiO_q[2];
			ni11ii <= wire_n1lOiO_q[3];
			ni11il <= wire_n1lOiO_q[4];
			ni11iO <= wire_n1lOiO_q[5];
			ni11li <= wire_n1lOiO_q[6];
			ni11ll <= wire_n1lOiO_q[7];
			ni11lO <= wire_n1lOiO_q[8];
			ni11Oi <= wire_n1lOiO_q[9];
			ni11Ol <= wire_n1lOiO_q[10];
			ni11OO <= wire_n1lOiO_q[11];
			ni1i1O <= ni10iO;
		end
	end
	assign
		wire_ni1i1l_CLK = wire_n1lOil_tx_clkout[0];
	event n0100l_event;
	event n0100O_event;
	event n010ii_event;
	event n010il_event;
	event n010iO_event;
	event n010li_event;
	event n010ll_event;
	event n010lO_event;
	event n010Oi_event;
	event n010Ol_event;
	event n010OO_event;
	event n01i0i_event;
	event n01i0l_event;
	event n01i0O_event;
	event n01i1i_event;
	event n01i1l_event;
	event n01i1O_event;
	event n01iii_event;
	event n01iil_event;
	event n01iiO_event;
	event n01ili_event;
	event n01ill_event;
	event n01ilO_event;
	event n01iOi_event;
	event ni100i_event;
	event ni100l_event;
	event ni100O_event;
	event ni101i_event;
	event ni101l_event;
	event ni101O_event;
	event ni10ii_event;
	event ni10il_event;
	event ni10iO_event;
	event ni10li_event;
	event ni10ll_event;
	event ni10lO_event;
	event ni10Oi_event;
	event ni10Ol_event;
	event ni10OO_event;
	event ni110i_event;
	event ni110l_event;
	event ni110O_event;
	event ni11ii_event;
	event ni11il_event;
	event ni11iO_event;
	event ni11li_event;
	event ni11ll_event;
	event ni11lO_event;
	event ni11Oi_event;
	event ni11Ol_event;
	event ni11OO_event;
	event ni1i1O_event;
	initial
		#1 ->n0100l_event;
	initial
		#1 ->n0100O_event;
	initial
		#1 ->n010ii_event;
	initial
		#1 ->n010il_event;
	initial
		#1 ->n010iO_event;
	initial
		#1 ->n010li_event;
	initial
		#1 ->n010ll_event;
	initial
		#1 ->n010lO_event;
	initial
		#1 ->n010Oi_event;
	initial
		#1 ->n010Ol_event;
	initial
		#1 ->n010OO_event;
	initial
		#1 ->n01i0i_event;
	initial
		#1 ->n01i0l_event;
	initial
		#1 ->n01i0O_event;
	initial
		#1 ->n01i1i_event;
	initial
		#1 ->n01i1l_event;
	initial
		#1 ->n01i1O_event;
	initial
		#1 ->n01iii_event;
	initial
		#1 ->n01iil_event;
	initial
		#1 ->n01iiO_event;
	initial
		#1 ->n01ili_event;
	initial
		#1 ->n01ill_event;
	initial
		#1 ->n01ilO_event;
	initial
		#1 ->n01iOi_event;
	initial
		#1 ->ni100i_event;
	initial
		#1 ->ni100l_event;
	initial
		#1 ->ni100O_event;
	initial
		#1 ->ni101i_event;
	initial
		#1 ->ni101l_event;
	initial
		#1 ->ni101O_event;
	initial
		#1 ->ni10ii_event;
	initial
		#1 ->ni10il_event;
	initial
		#1 ->ni10iO_event;
	initial
		#1 ->ni10li_event;
	initial
		#1 ->ni10ll_event;
	initial
		#1 ->ni10lO_event;
	initial
		#1 ->ni10Oi_event;
	initial
		#1 ->ni10Ol_event;
	initial
		#1 ->ni10OO_event;
	initial
		#1 ->ni110i_event;
	initial
		#1 ->ni110l_event;
	initial
		#1 ->ni110O_event;
	initial
		#1 ->ni11ii_event;
	initial
		#1 ->ni11il_event;
	initial
		#1 ->ni11iO_event;
	initial
		#1 ->ni11li_event;
	initial
		#1 ->ni11ll_event;
	initial
		#1 ->ni11lO_event;
	initial
		#1 ->ni11Oi_event;
	initial
		#1 ->ni11Ol_event;
	initial
		#1 ->ni11OO_event;
	initial
		#1 ->ni1i1O_event;
	always @(n0100l_event)
		n0100l <= 1;
	always @(n0100O_event)
		n0100O <= 1;
	always @(n010ii_event)
		n010ii <= 1;
	always @(n010il_event)
		n010il <= 1;
	always @(n010iO_event)
		n010iO <= 1;
	always @(n010li_event)
		n010li <= 1;
	always @(n010ll_event)
		n010ll <= 1;
	always @(n010lO_event)
		n010lO <= 1;
	always @(n010Oi_event)
		n010Oi <= 1;
	always @(n010Ol_event)
		n010Ol <= 1;
	always @(n010OO_event)
		n010OO <= 1;
	always @(n01i0i_event)
		n01i0i <= 1;
	always @(n01i0l_event)
		n01i0l <= 1;
	always @(n01i0O_event)
		n01i0O <= 1;
	always @(n01i1i_event)
		n01i1i <= 1;
	always @(n01i1l_event)
		n01i1l <= 1;
	always @(n01i1O_event)
		n01i1O <= 1;
	always @(n01iii_event)
		n01iii <= 1;
	always @(n01iil_event)
		n01iil <= 1;
	always @(n01iiO_event)
		n01iiO <= 1;
	always @(n01ili_event)
		n01ili <= 1;
	always @(n01ill_event)
		n01ill <= 1;
	always @(n01ilO_event)
		n01ilO <= 1;
	always @(n01iOi_event)
		n01iOi <= 1;
	always @(ni100i_event)
		ni100i <= 1;
	always @(ni100l_event)
		ni100l <= 1;
	always @(ni100O_event)
		ni100O <= 1;
	always @(ni101i_event)
		ni101i <= 1;
	always @(ni101l_event)
		ni101l <= 1;
	always @(ni101O_event)
		ni101O <= 1;
	always @(ni10ii_event)
		ni10ii <= 1;
	always @(ni10il_event)
		ni10il <= 1;
	always @(ni10iO_event)
		ni10iO <= 1;
	always @(ni10li_event)
		ni10li <= 1;
	always @(ni10ll_event)
		ni10ll <= 1;
	always @(ni10lO_event)
		ni10lO <= 1;
	always @(ni10Oi_event)
		ni10Oi <= 1;
	always @(ni10Ol_event)
		ni10Ol <= 1;
	always @(ni10OO_event)
		ni10OO <= 1;
	always @(ni110i_event)
		ni110i <= 1;
	always @(ni110l_event)
		ni110l <= 1;
	always @(ni110O_event)
		ni110O <= 1;
	always @(ni11ii_event)
		ni11ii <= 1;
	always @(ni11il_event)
		ni11il <= 1;
	always @(ni11iO_event)
		ni11iO <= 1;
	always @(ni11li_event)
		ni11li <= 1;
	always @(ni11ll_event)
		ni11ll <= 1;
	always @(ni11lO_event)
		ni11lO <= 1;
	always @(ni11Oi_event)
		ni11Oi <= 1;
	always @(ni11Ol_event)
		ni11Ol <= 1;
	always @(ni11OO_event)
		ni11OO <= 1;
	always @(ni1i1O_event)
		ni1i1O <= 1;
	initial
	begin
		niil0i = 0;
		niil0l = 0;
		niil0O = 0;
		niil1l = 0;
		niil1O = 0;
		niilii = 0;
		niilil = 0;
		niiliO = 0;
		niilli = 0;
		niilll = 0;
		niillO = 0;
		niilOi = 0;
		niilOl = 0;
		niilOO = 0;
		niiO0i = 0;
		niiO0l = 0;
		niiO0O = 0;
		niiO1i = 0;
		niiO1l = 0;
		niiO1O = 0;
		niiOii = 0;
		niiOil = 0;
		niiOiO = 0;
		niiOli = 0;
		niiOll = 0;
		niiOlO = 0;
		niiOOi = 0;
		niiOOl = 0;
		niO00i = 0;
		niO00l = 0;
		niO00O = 0;
		niO01i = 0;
		niO01l = 0;
		niO01O = 0;
		niO0ii = 0;
		niO0il = 0;
		niO0iO = 0;
		niO0li = 0;
		niO0ll = 0;
		niO0lO = 0;
		niO0Oi = 0;
		niO0Ol = 0;
		niO0OO = 0;
		niO1Oi = 0;
		niO1Ol = 0;
		niO1OO = 0;
		niOi0i = 0;
		niOi0l = 0;
		niOi0O = 0;
		niOi1i = 0;
		niOi1l = 0;
		niOi1O = 0;
		niOiii = 0;
		niOiil = 0;
		niOiiO = 0;
		niOill = 0;
	end
	always @ (tx_pclk or wire_niOili_PRN or wire_n1lOii_dout)
	begin
		if (wire_niOili_PRN == 1'b0) 
		begin
			niil0i <= 1;
			niil0l <= 1;
			niil0O <= 1;
			niil1l <= 1;
			niil1O <= 1;
			niilii <= 1;
			niilil <= 1;
			niiliO <= 1;
			niilli <= 1;
			niilll <= 1;
			niillO <= 1;
			niilOi <= 1;
			niilOl <= 1;
			niilOO <= 1;
			niiO0i <= 1;
			niiO0l <= 1;
			niiO0O <= 1;
			niiO1i <= 1;
			niiO1l <= 1;
			niiO1O <= 1;
			niiOii <= 1;
			niiOil <= 1;
			niiOiO <= 1;
			niiOli <= 1;
			niiOll <= 1;
			niiOlO <= 1;
			niiOOi <= 1;
			niiOOl <= 1;
			niO00i <= 1;
			niO00l <= 1;
			niO00O <= 1;
			niO01i <= 1;
			niO01l <= 1;
			niO01O <= 1;
			niO0ii <= 1;
			niO0il <= 1;
			niO0iO <= 1;
			niO0li <= 1;
			niO0ll <= 1;
			niO0lO <= 1;
			niO0Oi <= 1;
			niO0Ol <= 1;
			niO0OO <= 1;
			niO1Oi <= 1;
			niO1Ol <= 1;
			niO1OO <= 1;
			niOi0i <= 1;
			niOi0l <= 1;
			niOi0O <= 1;
			niOi1i <= 1;
			niOi1l <= 1;
			niOi1O <= 1;
			niOiii <= 1;
			niOiil <= 1;
			niOiiO <= 1;
			niOill <= 1;
		end
		else if  (wire_n1lOii_dout == 1'b1) 
		begin
			niil0i <= 0;
			niil0l <= 0;
			niil0O <= 0;
			niil1l <= 0;
			niil1O <= 0;
			niilii <= 0;
			niilil <= 0;
			niiliO <= 0;
			niilli <= 0;
			niilll <= 0;
			niillO <= 0;
			niilOi <= 0;
			niilOl <= 0;
			niilOO <= 0;
			niiO0i <= 0;
			niiO0l <= 0;
			niiO0O <= 0;
			niiO1i <= 0;
			niiO1l <= 0;
			niiO1O <= 0;
			niiOii <= 0;
			niiOil <= 0;
			niiOiO <= 0;
			niiOli <= 0;
			niiOll <= 0;
			niiOlO <= 0;
			niiOOi <= 0;
			niiOOl <= 0;
			niO00i <= 0;
			niO00l <= 0;
			niO00O <= 0;
			niO01i <= 0;
			niO01l <= 0;
			niO01O <= 0;
			niO0ii <= 0;
			niO0il <= 0;
			niO0iO <= 0;
			niO0li <= 0;
			niO0ll <= 0;
			niO0lO <= 0;
			niO0Oi <= 0;
			niO0Ol <= 0;
			niO0OO <= 0;
			niO1Oi <= 0;
			niO1Ol <= 0;
			niO1OO <= 0;
			niOi0i <= 0;
			niOi0l <= 0;
			niOi0O <= 0;
			niOi1i <= 0;
			niOi1l <= 0;
			niOi1O <= 0;
			niOiii <= 0;
			niOiil <= 0;
			niOiiO <= 0;
			niOill <= 0;
		end
		else if  (n010l == 1'b1) 
		if (tx_pclk != niOili_clk_prev && tx_pclk == 1'b1) 
		begin
			niil0i <= wire_nil00l_dataout;
			niil0l <= wire_nil00O_dataout;
			niil0O <= wire_nil0ii_dataout;
			niil1l <= wire_nil01O_dataout;
			niil1O <= wire_nil00i_dataout;
			niilii <= wire_nil0il_dataout;
			niilil <= wire_nil0iO_dataout;
			niiliO <= wire_nil0li_dataout;
			niilli <= wire_nil0ll_dataout;
			niilll <= wire_nil0lO_dataout;
			niillO <= wire_niiOOO_dataout;
			niilOi <= wire_nil11i_dataout;
			niilOl <= wire_nil11l_dataout;
			niilOO <= wire_nil11O_dataout;
			niiO0i <= wire_nil1ii_dataout;
			niiO0l <= wire_nil1il_dataout;
			niiO0O <= wire_nil1iO_dataout;
			niiO1i <= wire_nil10i_dataout;
			niiO1l <= wire_nil10l_dataout;
			niiO1O <= wire_nil10O_dataout;
			niiOii <= wire_nil1li_dataout;
			niiOil <= wire_nil1ll_dataout;
			niiOiO <= wire_nil1lO_dataout;
			niiOli <= wire_nil1Oi_dataout;
			niiOll <= wire_nil1Ol_dataout;
			niiOlO <= wire_nil1OO_dataout;
			niiOOi <= wire_nil01i_dataout;
			niiOOl <= wire_nil01l_dataout;
			niO00i <= wire_niOO0O_dataout;
			niO00l <= wire_niOOii_dataout;
			niO00O <= wire_niOOil_dataout;
			niO01i <= wire_niOO1O_dataout;
			niO01l <= wire_niOO0i_dataout;
			niO01O <= wire_niOO0l_dataout;
			niO0ii <= wire_niOOiO_dataout;
			niO0il <= wire_niOilO_dataout;
			niO0iO <= wire_niOiOi_dataout;
			niO0li <= wire_niOiOl_dataout;
			niO0ll <= wire_niOiOO_dataout;
			niO0lO <= wire_niOl1i_dataout;
			niO0Oi <= wire_niOl1l_dataout;
			niO0Ol <= wire_niOl1O_dataout;
			niO0OO <= wire_niOl0i_dataout;
			niO1Oi <= wire_niOlOO_dataout;
			niO1Ol <= wire_niOO1i_dataout;
			niO1OO <= wire_niOO1l_dataout;
			niOi0i <= wire_niOlil_dataout;
			niOi0l <= wire_niOliO_dataout;
			niOi0O <= wire_niOlli_dataout;
			niOi1i <= wire_niOl0l_dataout;
			niOi1l <= wire_niOl0O_dataout;
			niOi1O <= wire_niOlii_dataout;
			niOiii <= wire_niOlll_dataout;
			niOiil <= wire_niOllO_dataout;
			niOiiO <= wire_niOlOi_dataout;
			niOill <= wire_niOlOl_dataout;
		end
		niOili_clk_prev <= tx_pclk;
	end
	assign
		wire_niOili_PRN = (n1i01O52 ^ n1i01O51);
	event niil0i_event;
	event niil0l_event;
	event niil0O_event;
	event niil1l_event;
	event niil1O_event;
	event niilii_event;
	event niilil_event;
	event niiliO_event;
	event niilli_event;
	event niilll_event;
	event niillO_event;
	event niilOi_event;
	event niilOl_event;
	event niilOO_event;
	event niiO0i_event;
	event niiO0l_event;
	event niiO0O_event;
	event niiO1i_event;
	event niiO1l_event;
	event niiO1O_event;
	event niiOii_event;
	event niiOil_event;
	event niiOiO_event;
	event niiOli_event;
	event niiOll_event;
	event niiOlO_event;
	event niiOOi_event;
	event niiOOl_event;
	event niO00i_event;
	event niO00l_event;
	event niO00O_event;
	event niO01i_event;
	event niO01l_event;
	event niO01O_event;
	event niO0ii_event;
	event niO0il_event;
	event niO0iO_event;
	event niO0li_event;
	event niO0ll_event;
	event niO0lO_event;
	event niO0Oi_event;
	event niO0Ol_event;
	event niO0OO_event;
	event niO1Oi_event;
	event niO1Ol_event;
	event niO1OO_event;
	event niOi0i_event;
	event niOi0l_event;
	event niOi0O_event;
	event niOi1i_event;
	event niOi1l_event;
	event niOi1O_event;
	event niOiii_event;
	event niOiil_event;
	event niOiiO_event;
	event niOill_event;
	initial
		#1 ->niil0i_event;
	initial
		#1 ->niil0l_event;
	initial
		#1 ->niil0O_event;
	initial
		#1 ->niil1l_event;
	initial
		#1 ->niil1O_event;
	initial
		#1 ->niilii_event;
	initial
		#1 ->niilil_event;
	initial
		#1 ->niiliO_event;
	initial
		#1 ->niilli_event;
	initial
		#1 ->niilll_event;
	initial
		#1 ->niillO_event;
	initial
		#1 ->niilOi_event;
	initial
		#1 ->niilOl_event;
	initial
		#1 ->niilOO_event;
	initial
		#1 ->niiO0i_event;
	initial
		#1 ->niiO0l_event;
	initial
		#1 ->niiO0O_event;
	initial
		#1 ->niiO1i_event;
	initial
		#1 ->niiO1l_event;
	initial
		#1 ->niiO1O_event;
	initial
		#1 ->niiOii_event;
	initial
		#1 ->niiOil_event;
	initial
		#1 ->niiOiO_event;
	initial
		#1 ->niiOli_event;
	initial
		#1 ->niiOll_event;
	initial
		#1 ->niiOlO_event;
	initial
		#1 ->niiOOi_event;
	initial
		#1 ->niiOOl_event;
	initial
		#1 ->niO00i_event;
	initial
		#1 ->niO00l_event;
	initial
		#1 ->niO00O_event;
	initial
		#1 ->niO01i_event;
	initial
		#1 ->niO01l_event;
	initial
		#1 ->niO01O_event;
	initial
		#1 ->niO0ii_event;
	initial
		#1 ->niO0il_event;
	initial
		#1 ->niO0iO_event;
	initial
		#1 ->niO0li_event;
	initial
		#1 ->niO0ll_event;
	initial
		#1 ->niO0lO_event;
	initial
		#1 ->niO0Oi_event;
	initial
		#1 ->niO0Ol_event;
	initial
		#1 ->niO0OO_event;
	initial
		#1 ->niO1Oi_event;
	initial
		#1 ->niO1Ol_event;
	initial
		#1 ->niO1OO_event;
	initial
		#1 ->niOi0i_event;
	initial
		#1 ->niOi0l_event;
	initial
		#1 ->niOi0O_event;
	initial
		#1 ->niOi1i_event;
	initial
		#1 ->niOi1l_event;
	initial
		#1 ->niOi1O_event;
	initial
		#1 ->niOiii_event;
	initial
		#1 ->niOiil_event;
	initial
		#1 ->niOiiO_event;
	initial
		#1 ->niOill_event;
	always @(niil0i_event)
		niil0i <= 1;
	always @(niil0l_event)
		niil0l <= 1;
	always @(niil0O_event)
		niil0O <= 1;
	always @(niil1l_event)
		niil1l <= 1;
	always @(niil1O_event)
		niil1O <= 1;
	always @(niilii_event)
		niilii <= 1;
	always @(niilil_event)
		niilil <= 1;
	always @(niiliO_event)
		niiliO <= 1;
	always @(niilli_event)
		niilli <= 1;
	always @(niilll_event)
		niilll <= 1;
	always @(niillO_event)
		niillO <= 1;
	always @(niilOi_event)
		niilOi <= 1;
	always @(niilOl_event)
		niilOl <= 1;
	always @(niilOO_event)
		niilOO <= 1;
	always @(niiO0i_event)
		niiO0i <= 1;
	always @(niiO0l_event)
		niiO0l <= 1;
	always @(niiO0O_event)
		niiO0O <= 1;
	always @(niiO1i_event)
		niiO1i <= 1;
	always @(niiO1l_event)
		niiO1l <= 1;
	always @(niiO1O_event)
		niiO1O <= 1;
	always @(niiOii_event)
		niiOii <= 1;
	always @(niiOil_event)
		niiOil <= 1;
	always @(niiOiO_event)
		niiOiO <= 1;
	always @(niiOli_event)
		niiOli <= 1;
	always @(niiOll_event)
		niiOll <= 1;
	always @(niiOlO_event)
		niiOlO <= 1;
	always @(niiOOi_event)
		niiOOi <= 1;
	always @(niiOOl_event)
		niiOOl <= 1;
	always @(niO00i_event)
		niO00i <= 1;
	always @(niO00l_event)
		niO00l <= 1;
	always @(niO00O_event)
		niO00O <= 1;
	always @(niO01i_event)
		niO01i <= 1;
	always @(niO01l_event)
		niO01l <= 1;
	always @(niO01O_event)
		niO01O <= 1;
	always @(niO0ii_event)
		niO0ii <= 1;
	always @(niO0il_event)
		niO0il <= 1;
	always @(niO0iO_event)
		niO0iO <= 1;
	always @(niO0li_event)
		niO0li <= 1;
	always @(niO0ll_event)
		niO0ll <= 1;
	always @(niO0lO_event)
		niO0lO <= 1;
	always @(niO0Oi_event)
		niO0Oi <= 1;
	always @(niO0Ol_event)
		niO0Ol <= 1;
	always @(niO0OO_event)
		niO0OO <= 1;
	always @(niO1Oi_event)
		niO1Oi <= 1;
	always @(niO1Ol_event)
		niO1Ol <= 1;
	always @(niO1OO_event)
		niO1OO <= 1;
	always @(niOi0i_event)
		niOi0i <= 1;
	always @(niOi0l_event)
		niOi0l <= 1;
	always @(niOi0O_event)
		niOi0O <= 1;
	always @(niOi1i_event)
		niOi1i <= 1;
	always @(niOi1l_event)
		niOi1l <= 1;
	always @(niOi1O_event)
		niOi1O <= 1;
	always @(niOiii_event)
		niOiii <= 1;
	always @(niOiil_event)
		niOiil <= 1;
	always @(niOiiO_event)
		niOiiO <= 1;
	always @(niOill_event)
		niOill <= 1;
	initial
	begin
		nl010i = 0;
		nl010l = 0;
		nl010O = 0;
		nl011i = 0;
		nl011l = 0;
		nl011O = 0;
		nl01ii = 0;
		nl1lli = 0;
		nl1lll = 0;
		nl1llO = 0;
		nl1lOi = 0;
		nl1lOl = 0;
		nl1lOO = 0;
		nl1O0i = 0;
		nl1O0l = 0;
		nl1O0O = 0;
		nl1O1i = 0;
		nl1O1l = 0;
		nl1O1O = 0;
		nl1Oii = 0;
		nl1Oil = 0;
		nl1OiO = 0;
		nl1Oli = 0;
		nl1Oll = 0;
		nl1OlO = 0;
		nl1OOi = 0;
		nl1OOl = 0;
		nl1OOO = 0;
		nli00O = 0;
		nli0ii = 0;
		nli0il = 0;
		nli0iO = 0;
		nli0li = 0;
		nli0ll = 0;
		nli0lO = 0;
		nli0Oi = 0;
		nli0Ol = 0;
		nli0OO = 0;
		nlii0i = 0;
		nlii0l = 0;
		nlii0O = 0;
		nlii1i = 0;
		nlii1l = 0;
		nlii1O = 0;
		nliiii = 0;
		nliiil = 0;
		nliiiO = 0;
		nliili = 0;
		nliill = 0;
		nliilO = 0;
		nliiOi = 0;
		nliiOl = 0;
		nliiOO = 0;
		nlil0i = 0;
		nlil1i = 0;
		nlil1l = 0;
	end
	always @ ( posedge tx_pclk or  negedge wire_nlil1O_CLRN)
	begin
		if (wire_nlil1O_CLRN == 1'b0) 
		begin
			nl010i <= 0;
			nl010l <= 0;
			nl010O <= 0;
			nl011i <= 0;
			nl011l <= 0;
			nl011O <= 0;
			nl01ii <= 0;
			nl1lli <= 0;
			nl1lll <= 0;
			nl1llO <= 0;
			nl1lOi <= 0;
			nl1lOl <= 0;
			nl1lOO <= 0;
			nl1O0i <= 0;
			nl1O0l <= 0;
			nl1O0O <= 0;
			nl1O1i <= 0;
			nl1O1l <= 0;
			nl1O1O <= 0;
			nl1Oii <= 0;
			nl1Oil <= 0;
			nl1OiO <= 0;
			nl1Oli <= 0;
			nl1Oll <= 0;
			nl1OlO <= 0;
			nl1OOi <= 0;
			nl1OOl <= 0;
			nl1OOO <= 0;
			nli00O <= 0;
			nli0ii <= 0;
			nli0il <= 0;
			nli0iO <= 0;
			nli0li <= 0;
			nli0ll <= 0;
			nli0lO <= 0;
			nli0Oi <= 0;
			nli0Ol <= 0;
			nli0OO <= 0;
			nlii0i <= 0;
			nlii0l <= 0;
			nlii0O <= 0;
			nlii1i <= 0;
			nlii1l <= 0;
			nlii1O <= 0;
			nliiii <= 0;
			nliiil <= 0;
			nliiiO <= 0;
			nliili <= 0;
			nliill <= 0;
			nliilO <= 0;
			nliiOi <= 0;
			nliiOl <= 0;
			nliiOO <= 0;
			nlil0i <= 0;
			nlil1i <= 0;
			nlil1l <= 0;
		end
		else if  (n010l == 1'b0) 
		begin
			nl010i <= wire_nl00ii_dataout;
			nl010l <= wire_nl00il_dataout;
			nl010O <= wire_nl00iO_dataout;
			nl011i <= wire_nl000i_dataout;
			nl011l <= wire_nl000l_dataout;
			nl011O <= wire_nl000O_dataout;
			nl01ii <= wire_nl00li_dataout;
			nl1lli <= wire_nl00ll_dataout;
			nl1lll <= wire_nl00lO_dataout;
			nl1llO <= wire_nl00Oi_dataout;
			nl1lOi <= wire_nl00Ol_dataout;
			nl1lOl <= wire_nl00OO_dataout;
			nl1lOO <= wire_nl0i1i_dataout;
			nl1O0i <= wire_nl0i0l_dataout;
			nl1O0l <= wire_nl01il_dataout;
			nl1O0O <= wire_nl01iO_dataout;
			nl1O1i <= wire_nl0i1l_dataout;
			nl1O1l <= wire_nl0i1O_dataout;
			nl1O1O <= wire_nl0i0i_dataout;
			nl1Oii <= wire_nl01li_dataout;
			nl1Oil <= wire_nl01ll_dataout;
			nl1OiO <= wire_nl01lO_dataout;
			nl1Oli <= wire_nl01Oi_dataout;
			nl1Oll <= wire_nl01Ol_dataout;
			nl1OlO <= wire_nl01OO_dataout;
			nl1OOi <= wire_nl001i_dataout;
			nl1OOl <= wire_nl001l_dataout;
			nl1OOO <= wire_nl001O_dataout;
			nli00O <= wire_nliOil_dataout;
			nli0ii <= wire_nliOiO_dataout;
			nli0il <= wire_nliOli_dataout;
			nli0iO <= wire_nliOll_dataout;
			nli0li <= wire_nliOlO_dataout;
			nli0ll <= wire_nliOOi_dataout;
			nli0lO <= wire_nliOOl_dataout;
			nli0Oi <= wire_nliOOO_dataout;
			nli0Ol <= wire_nll11i_dataout;
			nli0OO <= wire_nll11l_dataout;
			nlii0i <= wire_nlilil_dataout;
			nlii0l <= wire_nliliO_dataout;
			nlii0O <= wire_nlilli_dataout;
			nlii1i <= wire_nlil0l_dataout;
			nlii1l <= wire_nlil0O_dataout;
			nlii1O <= wire_nlilii_dataout;
			nliiii <= wire_nlilll_dataout;
			nliiil <= wire_nlillO_dataout;
			nliiiO <= wire_nlilOi_dataout;
			nliili <= wire_nlilOl_dataout;
			nliill <= wire_nlilOO_dataout;
			nliilO <= wire_nliO1i_dataout;
			nliiOi <= wire_nliO1l_dataout;
			nliiOl <= wire_nliO1O_dataout;
			nliiOO <= wire_nliO0i_dataout;
			nlil0i <= wire_nliOii_dataout;
			nlil1i <= wire_nliO0l_dataout;
			nlil1l <= wire_nliO0O_dataout;
		end
	end
	assign
		wire_nlil1O_CLRN = ((n1iiOi50 ^ n1iiOi49) & (~ wire_n1lOii_dout));
	event nl010i_event;
	event nl010l_event;
	event nl010O_event;
	event nl011i_event;
	event nl011l_event;
	event nl011O_event;
	event nl01ii_event;
	event nl1lli_event;
	event nl1lll_event;
	event nl1llO_event;
	event nl1lOi_event;
	event nl1lOl_event;
	event nl1lOO_event;
	event nl1O0i_event;
	event nl1O0l_event;
	event nl1O0O_event;
	event nl1O1i_event;
	event nl1O1l_event;
	event nl1O1O_event;
	event nl1Oii_event;
	event nl1Oil_event;
	event nl1OiO_event;
	event nl1Oli_event;
	event nl1Oll_event;
	event nl1OlO_event;
	event nl1OOi_event;
	event nl1OOl_event;
	event nl1OOO_event;
	event nli00O_event;
	event nli0ii_event;
	event nli0il_event;
	event nli0iO_event;
	event nli0li_event;
	event nli0ll_event;
	event nli0lO_event;
	event nli0Oi_event;
	event nli0Ol_event;
	event nli0OO_event;
	event nlii0i_event;
	event nlii0l_event;
	event nlii0O_event;
	event nlii1i_event;
	event nlii1l_event;
	event nlii1O_event;
	event nliiii_event;
	event nliiil_event;
	event nliiiO_event;
	event nliili_event;
	event nliill_event;
	event nliilO_event;
	event nliiOi_event;
	event nliiOl_event;
	event nliiOO_event;
	event nlil0i_event;
	event nlil1i_event;
	event nlil1l_event;
	initial
		#1 ->nl010i_event;
	initial
		#1 ->nl010l_event;
	initial
		#1 ->nl010O_event;
	initial
		#1 ->nl011i_event;
	initial
		#1 ->nl011l_event;
	initial
		#1 ->nl011O_event;
	initial
		#1 ->nl01ii_event;
	initial
		#1 ->nl1lli_event;
	initial
		#1 ->nl1lll_event;
	initial
		#1 ->nl1llO_event;
	initial
		#1 ->nl1lOi_event;
	initial
		#1 ->nl1lOl_event;
	initial
		#1 ->nl1lOO_event;
	initial
		#1 ->nl1O0i_event;
	initial
		#1 ->nl1O0l_event;
	initial
		#1 ->nl1O0O_event;
	initial
		#1 ->nl1O1i_event;
	initial
		#1 ->nl1O1l_event;
	initial
		#1 ->nl1O1O_event;
	initial
		#1 ->nl1Oii_event;
	initial
		#1 ->nl1Oil_event;
	initial
		#1 ->nl1OiO_event;
	initial
		#1 ->nl1Oli_event;
	initial
		#1 ->nl1Oll_event;
	initial
		#1 ->nl1OlO_event;
	initial
		#1 ->nl1OOi_event;
	initial
		#1 ->nl1OOl_event;
	initial
		#1 ->nl1OOO_event;
	initial
		#1 ->nli00O_event;
	initial
		#1 ->nli0ii_event;
	initial
		#1 ->nli0il_event;
	initial
		#1 ->nli0iO_event;
	initial
		#1 ->nli0li_event;
	initial
		#1 ->nli0ll_event;
	initial
		#1 ->nli0lO_event;
	initial
		#1 ->nli0Oi_event;
	initial
		#1 ->nli0Ol_event;
	initial
		#1 ->nli0OO_event;
	initial
		#1 ->nlii0i_event;
	initial
		#1 ->nlii0l_event;
	initial
		#1 ->nlii0O_event;
	initial
		#1 ->nlii1i_event;
	initial
		#1 ->nlii1l_event;
	initial
		#1 ->nlii1O_event;
	initial
		#1 ->nliiii_event;
	initial
		#1 ->nliiil_event;
	initial
		#1 ->nliiiO_event;
	initial
		#1 ->nliili_event;
	initial
		#1 ->nliill_event;
	initial
		#1 ->nliilO_event;
	initial
		#1 ->nliiOi_event;
	initial
		#1 ->nliiOl_event;
	initial
		#1 ->nliiOO_event;
	initial
		#1 ->nlil0i_event;
	initial
		#1 ->nlil1i_event;
	initial
		#1 ->nlil1l_event;
	always @(nl010i_event)
		nl010i <= 1;
	always @(nl010l_event)
		nl010l <= 1;
	always @(nl010O_event)
		nl010O <= 1;
	always @(nl011i_event)
		nl011i <= 1;
	always @(nl011l_event)
		nl011l <= 1;
	always @(nl011O_event)
		nl011O <= 1;
	always @(nl01ii_event)
		nl01ii <= 1;
	always @(nl1lli_event)
		nl1lli <= 1;
	always @(nl1lll_event)
		nl1lll <= 1;
	always @(nl1llO_event)
		nl1llO <= 1;
	always @(nl1lOi_event)
		nl1lOi <= 1;
	always @(nl1lOl_event)
		nl1lOl <= 1;
	always @(nl1lOO_event)
		nl1lOO <= 1;
	always @(nl1O0i_event)
		nl1O0i <= 1;
	always @(nl1O0l_event)
		nl1O0l <= 1;
	always @(nl1O0O_event)
		nl1O0O <= 1;
	always @(nl1O1i_event)
		nl1O1i <= 1;
	always @(nl1O1l_event)
		nl1O1l <= 1;
	always @(nl1O1O_event)
		nl1O1O <= 1;
	always @(nl1Oii_event)
		nl1Oii <= 1;
	always @(nl1Oil_event)
		nl1Oil <= 1;
	always @(nl1OiO_event)
		nl1OiO <= 1;
	always @(nl1Oli_event)
		nl1Oli <= 1;
	always @(nl1Oll_event)
		nl1Oll <= 1;
	always @(nl1OlO_event)
		nl1OlO <= 1;
	always @(nl1OOi_event)
		nl1OOi <= 1;
	always @(nl1OOl_event)
		nl1OOl <= 1;
	always @(nl1OOO_event)
		nl1OOO <= 1;
	always @(nli00O_event)
		nli00O <= 1;
	always @(nli0ii_event)
		nli0ii <= 1;
	always @(nli0il_event)
		nli0il <= 1;
	always @(nli0iO_event)
		nli0iO <= 1;
	always @(nli0li_event)
		nli0li <= 1;
	always @(nli0ll_event)
		nli0ll <= 1;
	always @(nli0lO_event)
		nli0lO <= 1;
	always @(nli0Oi_event)
		nli0Oi <= 1;
	always @(nli0Ol_event)
		nli0Ol <= 1;
	always @(nli0OO_event)
		nli0OO <= 1;
	always @(nlii0i_event)
		nlii0i <= 1;
	always @(nlii0l_event)
		nlii0l <= 1;
	always @(nlii0O_event)
		nlii0O <= 1;
	always @(nlii1i_event)
		nlii1i <= 1;
	always @(nlii1l_event)
		nlii1l <= 1;
	always @(nlii1O_event)
		nlii1O <= 1;
	always @(nliiii_event)
		nliiii <= 1;
	always @(nliiil_event)
		nliiil <= 1;
	always @(nliiiO_event)
		nliiiO <= 1;
	always @(nliili_event)
		nliili <= 1;
	always @(nliill_event)
		nliill <= 1;
	always @(nliilO_event)
		nliilO <= 1;
	always @(nliiOi_event)
		nliiOi <= 1;
	always @(nliiOl_event)
		nliiOl <= 1;
	always @(nliiOO_event)
		nliiOO <= 1;
	always @(nlil0i_event)
		nlil0i <= 1;
	always @(nlil1i_event)
		nlil1i <= 1;
	always @(nlil1l_event)
		nlil1l <= 1;
	assign		wire_n0000i_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00ill_o[2] : n01ill;
	assign		wire_n0000l_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00ill_o[3] : n01ilO;
	assign		wire_n0000O_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00ilO_o : n01iOi;
	assign		wire_n0001i_dataout = (tx_std[0] === 1'b1) ? wire_n0i0li_dataout : wire_n00ili_dataout;
	assign		wire_n0001l_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00ill_o[0] : n01iiO;
	assign		wire_n0001O_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00ill_o[1] : n01ili;
	assign		wire_n000ii_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00iOi_o : n0100l;
	assign		wire_n000il_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00iOl_o : n0100O;
	assign		wire_n000iO_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00iOO_o : n010ii;
	assign		wire_n000li_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00l1i_o : n010il;
	assign		wire_n000ll_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00l1l_o : n010iO;
	assign		wire_n000lO_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00l1O_o : n010li;
	assign		wire_n000Oi_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00l0i_o : n010ll;
	assign		wire_n000Ol_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00l0l_o : n010lO;
	assign		wire_n000OO_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00l0O_o : n010Oi;
	assign		wire_n0010i_dataout = (tx_std[0] === 1'b1) ? wire_n0i1Oi_dataout : wire_n000Oi_dataout;
	assign		wire_n0010l_dataout = (tx_std[0] === 1'b1) ? wire_n0i1Ol_dataout : wire_n000Ol_dataout;
	assign		wire_n0010O_dataout = (tx_std[0] === 1'b1) ? wire_n0i1OO_dataout : wire_n000OO_dataout;
	assign		wire_n0011i_dataout = (tx_std[0] === 1'b1) ? wire_n0i1li_dataout : wire_n000li_dataout;
	assign		wire_n0011l_dataout = (tx_std[0] === 1'b1) ? wire_n0i1ll_dataout : wire_n000ll_dataout;
	assign		wire_n0011O_dataout = (tx_std[0] === 1'b1) ? wire_n0i1lO_dataout : wire_n000lO_dataout;
	assign		wire_n001ii_dataout = (tx_std[0] === 1'b1) ? wire_n0i01i_dataout : wire_n00i1i_dataout;
	assign		wire_n001il_dataout = (tx_std[0] === 1'b1) ? wire_n0i01l_dataout : wire_n00i1l_dataout;
	assign		wire_n001iO_dataout = (tx_std[0] === 1'b1) ? wire_n0i01O_dataout : wire_n00i1O_dataout;
	assign		wire_n001li_dataout = (tx_std[0] === 1'b1) ? wire_n0i00i_dataout : wire_n00i0i_dataout;
	assign		wire_n001ll_dataout = (tx_std[0] === 1'b1) ? wire_n0i00l_dataout : wire_n00i0l_dataout;
	assign		wire_n001lO_dataout = (tx_std[0] === 1'b1) ? wire_n0i00O_dataout : wire_n00i0O_dataout;
	assign		wire_n001Oi_dataout = (tx_std[0] === 1'b1) ? wire_n0i0ii_dataout : wire_n00iii_dataout;
	assign		wire_n001Ol_dataout = (tx_std[0] === 1'b1) ? wire_n0i0il_dataout : wire_n00iil_dataout;
	assign		wire_n001OO_dataout = (tx_std[0] === 1'b1) ? wire_n0i0iO_dataout : wire_n00iiO_dataout;
	assign		wire_n00i0i_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lli_o : n01i1l;
	assign		wire_n00i0l_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lll_o : n01i1O;
	assign		wire_n00i0O_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00llO_o : n01i0i;
	assign		wire_n00i1i_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lii_o : n010Ol;
	assign		wire_n00i1l_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lil_o : n010OO;
	assign		wire_n00i1O_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00liO_o : n01i1i;
	assign		wire_n00iii_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lOi_o : n01i0l;
	assign		wire_n00iil_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lOl_o : n01i0O;
	assign		wire_n00iiO_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00lOO_o : n01iii;
	assign		wire_n00ili_dataout = (wire_n00O1l_o === 1'b1) ? wire_n00O1i_o : n01iil;
	assign		wire_n00O0i_dataout = (tx_std[0] === 1'b1) ? ni110l : ni110i;
	assign		wire_n00O0l_dataout = (tx_std[0] === 1'b1) ? ni110O : ni110i;
	assign		wire_n00O0O_dataout = (tx_std[0] === 1'b1) ? ni110O : ni110i;
	assign		wire_n00O1O_dataout = (tx_std[0] === 1'b1) ? ni110l : ni110i;
	assign		wire_n00Oii_dataout = (tx_std[0] === 1'b1) ? ni11ii : ni110i;
	assign		wire_n00Oil_dataout = (tx_std[0] === 1'b1) ? ni11ii : ni110i;
	assign		wire_n00OiO_dataout = (tx_std[0] === 1'b1) ? ni11il : ni110i;
	assign		wire_n00Oli_dataout = (tx_std[0] === 1'b1) ? ni11il : ni110i;
	assign		wire_n00Oll_dataout = (tx_std[0] === 1'b1) ? ni11iO : ni110i;
	assign		wire_n00OlO_dataout = (tx_std[0] === 1'b1) ? ni11iO : ni110l;
	assign		wire_n00OOi_dataout = (tx_std[0] === 1'b1) ? ni11li : ni110l;
	assign		wire_n00OOl_dataout = (tx_std[0] === 1'b1) ? ni11li : ni110l;
	assign		wire_n00OOO_dataout = (tx_std[0] === 1'b1) ? ni11ll : ni110l;
	or(wire_n010O_dataout, wire_n01ii_dataout, tx_std[0]);
	assign		wire_n011i_dataout = (tx_std[0] === 1'b1) ? tx_ln[9] : tx_ln[20];
	assign		wire_n011l_dataout = (tx_std[0] === 1'b1) ? tx_ln[10] : tx_ln[21];
	or(wire_n011O_dataout, (~ n010l), tx_std[0]);
	and(wire_n01ii_dataout, (~ n010l), ~(((tx_trs[0] & (~ n01li)) & (n1llOO6 ^ n1llOO5))));
	or(wire_n01iOl_dataout, wire_n01Oil_dataout, ni1i1O);
	and(wire_n01iOO_dataout, wire_n01OiO_dataout, ~(ni1i1O));
	assign		wire_n01l0i_dataout = (ni1i1O === 1'b1) ? ni110i : wire_n01OOi_dataout;
	assign		wire_n01l0l_dataout = (ni1i1O === 1'b1) ? wire_n00O1O_dataout : wire_n01OOl_dataout;
	assign		wire_n01l0O_dataout = (ni1i1O === 1'b1) ? wire_n00O0i_dataout : wire_n01OOO_dataout;
	and(wire_n01l1i_dataout, wire_n01Oli_dataout, ~(ni1i1O));
	and(wire_n01l1l_dataout, wire_n01Oll_dataout, ~(ni1i1O));
	assign		wire_n01l1O_dataout = (ni1i1O === 1'b1) ? ni110i : wire_n01OlO_dataout;
	assign		wire_n01lii_dataout = (ni1i1O === 1'b1) ? wire_n00O0l_dataout : wire_n0011i_dataout;
	assign		wire_n01lil_dataout = (ni1i1O === 1'b1) ? wire_n00O0O_dataout : wire_n0011l_dataout;
	assign		wire_n01liO_dataout = (ni1i1O === 1'b1) ? wire_n00Oii_dataout : wire_n0011O_dataout;
	assign		wire_n01lli_dataout = (ni1i1O === 1'b1) ? wire_n00Oil_dataout : wire_n0010i_dataout;
	assign		wire_n01lll_dataout = (ni1i1O === 1'b1) ? wire_n00OiO_dataout : wire_n0010l_dataout;
	assign		wire_n01llO_dataout = (ni1i1O === 1'b1) ? wire_n00Oli_dataout : wire_n0010O_dataout;
	or(wire_n01lO_dataout, tx_std[0], tx_std[1]);
	assign		wire_n01lOi_dataout = (ni1i1O === 1'b1) ? wire_n00Oll_dataout : wire_n001ii_dataout;
	assign		wire_n01lOl_dataout = (ni1i1O === 1'b1) ? wire_n00OlO_dataout : wire_n001il_dataout;
	assign		wire_n01lOO_dataout = (ni1i1O === 1'b1) ? wire_n00OOi_dataout : wire_n001iO_dataout;
	assign		wire_n01O0i_dataout = (ni1i1O === 1'b1) ? wire_n0i11l_dataout : wire_n001Oi_dataout;
	assign		wire_n01O0l_dataout = (ni1i1O === 1'b1) ? wire_n0i11O_dataout : wire_n001Ol_dataout;
	assign		wire_n01O0O_dataout = (ni1i1O === 1'b1) ? wire_n0i10i_dataout : wire_n001OO_dataout;
	assign		wire_n01O1i_dataout = (ni1i1O === 1'b1) ? wire_n00OOl_dataout : wire_n001li_dataout;
	assign		wire_n01O1l_dataout = (ni1i1O === 1'b1) ? wire_n00OOO_dataout : wire_n001ll_dataout;
	assign		wire_n01O1O_dataout = (ni1i1O === 1'b1) ? wire_n0i11i_dataout : wire_n001lO_dataout;
	assign		wire_n01Oii_dataout = (ni1i1O === 1'b1) ? wire_n0i10l_dataout : wire_n0001i_dataout;
	assign		wire_n01Oil_dataout = (tx_std[0] === 1'b1) ? n01iiO : wire_n0001l_dataout;
	assign		wire_n01OiO_dataout = (tx_std[0] === 1'b1) ? n01ili : wire_n0001O_dataout;
	assign		wire_n01Oli_dataout = (tx_std[0] === 1'b1) ? n01ill : wire_n0000i_dataout;
	assign		wire_n01Oll_dataout = (tx_std[0] === 1'b1) ? n01ilO : wire_n0000l_dataout;
	assign		wire_n01OlO_dataout = (tx_std[0] === 1'b1) ? wire_n0i10O_dataout : wire_n0000O_dataout;
	assign		wire_n01OOi_dataout = (tx_std[0] === 1'b1) ? wire_n0i1ii_dataout : wire_n000ii_dataout;
	assign		wire_n01OOl_dataout = (tx_std[0] === 1'b1) ? wire_n0i1il_dataout : wire_n000il_dataout;
	assign		wire_n01OOO_dataout = (tx_std[0] === 1'b1) ? wire_n0i1iO_dataout : wire_n000iO_dataout;
	assign		wire_n0i00i_dataout = (tx_std[0] === 1'b1) ? ni100l : ni11ii;
	assign		wire_n0i00l_dataout = (tx_std[0] === 1'b1) ? ni100O : ni11ii;
	assign		wire_n0i00O_dataout = (tx_std[0] === 1'b1) ? ni100O : ni11ii;
	assign		wire_n0i01i_dataout = (tx_std[0] === 1'b1) ? ni100i : ni110O;
	assign		wire_n0i01l_dataout = (tx_std[0] === 1'b1) ? ni100i : ni110O;
	assign		wire_n0i01O_dataout = (tx_std[0] === 1'b1) ? ni100l : ni110O;
	assign		wire_n0i0ii_dataout = (tx_std[0] === 1'b1) ? ni10ii : ni11ii;
	assign		wire_n0i0il_dataout = (tx_std[0] === 1'b1) ? ni10ii : ni11ii;
	assign		wire_n0i0iO_dataout = (tx_std[0] === 1'b1) ? ni10il : ni11ii;
	assign		wire_n0i0li_dataout = (tx_std[0] === 1'b1) ? ni10il : ni11ii;
	and(wire_n0i0ll_dataout, ni11ii, ~(tx_std[0]));
	and(wire_n0i0lO_dataout, ni11ii, ~(tx_std[0]));
	and(wire_n0i0Oi_dataout, ni11ii, ~(tx_std[0]));
	and(wire_n0i0Ol_dataout, ni11ii, ~(tx_std[0]));
	and(wire_n0i0OO_dataout, ni11il, ~(tx_std[0]));
	assign		wire_n0i10i_dataout = (tx_std[0] === 1'b1) ? ni11Oi : ni110l;
	assign		wire_n0i10l_dataout = (tx_std[0] === 1'b1) ? ni11Oi : ni110l;
	assign		wire_n0i10O_dataout = (tx_std[0] === 1'b1) ? ni11Ol : ni110l;
	assign		wire_n0i11i_dataout = (tx_std[0] === 1'b1) ? ni11ll : ni110l;
	assign		wire_n0i11l_dataout = (tx_std[0] === 1'b1) ? ni11lO : ni110l;
	assign		wire_n0i11O_dataout = (tx_std[0] === 1'b1) ? ni11lO : ni110l;
	assign		wire_n0i1ii_dataout = (tx_std[0] === 1'b1) ? ni11Ol : ni110l;
	assign		wire_n0i1il_dataout = (tx_std[0] === 1'b1) ? ni11OO : ni110O;
	assign		wire_n0i1iO_dataout = (tx_std[0] === 1'b1) ? ni11OO : ni110O;
	assign		wire_n0i1li_dataout = (tx_std[0] === 1'b1) ? ni101i : ni110O;
	assign		wire_n0i1ll_dataout = (tx_std[0] === 1'b1) ? ni101i : ni110O;
	assign		wire_n0i1lO_dataout = (tx_std[0] === 1'b1) ? ni101l : ni110O;
	assign		wire_n0i1Oi_dataout = (tx_std[0] === 1'b1) ? ni101l : ni110O;
	assign		wire_n0i1Ol_dataout = (tx_std[0] === 1'b1) ? ni101O : ni110O;
	assign		wire_n0i1OO_dataout = (tx_std[0] === 1'b1) ? ni101O : ni110O;
	and(wire_n0ii0i_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0ii0l_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0ii0O_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0ii1i_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0ii1l_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0ii1O_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0iiii_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0iiil_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0iiiO_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0iili_dataout, ni11il, ~(tx_std[0]));
	and(wire_n0iill_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0iilO_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0iiOi_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0iiOl_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0iiOO_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0il0i_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0il0l_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0il0O_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0il1i_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0il1l_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0il1O_dataout, ni11iO, ~(tx_std[0]));
	and(wire_n0ilii_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0ilil_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0iliO_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0illi_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0illl_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0illO_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0ilOi_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0ilOl_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0ilOO_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0iO0i_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iO0l_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iO0O_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iO1i_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0iO1l_dataout, ni11li, ~(tx_std[0]));
	and(wire_n0iO1O_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOii_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOil_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOiO_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOli_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOll_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOlO_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOOi_dataout, ni11ll, ~(tx_std[0]));
	and(wire_n0iOOl_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0iOOO_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l00i_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l00l_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l00O_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l01i_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l01l_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l01O_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l0ii_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0il_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0iO_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0li_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0ll_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0lO_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0Oi_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0Ol_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l0OO_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0l10i_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l10l_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l10O_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l11i_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l11l_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l11O_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l1ii_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l1il_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l1iO_dataout, ni11lO, ~(tx_std[0]));
	and(wire_n0l1li_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l1ll_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l1lO_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l1Oi_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l1Ol_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0l1OO_dataout, ni11Oi, ~(tx_std[0]));
	and(wire_n0li0i_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0li0l_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0li0O_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0li1i_dataout, ni11Ol, ~(tx_std[0]));
	and(wire_n0li1l_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0li1O_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0liii_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0liil_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0liiO_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0lili_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0lill_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0lilO_dataout, ni11OO, ~(tx_std[0]));
	and(wire_n0liOi_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0liOl_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0liOO_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0ll0i_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0ll0l_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0ll0O_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0ll1i_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0ll1l_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0ll1O_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0llii_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0llil_dataout, ni101i, ~(tx_std[0]));
	and(wire_n0lliO_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0llli_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0llll_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0lllO_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0llOi_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0llOl_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0llOO_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0lO0i_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0lO0l_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lO0O_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lO1i_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0lO1l_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0lO1O_dataout, ni101l, ~(tx_std[0]));
	and(wire_n0lOii_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOil_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOiO_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOli_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOll_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOlO_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOOi_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOOl_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0lOOO_dataout, ni101O, ~(tx_std[0]));
	and(wire_n0O00i_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O00l_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O00O_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O01i_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O01l_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O01O_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O0ii_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O0il_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0iO_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0li_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0ll_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0lO_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0Oi_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0Ol_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O0OO_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0O10i_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O10l_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O10O_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O11i_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O11l_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O11O_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O1ii_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O1il_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O1iO_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O1li_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O1ll_dataout, ni100i, ~(tx_std[0]));
	and(wire_n0O1lO_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O1Oi_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O1Ol_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0O1OO_dataout, ni100l, ~(tx_std[0]));
	and(wire_n0Oi0i_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0Oi0l_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0Oi0O_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0Oi1i_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0Oi1l_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0Oi1O_dataout, ni100O, ~(tx_std[0]));
	and(wire_n0Oiii_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0Oiil_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0OiiO_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0Oili_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0Oill_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0OilO_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0OiOi_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0OiOl_dataout, ni10ii, ~(tx_std[0]));
	and(wire_n0OiOO_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Ol0i_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Ol0l_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Ol0O_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Ol1i_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Ol1l_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Ol1O_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Olii_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Olil_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0OliO_dataout, ni10il, ~(tx_std[0]));
	and(wire_n0Olli_dataout, ni10il, ~(tx_std[0]));
	assign		wire_n0OlOl_dataout = (tx_std[1] === 1'b1) ? ni110i : n01iOi;
	assign		wire_n0OlOO_dataout = (tx_std[1] === 1'b1) ? ni110l : n0100l;
	assign		wire_n0OO0i_dataout = (tx_std[1] === 1'b1) ? ni11iO : n010iO;
	assign		wire_n0OO0l_dataout = (tx_std[1] === 1'b1) ? ni11li : n010li;
	assign		wire_n0OO0O_dataout = (tx_std[1] === 1'b1) ? ni11ll : n010ll;
	assign		wire_n0OO1i_dataout = (tx_std[1] === 1'b1) ? ni110O : n0100O;
	assign		wire_n0OO1l_dataout = (tx_std[1] === 1'b1) ? ni11ii : n010ii;
	assign		wire_n0OO1O_dataout = (tx_std[1] === 1'b1) ? ni11il : n010il;
	assign		wire_n0OOii_dataout = (tx_std[1] === 1'b1) ? ni11lO : n010lO;
	assign		wire_n0OOil_dataout = (tx_std[1] === 1'b1) ? ni11Oi : n010Oi;
	assign		wire_n0OOiO_dataout = (tx_std[1] === 1'b1) ? ni11Ol : n010Ol;
	assign		wire_n0OOli_dataout = (tx_std[1] === 1'b1) ? ni11OO : n010OO;
	assign		wire_n0OOll_dataout = (tx_std[1] === 1'b1) ? ni101i : n01i1i;
	assign		wire_n0OOlO_dataout = (tx_std[1] === 1'b1) ? ni101l : n01i1l;
	assign		wire_n0OOOi_dataout = (tx_std[1] === 1'b1) ? ni101O : n01i1O;
	assign		wire_n0OOOl_dataout = (tx_std[1] === 1'b1) ? ni100i : n01i0i;
	assign		wire_n0OOOO_dataout = (tx_std[1] === 1'b1) ? ni100l : n01i0l;
	assign		wire_n10il_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lil_dataout : txdata[0];
	assign		wire_n10iO_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1liO_dataout : txdata[1];
	assign		wire_n10li_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lli_dataout : txdata[2];
	assign		wire_n10ll_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lll_dataout : txdata[3];
	assign		wire_n10lO_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1llO_dataout : txdata[4];
	assign		wire_n10Oi_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lOi_dataout : txdata[5];
	assign		wire_n10Ol_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lOl_dataout : txdata[6];
	assign		wire_n10OO_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lOO_dataout : txdata[7];
	assign		wire_n1i0i_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1iOl_dataout : txdata[11];
	assign		wire_n1i0l_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1iOO_dataout : txdata[12];
	assign		wire_n1i0O_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1l1i_dataout : txdata[13];
	assign		wire_n1i1i_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1O1i_dataout : txdata[8];
	assign		wire_n1i1l_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1O1l_dataout : txdata[9];
	assign		wire_n1i1O_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1iOi_dataout : txdata[10];
	assign		wire_n1iii_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1l1l_dataout : txdata[14];
	assign		wire_n1iil_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1l1O_dataout : txdata[15];
	assign		wire_n1iiO_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1l0i_dataout : txdata[16];
	assign		wire_n1ili_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1l0l_dataout : txdata[17];
	assign		wire_n1ill_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1l0O_dataout : txdata[18];
	assign		wire_n1ilO_dataout = (wire_n01lO_dataout === 1'b1) ? wire_n1lii_dataout : txdata[19];
	assign		wire_n1iOi_dataout = (n010l === 1'b1) ? niO1Oi : nli00O;
	assign		wire_n1iOl_dataout = (n010l === 1'b1) ? niO1Ol : nli0ii;
	assign		wire_n1iOO_dataout = (n010l === 1'b1) ? niO1OO : nli0il;
	assign		wire_n1l0i_dataout = (n010l === 1'b1) ? niO00i : nli0lO;
	assign		wire_n1l0l_dataout = (n010l === 1'b1) ? niO00l : nli0Oi;
	assign		wire_n1l0O_dataout = (n010l === 1'b1) ? niO00O : nli0Ol;
	assign		wire_n1l1i_dataout = (n010l === 1'b1) ? niO01i : nli0iO;
	assign		wire_n1l1l_dataout = (n010l === 1'b1) ? niO01l : nli0li;
	assign		wire_n1l1O_dataout = (n010l === 1'b1) ? niO01O : nli0ll;
	assign		wire_n1lii_dataout = (n010l === 1'b1) ? niO0ii : nli0OO;
	assign		wire_n1lil_dataout = (n010l === 1'b1) ? niil1l : nl1lli;
	assign		wire_n1liO_dataout = (n010l === 1'b1) ? niil1O : nl1lll;
	assign		wire_n1lli_dataout = (n010l === 1'b1) ? niil0i : nl1llO;
	assign		wire_n1lll_dataout = (n010l === 1'b1) ? niil0l : nl1lOi;
	assign		wire_n1llO_dataout = (n010l === 1'b1) ? niil0O : nl1lOl;
	assign		wire_n1lOi_dataout = (n010l === 1'b1) ? niilii : nl1lOO;
	assign		wire_n1lOl_dataout = (n010l === 1'b1) ? niilil : nl1O1i;
	assign		wire_n1lOO_dataout = (n010l === 1'b1) ? niiliO : nl1O1l;
	assign		wire_n1O1i_dataout = (n010l === 1'b1) ? niilli : nl1O1O;
	assign		wire_n1O1l_dataout = (n010l === 1'b1) ? niilll : nl1O0i;
	assign		wire_n1Oii_dataout = (tx_std[0] === 1'b1) ? tx_ln[0] : tx_ln[11];
	assign		wire_n1Oil_dataout = (tx_std[0] === 1'b1) ? tx_ln[1] : tx_ln[12];
	assign		wire_n1OiO_dataout = (tx_std[0] === 1'b1) ? tx_ln[2] : tx_ln[13];
	assign		wire_n1Oli_dataout = (tx_std[0] === 1'b1) ? tx_ln[3] : tx_ln[14];
	assign		wire_n1Oll_dataout = (tx_std[0] === 1'b1) ? tx_ln[4] : tx_ln[15];
	assign		wire_n1OlO_dataout = (tx_std[0] === 1'b1) ? tx_ln[5] : tx_ln[16];
	assign		wire_n1OOi_dataout = (tx_std[0] === 1'b1) ? tx_ln[6] : tx_ln[17];
	assign		wire_n1OOl_dataout = (tx_std[0] === 1'b1) ? tx_ln[7] : tx_ln[18];
	assign		wire_n1OOO_dataout = (tx_std[0] === 1'b1) ? tx_ln[8] : tx_ln[19];
	assign		wire_ni001i_dataout = (tx_std[1] === 1'b1) ? wire_n1lOil_pll_locked[0] : wire_ni001l_dataout;
	assign		wire_ni001l_dataout = (tx_std[0] === 1'b1) ? wire_n1lOil_pll_locked[0] : (ni0ili & wire_n1lOil_pll_locked[0]);
	assign		wire_ni010i_dataout = (tx_std[0] === 1'b1) ? nllOll : ni00ll;
	assign		wire_ni010l_dataout = (tx_std[0] === 1'b1) ? nllOlO : ni00Oi;
	assign		wire_ni010O_dataout = (tx_std[0] === 1'b1) ? nllOOi : ni00Ol;
	assign		wire_ni011i_dataout = (tx_std[0] === 1'b1) ? nllOil : ni00il;
	assign		wire_ni011l_dataout = (tx_std[0] === 1'b1) ? nllOiO : ni00iO;
	assign		wire_ni011O_dataout = (tx_std[0] === 1'b1) ? nllOli : ni00li;
	assign		wire_ni01ii_dataout = (tx_std[0] === 1'b1) ? nllOOl : ni00OO;
	assign		wire_ni01il_dataout = (tx_std[0] === 1'b1) ? nllOOO : ni0i1i;
	assign		wire_ni01iO_dataout = (tx_std[0] === 1'b1) ? nlO11i : ni0i1l;
	assign		wire_ni01li_dataout = (tx_std[0] === 1'b1) ? nlO11l : ni0i1O;
	assign		wire_ni01ll_dataout = (tx_std[0] === 1'b1) ? nlO11O : ni0i0i;
	assign		wire_ni01lO_dataout = (tx_std[0] === 1'b1) ? nlO10i : ni0i0l;
	assign		wire_ni01Oi_dataout = (tx_std[0] === 1'b1) ? nlO10l : ni0i0O;
	assign		wire_ni01Ol_dataout = (tx_std[0] === 1'b1) ? nlO10O : ni0iii;
	assign		wire_ni01OO_dataout = (tx_std[0] === 1'b1) ? nlO1ii : ni0iiO;
	and(wire_ni0O0O_dataout, wire_nii11i_dataout, ni0l0O);
	or(wire_ni0OiO_dataout, ni0ill, ~(txdata[6]));
	and(wire_ni0Oli_dataout, ni0ilO, ~(tx_trs[0]));
	and(wire_ni0Oll_dataout, ni0iOi, ~(tx_trs[0]));
	and(wire_ni0OlO_dataout, ni0iOl, ~(tx_trs[0]));
	and(wire_ni0OOi_dataout, ni0iOO, ~(tx_trs[0]));
	and(wire_ni0OOl_dataout, ni0l1i, ~(tx_trs[0]));
	and(wire_ni0OOO_dataout, ni0l1l, ~(tx_trs[0]));
	assign		wire_ni111i_dataout = (tx_std[1] === 1'b1) ? ni100O : n01i0O;
	assign		wire_ni111l_dataout = (tx_std[1] === 1'b1) ? ni10ii : n01iii;
	assign		wire_ni111O_dataout = (tx_std[1] === 1'b1) ? ni10il : n01iil;
	and(wire_ni1i0i_dataout, wire_ni1ili_dataout, ~(n10O1O));
	and(wire_ni1i0l_dataout, wire_ni1ill_dataout, ~(n10O1O));
	and(wire_ni1i0O_dataout, wire_ni1ilO_dataout, ~(n10O1O));
	or(wire_ni1i1i_dataout, wire_ni1iil_dataout, n10O1O);
	and(wire_ni1iii_dataout, wire_ni1iOi_dataout, ~(n10O1O));
	and(wire_ni1iil_dataout, ni10li, ~(wire_ni1l0l_dataout));
	assign		wire_ni1ili_dataout = (wire_ni1l0l_dataout === 1'b1) ? wire_ni1iOl_o[0] : ni10lO;
	assign		wire_ni1ill_dataout = (wire_ni1l0l_dataout === 1'b1) ? wire_ni1iOl_o[1] : ni10Oi;
	assign		wire_ni1ilO_dataout = (wire_ni1l0l_dataout === 1'b1) ? wire_ni1iOl_o[2] : ni10Ol;
	assign		wire_ni1iOi_dataout = (wire_ni1l0l_dataout === 1'b1) ? wire_ni1iOl_o[3] : ni10OO;
	or(wire_ni1l0l_dataout, ni10ll, wire_n1lOiO_rdusedw[3]);
	assign		wire_ni1l0O_dataout = (tx_std[1] === 1'b1) ? nllO1O : wire_ni1Oll_dataout;
	assign		wire_ni1lii_dataout = (tx_std[1] === 1'b1) ? nllO0i : wire_ni1OlO_dataout;
	assign		wire_ni1lil_dataout = (tx_std[1] === 1'b1) ? nllO0l : wire_ni1OOi_dataout;
	assign		wire_ni1liO_dataout = (tx_std[1] === 1'b1) ? nllO0O : wire_ni1OOl_dataout;
	assign		wire_ni1lli_dataout = (tx_std[1] === 1'b1) ? nllOii : wire_ni1OOO_dataout;
	assign		wire_ni1lll_dataout = (tx_std[1] === 1'b1) ? nllOil : wire_ni011i_dataout;
	assign		wire_ni1llO_dataout = (tx_std[1] === 1'b1) ? nllOiO : wire_ni011l_dataout;
	assign		wire_ni1lOi_dataout = (tx_std[1] === 1'b1) ? nllOli : wire_ni011O_dataout;
	assign		wire_ni1lOl_dataout = (tx_std[1] === 1'b1) ? nllOll : wire_ni010i_dataout;
	assign		wire_ni1lOO_dataout = (tx_std[1] === 1'b1) ? nllOlO : wire_ni010l_dataout;
	assign		wire_ni1O0i_dataout = (tx_std[1] === 1'b1) ? nlO11i : wire_ni01iO_dataout;
	assign		wire_ni1O0l_dataout = (tx_std[1] === 1'b1) ? nlO11l : wire_ni01li_dataout;
	assign		wire_ni1O0O_dataout = (tx_std[1] === 1'b1) ? nlO11O : wire_ni01ll_dataout;
	assign		wire_ni1O1i_dataout = (tx_std[1] === 1'b1) ? nllOOi : wire_ni010O_dataout;
	assign		wire_ni1O1l_dataout = (tx_std[1] === 1'b1) ? nllOOl : wire_ni01ii_dataout;
	assign		wire_ni1O1O_dataout = (tx_std[1] === 1'b1) ? nllOOO : wire_ni01il_dataout;
	assign		wire_ni1Oii_dataout = (tx_std[1] === 1'b1) ? nlO10i : wire_ni01lO_dataout;
	assign		wire_ni1Oil_dataout = (tx_std[1] === 1'b1) ? nlO10l : wire_ni01Oi_dataout;
	assign		wire_ni1OiO_dataout = (tx_std[1] === 1'b1) ? nlO10O : wire_ni01Ol_dataout;
	assign		wire_ni1Oli_dataout = (tx_std[1] === 1'b1) ? nlO1ii : wire_ni01OO_dataout;
	assign		wire_ni1Oll_dataout = (tx_std[0] === 1'b1) ? nllO1O : ni1iiO;
	assign		wire_ni1OlO_dataout = (tx_std[0] === 1'b1) ? nllO0i : ni000i;
	assign		wire_ni1OOi_dataout = (tx_std[0] === 1'b1) ? nllO0l : ni000l;
	assign		wire_ni1OOl_dataout = (tx_std[0] === 1'b1) ? nllO0O : ni000O;
	assign		wire_ni1OOO_dataout = (tx_std[0] === 1'b1) ? nllOii : ni00ii;
	and(wire_nii00i_dataout, txdata[6], ~(n1i11l));
	and(wire_nii00l_dataout, txdata[7], ~(n1i11l));
	and(wire_nii00O_dataout, txdata[8], ~(n1i11l));
	assign		wire_nii01i_dataout = (n1i11l === 1'b1) ? tx_ln[8] : txdata[3];
	assign		wire_nii01l_dataout = (n1i11l === 1'b1) ? tx_ln[9] : txdata[4];
	assign		wire_nii01O_dataout = (n1i11l === 1'b1) ? tx_ln[10] : txdata[5];
	or(wire_nii0ii_dataout, txdata[9], n1i11l);
	and(wire_nii0li_dataout, wire_niii0l_dataout, ~(n1i10l));
	and(wire_nii0ll_dataout, wire_niii0O_dataout, ~(n1i10l));
	assign		wire_nii0lO_dataout = (n1i10l === 1'b1) ? wire_n1Oii_dataout : wire_niiiii_dataout;
	assign		wire_nii0Oi_dataout = (n1i10l === 1'b1) ? wire_n1Oil_dataout : wire_niiiil_dataout;
	assign		wire_nii0Ol_dataout = (n1i10l === 1'b1) ? wire_n1OiO_dataout : wire_niiiiO_dataout;
	assign		wire_nii0OO_dataout = (n1i10l === 1'b1) ? wire_n1Oli_dataout : wire_niiili_dataout;
	and(wire_nii10i_dataout, wire_nii1Ol_dataout, ~(n1i11O));
	assign		wire_nii10l_dataout = (n1i11O === 1'b1) ? tx_ln[0] : wire_nii1OO_dataout;
	assign		wire_nii10O_dataout = (n1i11O === 1'b1) ? tx_ln[1] : wire_nii01i_dataout;
	or(wire_nii11i_dataout, ni0l0i, tx_trs[0]);
	and(wire_nii11l_dataout, ni0l0O, ~(tx_trs[0]));
	and(wire_nii11O_dataout, wire_nii1Oi_dataout, ~(n1i11O));
	assign		wire_nii1ii_dataout = (n1i11O === 1'b1) ? tx_ln[2] : wire_nii01l_dataout;
	assign		wire_nii1il_dataout = (n1i11O === 1'b1) ? tx_ln[3] : wire_nii01O_dataout;
	assign		wire_nii1iO_dataout = (n1i11O === 1'b1) ? tx_ln[4] : wire_nii00i_dataout;
	assign		wire_nii1li_dataout = (n1i11O === 1'b1) ? tx_ln[5] : wire_nii00l_dataout;
	assign		wire_nii1ll_dataout = (n1i11O === 1'b1) ? tx_ln[6] : wire_nii00O_dataout;
	assign		wire_nii1lO_dataout = (n1i11O === 1'b1) ? (~ tx_ln[6]) : wire_nii0ii_dataout;
	and(wire_nii1Oi_dataout, txdata[0], ~(n1i11l));
	and(wire_nii1Ol_dataout, txdata[1], ~(n1i11l));
	assign		wire_nii1OO_dataout = (n1i11l === 1'b1) ? tx_ln[7] : txdata[2];
	assign		wire_niii0i_dataout = (n1i10l === 1'b1) ? (~ wire_n1OOi_dataout) : wire_niiiOl_dataout;
	and(wire_niii0l_dataout, txdata[10], ~(n1i10i));
	and(wire_niii0O_dataout, txdata[11], ~(n1i10i));
	assign		wire_niii1i_dataout = (n1i10l === 1'b1) ? wire_n1Oll_dataout : wire_niiill_dataout;
	assign		wire_niii1l_dataout = (n1i10l === 1'b1) ? wire_n1OlO_dataout : wire_niiilO_dataout;
	assign		wire_niii1O_dataout = (n1i10l === 1'b1) ? wire_n1OOi_dataout : wire_niiiOi_dataout;
	assign		wire_niiiii_dataout = (n1i10i === 1'b1) ? wire_n1OOl_dataout : txdata[12];
	assign		wire_niiiil_dataout = (n1i10i === 1'b1) ? wire_n1OOO_dataout : txdata[13];
	assign		wire_niiiiO_dataout = (n1i10i === 1'b1) ? wire_n011i_dataout : txdata[14];
	assign		wire_niiili_dataout = (n1i10i === 1'b1) ? wire_n011l_dataout : txdata[15];
	and(wire_niiill_dataout, txdata[16], ~(n1i10i));
	and(wire_niiilO_dataout, txdata[17], ~(n1i10i));
	and(wire_niiiOi_dataout, txdata[18], ~(n1i10i));
	or(wire_niiiOl_dataout, txdata[19], n1i10i);
	and(wire_niiOOO_dataout, wire_nilili_dataout, ~(ni0ilO));
	assign		wire_nil00i_dataout = (n1i1ii === 1'b1) ? wire_nilill_dataout : wire_nil0Ol_dataout;
	assign		wire_nil00l_dataout = (n1i1ii === 1'b1) ? wire_nililO_dataout : wire_nil0OO_dataout;
	assign		wire_nil00O_dataout = (n1i1ii === 1'b1) ? wire_niliOi_dataout : wire_nili1i_dataout;
	and(wire_nil01i_dataout, wire_nillll_dataout, ~(ni0ilO));
	and(wire_nil01l_dataout, wire_nilllO_dataout, ~(ni0ilO));
	assign		wire_nil01O_dataout = (n1i1ii === 1'b1) ? wire_nilili_dataout : wire_nil0Oi_dataout;
	assign		wire_nil0ii_dataout = (n1i1ii === 1'b1) ? wire_niliOl_dataout : wire_nili1l_dataout;
	assign		wire_nil0il_dataout = (n1i1ii === 1'b1) ? wire_niliOO_dataout : wire_nili1O_dataout;
	assign		wire_nil0iO_dataout = (n1i1ii === 1'b1) ? wire_nill1i_dataout : wire_nili0i_dataout;
	assign		wire_nil0li_dataout = (n1i1ii === 1'b1) ? wire_nill1l_dataout : wire_nili0l_dataout;
	assign		wire_nil0ll_dataout = (n1i1ii === 1'b1) ? wire_nill1O_dataout : wire_nili0O_dataout;
	assign		wire_nil0lO_dataout = (n1i1ii === 1'b1) ? (~ wire_nill1O_dataout) : wire_niliii_dataout;
	assign		wire_nil0Oi_dataout = (n1i10O === 1'b1) ? wire_nill0i_dataout : wire_nii11O_dataout;
	assign		wire_nil0Ol_dataout = (n1i10O === 1'b1) ? wire_nill0l_dataout : wire_nii10i_dataout;
	assign		wire_nil0OO_dataout = (n1i10O === 1'b1) ? wire_nill0O_dataout : wire_nii10l_dataout;
	and(wire_nil10i_dataout, wire_niliOl_dataout, ~(ni0ilO));
	and(wire_nil10l_dataout, wire_niliOO_dataout, ~(ni0ilO));
	and(wire_nil10O_dataout, wire_nill1i_dataout, ~(ni0ilO));
	and(wire_nil11i_dataout, wire_nilill_dataout, ~(ni0ilO));
	and(wire_nil11l_dataout, wire_nililO_dataout, ~(ni0ilO));
	and(wire_nil11O_dataout, wire_niliOi_dataout, ~(ni0ilO));
	and(wire_nil1ii_dataout, wire_nill1l_dataout, ~(ni0ilO));
	and(wire_nil1il_dataout, wire_nill1O_dataout, ~(ni0ilO));
	and(wire_nil1iO_dataout, wire_nill0i_dataout, ~(ni0ilO));
	and(wire_nil1li_dataout, wire_nill0l_dataout, ~(ni0ilO));
	and(wire_nil1ll_dataout, wire_nill0O_dataout, ~(ni0ilO));
	and(wire_nil1lO_dataout, wire_nillii_dataout, ~(ni0ilO));
	and(wire_nil1Oi_dataout, wire_nillil_dataout, ~(ni0ilO));
	and(wire_nil1Ol_dataout, wire_nilliO_dataout, ~(ni0ilO));
	and(wire_nil1OO_dataout, wire_nillli_dataout, ~(ni0ilO));
	assign		wire_nili0i_dataout = (n1i10O === 1'b1) ? wire_nillli_dataout : wire_nii1iO_dataout;
	assign		wire_nili0l_dataout = (n1i10O === 1'b1) ? wire_nillll_dataout : wire_nii1li_dataout;
	assign		wire_nili0O_dataout = (n1i10O === 1'b1) ? wire_nilllO_dataout : wire_nii1ll_dataout;
	assign		wire_nili1i_dataout = (n1i10O === 1'b1) ? wire_nillii_dataout : wire_nii10O_dataout;
	assign		wire_nili1l_dataout = (n1i10O === 1'b1) ? wire_nillil_dataout : wire_nii1ii_dataout;
	assign		wire_nili1O_dataout = (n1i10O === 1'b1) ? wire_nilliO_dataout : wire_nii1il_dataout;
	assign		wire_niliii_dataout = (n1i10O === 1'b1) ? (~ wire_nilllO_dataout) : wire_nii1lO_dataout;
	assign		wire_nilili_dataout = (ni0ill === 1'b1) ? niiOii : niillO;
	assign		wire_nilill_dataout = (ni0ill === 1'b1) ? niiOil : niilOi;
	assign		wire_nililO_dataout = (ni0ill === 1'b1) ? niiOiO : niilOl;
	assign		wire_niliOi_dataout = (ni0ill === 1'b1) ? (n1i01l ^ niiOli) : niilOO;
	assign		wire_niliOl_dataout = (ni0ill === 1'b1) ? ((n1i01l ^ niiOll) ^ n1i01i) : niiO1i;
	assign		wire_niliOO_dataout = (ni0ill === 1'b1) ? ((n1i01i ^ niiOlO) ^ n1i1OO) : niiO1l;
	assign		wire_nill0i_dataout = (ni0ill === 1'b1) ? ((n1i01i ^ n1i1lO) ^ n1i1ll) : niiO0O;
	assign		wire_nill0l_dataout = (ni0ill === 1'b1) ? ((n1i1OO ^ n1i1ll) ^ n1i1li) : niiOii;
	assign		wire_nill0O_dataout = (ni0ill === 1'b1) ? ((n1i1Ol ^ n1i1li) ^ n1i1iO) : niiOil;
	assign		wire_nill1i_dataout = (ni0ill === 1'b1) ? ((n1i1OO ^ niiOOi) ^ n1i1Ol) : niiO1O;
	assign		wire_nill1l_dataout = (ni0ill === 1'b1) ? ((n1i1Ol ^ niiOOl) ^ n1i1Oi) : niiO0i;
	assign		wire_nill1O_dataout = (ni0ill === 1'b1) ? ((n1i01l ^ n1i1Oi) ^ n1i1lO) : niiO0l;
	assign		wire_nillii_dataout = (ni0ill === 1'b1) ? ((n1i1Oi ^ n1i1iO) ^ n1i1il) : niiOiO;
	assign		wire_nillil_dataout = (ni0ill === 1'b1) ? (n1i1lO ^ n1i1il) : niiOli;
	assign		wire_nilliO_dataout = (ni0ill === 1'b1) ? n1i1ll : niiOll;
	assign		wire_nillli_dataout = (ni0ill === 1'b1) ? n1i1li : niiOlO;
	assign		wire_nillll_dataout = (ni0ill === 1'b1) ? n1i1iO : niiOOi;
	assign		wire_nilllO_dataout = (ni0ill === 1'b1) ? n1i1il : niiOOl;
	and(wire_niOilO_dataout, wire_nl11ii_dataout, ~(ni0ilO));
	and(wire_niOiOi_dataout, wire_nl11il_dataout, ~(ni0ilO));
	and(wire_niOiOl_dataout, wire_nl11iO_dataout, ~(ni0ilO));
	and(wire_niOiOO_dataout, wire_nl11li_dataout, ~(ni0ilO));
	and(wire_niOl0i_dataout, wire_nl11Ol_dataout, ~(ni0ilO));
	and(wire_niOl0l_dataout, wire_nl11OO_dataout, ~(ni0ilO));
	and(wire_niOl0O_dataout, wire_nl101i_dataout, ~(ni0ilO));
	and(wire_niOl1i_dataout, wire_nl11ll_dataout, ~(ni0ilO));
	and(wire_niOl1l_dataout, wire_nl11lO_dataout, ~(ni0ilO));
	and(wire_niOl1O_dataout, wire_nl11Oi_dataout, ~(ni0ilO));
	and(wire_niOlii_dataout, wire_nl101l_dataout, ~(ni0ilO));
	and(wire_niOlil_dataout, wire_nl101O_dataout, ~(ni0ilO));
	and(wire_niOliO_dataout, wire_nl100i_dataout, ~(ni0ilO));
	and(wire_niOlli_dataout, wire_nl100l_dataout, ~(ni0ilO));
	and(wire_niOlll_dataout, wire_nl100O_dataout, ~(ni0ilO));
	and(wire_niOllO_dataout, wire_nl10ii_dataout, ~(ni0ilO));
	and(wire_niOlOi_dataout, wire_nl10il_dataout, ~(ni0ilO));
	and(wire_niOlOl_dataout, wire_nl10iO_dataout, ~(ni0ilO));
	assign		wire_niOlOO_dataout = (n1i00l === 1'b1) ? wire_nl11ii_dataout : wire_niOOli_dataout;
	assign		wire_niOO0i_dataout = (n1i00l === 1'b1) ? wire_nl11ll_dataout : wire_niOOOl_dataout;
	assign		wire_niOO0l_dataout = (n1i00l === 1'b1) ? wire_nl11lO_dataout : wire_niOOOO_dataout;
	assign		wire_niOO0O_dataout = (n1i00l === 1'b1) ? wire_nl11Oi_dataout : wire_nl111i_dataout;
	assign		wire_niOO1i_dataout = (n1i00l === 1'b1) ? wire_nl11il_dataout : wire_niOOll_dataout;
	assign		wire_niOO1l_dataout = (n1i00l === 1'b1) ? wire_nl11iO_dataout : wire_niOOlO_dataout;
	assign		wire_niOO1O_dataout = (n1i00l === 1'b1) ? wire_nl11li_dataout : wire_niOOOi_dataout;
	assign		wire_niOOii_dataout = (n1i00l === 1'b1) ? wire_nl11Ol_dataout : wire_nl111l_dataout;
	assign		wire_niOOil_dataout = (n1i00l === 1'b1) ? wire_nl11OO_dataout : wire_nl111O_dataout;
	assign		wire_niOOiO_dataout = (n1i00l === 1'b1) ? (~ wire_nl11OO_dataout) : wire_nl110i_dataout;
	assign		wire_niOOli_dataout = (n1i00i === 1'b1) ? wire_nl101i_dataout : wire_nii0li_dataout;
	assign		wire_niOOll_dataout = (n1i00i === 1'b1) ? wire_nl101l_dataout : wire_nii0ll_dataout;
	assign		wire_niOOlO_dataout = (n1i00i === 1'b1) ? wire_nl101O_dataout : wire_nii0lO_dataout;
	assign		wire_niOOOi_dataout = (n1i00i === 1'b1) ? wire_nl100i_dataout : wire_nii0Oi_dataout;
	assign		wire_niOOOl_dataout = (n1i00i === 1'b1) ? wire_nl100l_dataout : wire_nii0Ol_dataout;
	assign		wire_niOOOO_dataout = (n1i00i === 1'b1) ? wire_nl100O_dataout : wire_nii0OO_dataout;
	and(wire_nl000i_dataout, wire_nl0lOl_dataout, ~(ni0ilO));
	and(wire_nl000l_dataout, wire_nl0lOO_dataout, ~(ni0ilO));
	and(wire_nl000O_dataout, wire_nl0O1i_dataout, ~(ni0ilO));
	and(wire_nl001i_dataout, wire_nl0lll_dataout, ~(ni0ilO));
	and(wire_nl001l_dataout, wire_nl0llO_dataout, ~(ni0ilO));
	and(wire_nl001O_dataout, wire_nl0lOi_dataout, ~(ni0ilO));
	and(wire_nl00ii_dataout, wire_nl0O1l_dataout, ~(ni0ilO));
	and(wire_nl00il_dataout, wire_nl0O1O_dataout, ~(ni0ilO));
	and(wire_nl00iO_dataout, wire_nl0O0i_dataout, ~(ni0ilO));
	and(wire_nl00li_dataout, wire_nl0O0l_dataout, ~(ni0ilO));
	assign		wire_nl00ll_dataout = (n1ii1l === 1'b1) ? wire_nl0l1O_dataout : wire_nl0i0O_dataout;
	assign		wire_nl00lO_dataout = (n1ii1l === 1'b1) ? wire_nl0l0i_dataout : wire_nl0iii_dataout;
	assign		wire_nl00Oi_dataout = (n1ii1l === 1'b1) ? wire_nl0l0l_dataout : wire_nl0iil_dataout;
	assign		wire_nl00Ol_dataout = (n1ii1l === 1'b1) ? wire_nl0l0O_dataout : wire_nl0iiO_dataout;
	assign		wire_nl00OO_dataout = (n1ii1l === 1'b1) ? wire_nl0lii_dataout : wire_nl0ili_dataout;
	and(wire_nl01il_dataout, wire_nl0l1O_dataout, ~(ni0ilO));
	and(wire_nl01iO_dataout, wire_nl0l0i_dataout, ~(ni0ilO));
	and(wire_nl01li_dataout, wire_nl0l0l_dataout, ~(ni0ilO));
	and(wire_nl01ll_dataout, wire_nl0l0O_dataout, ~(ni0ilO));
	and(wire_nl01lO_dataout, wire_nl0lii_dataout, ~(ni0ilO));
	and(wire_nl01Oi_dataout, wire_nl0lil_dataout, ~(ni0ilO));
	and(wire_nl01Ol_dataout, wire_nl0liO_dataout, ~(ni0ilO));
	and(wire_nl01OO_dataout, wire_nl0lli_dataout, ~(ni0ilO));
	assign		wire_nl0i0i_dataout = (n1ii1l === 1'b1) ? wire_nl0lll_dataout : wire_nl0iOl_dataout;
	assign		wire_nl0i0l_dataout = (n1ii1l === 1'b1) ? (~ wire_nl0lll_dataout) : wire_nl0iOO_dataout;
	assign		wire_nl0i0O_dataout = (n1ii1i === 1'b1) ? wire_nl0llO_dataout : wire_nii11O_dataout;
	assign		wire_nl0i1i_dataout = (n1ii1l === 1'b1) ? wire_nl0lil_dataout : wire_nl0ill_dataout;
	assign		wire_nl0i1l_dataout = (n1ii1l === 1'b1) ? wire_nl0liO_dataout : wire_nl0ilO_dataout;
	assign		wire_nl0i1O_dataout = (n1ii1l === 1'b1) ? wire_nl0lli_dataout : wire_nl0iOi_dataout;
	assign		wire_nl0iii_dataout = (n1ii1i === 1'b1) ? wire_nl0lOi_dataout : wire_nii10i_dataout;
	assign		wire_nl0iil_dataout = (n1ii1i === 1'b1) ? wire_nl0lOl_dataout : wire_nii10l_dataout;
	assign		wire_nl0iiO_dataout = (n1ii1i === 1'b1) ? wire_nl0lOO_dataout : wire_nii10O_dataout;
	assign		wire_nl0ili_dataout = (n1ii1i === 1'b1) ? wire_nl0O1i_dataout : wire_nii1ii_dataout;
	assign		wire_nl0ill_dataout = (n1ii1i === 1'b1) ? wire_nl0O1l_dataout : wire_nii1il_dataout;
	assign		wire_nl0ilO_dataout = (n1ii1i === 1'b1) ? wire_nl0O1O_dataout : wire_nii1iO_dataout;
	assign		wire_nl0iOi_dataout = (n1ii1i === 1'b1) ? wire_nl0O0i_dataout : wire_nii1li_dataout;
	assign		wire_nl0iOl_dataout = (n1ii1i === 1'b1) ? wire_nl0O0l_dataout : wire_nii1ll_dataout;
	assign		wire_nl0iOO_dataout = (n1ii1i === 1'b1) ? (~ wire_nl0O0l_dataout) : wire_nii1lO_dataout;
	assign		wire_nl0l0i_dataout = (ni0ill === 1'b1) ? nl011i : nl1O0O;
	assign		wire_nl0l0l_dataout = (ni0ill === 1'b1) ? nl011l : nl1Oii;
	assign		wire_nl0l0O_dataout = (ni0ill === 1'b1) ? (n1iilO ^ nl011O) : nl1Oil;
	assign		wire_nl0l1O_dataout = (ni0ill === 1'b1) ? nl1OOO : nl1O0l;
	assign		wire_nl0lii_dataout = (ni0ill === 1'b1) ? ((n1iilO ^ nl010i) ^ n1iill) : nl1OiO;
	assign		wire_nl0lil_dataout = (ni0ill === 1'b1) ? ((n1iill ^ nl010l) ^ n1iili) : nl1Oli;
	assign		wire_nl0liO_dataout = (ni0ill === 1'b1) ? ((n1iili ^ nl010O) ^ n1iiiO) : nl1Oll;
	assign		wire_nl0lli_dataout = (ni0ill === 1'b1) ? ((n1iiiO ^ nl01ii) ^ n1iiil) : nl1OlO;
	assign		wire_nl0lll_dataout = (ni0ill === 1'b1) ? ((n1iilO ^ n1iiil) ^ n1iiii) : nl1OOi;
	assign		wire_nl0llO_dataout = (ni0ill === 1'b1) ? ((n1iill ^ n1iiii) ^ n1ii0O) : nl1OOl;
	assign		wire_nl0lOi_dataout = (ni0ill === 1'b1) ? ((n1iili ^ n1ii0O) ^ n1ii0l) : nl1OOO;
	assign		wire_nl0lOl_dataout = (ni0ill === 1'b1) ? ((n1iiiO ^ n1ii0l) ^ n1ii0i) : nl011i;
	assign		wire_nl0lOO_dataout = (ni0ill === 1'b1) ? ((n1iiil ^ n1ii0i) ^ n1ii1O) : nl011l;
	assign		wire_nl0O0i_dataout = (ni0ill === 1'b1) ? n1ii0i : nl010O;
	assign		wire_nl0O0l_dataout = (ni0ill === 1'b1) ? n1ii1O : nl01ii;
	assign		wire_nl0O1i_dataout = (ni0ill === 1'b1) ? (n1iiii ^ n1ii1O) : nl011O;
	assign		wire_nl0O1l_dataout = (ni0ill === 1'b1) ? n1ii0O : nl010i;
	assign		wire_nl0O1O_dataout = (ni0ill === 1'b1) ? n1ii0l : nl010l;
	assign		wire_nl100i_dataout = (ni0ill === 1'b1) ? ((n1i0ll ^ n1i0ii) ^ n1i00O) : niOi0l;
	assign		wire_nl100l_dataout = (ni0ill === 1'b1) ? (n1i0li ^ n1i00O) : niOi0O;
	assign		wire_nl100O_dataout = (ni0ill === 1'b1) ? n1i0iO : niOiii;
	assign		wire_nl101i_dataout = (ni0ill === 1'b1) ? ((n1i0Ol ^ n1i0li) ^ n1i0iO) : niOi1l;
	assign		wire_nl101l_dataout = (ni0ill === 1'b1) ? ((n1i0Oi ^ n1i0iO) ^ n1i0il) : niOi1O;
	assign		wire_nl101O_dataout = (ni0ill === 1'b1) ? ((n1i0lO ^ n1i0il) ^ n1i0ii) : niOi0i;
	assign		wire_nl10ii_dataout = (ni0ill === 1'b1) ? n1i0il : niOiil;
	assign		wire_nl10il_dataout = (ni0ill === 1'b1) ? n1i0ii : niOiiO;
	assign		wire_nl10iO_dataout = (ni0ill === 1'b1) ? n1i00O : niOill;
	assign		wire_nl110i_dataout = (n1i00i === 1'b1) ? (~ wire_nl10iO_dataout) : wire_niii0i_dataout;
	assign		wire_nl111i_dataout = (n1i00i === 1'b1) ? wire_nl10ii_dataout : wire_niii1i_dataout;
	assign		wire_nl111l_dataout = (n1i00i === 1'b1) ? wire_nl10il_dataout : wire_niii1l_dataout;
	assign		wire_nl111O_dataout = (n1i00i === 1'b1) ? wire_nl10iO_dataout : wire_niii1O_dataout;
	assign		wire_nl11ii_dataout = (ni0ill === 1'b1) ? niOi1O : niO0il;
	assign		wire_nl11il_dataout = (ni0ill === 1'b1) ? niOi0i : niO0iO;
	assign		wire_nl11iO_dataout = (ni0ill === 1'b1) ? niOi0l : niO0li;
	assign		wire_nl11li_dataout = (ni0ill === 1'b1) ? (n1i0OO ^ niOi0O) : niO0ll;
	assign		wire_nl11ll_dataout = (ni0ill === 1'b1) ? ((n1i0OO ^ niOiii) ^ n1i0Ol) : niO0lO;
	assign		wire_nl11lO_dataout = (ni0ill === 1'b1) ? ((n1i0Ol ^ niOiil) ^ n1i0Oi) : niO0Oi;
	assign		wire_nl11Oi_dataout = (ni0ill === 1'b1) ? ((n1i0Oi ^ niOiiO) ^ n1i0lO) : niO0Ol;
	assign		wire_nl11Ol_dataout = (ni0ill === 1'b1) ? ((n1i0lO ^ niOill) ^ n1i0ll) : niO0OO;
	assign		wire_nl11OO_dataout = (ni0ill === 1'b1) ? ((n1i0OO ^ n1i0ll) ^ n1i0li) : niOi1i;
	and(wire_nlil0l_dataout, wire_nll1OO_dataout, ~(ni0ilO));
	and(wire_nlil0O_dataout, wire_nll01i_dataout, ~(ni0ilO));
	and(wire_nlilii_dataout, wire_nll01l_dataout, ~(ni0ilO));
	and(wire_nlilil_dataout, wire_nll01O_dataout, ~(ni0ilO));
	and(wire_nliliO_dataout, wire_nll00i_dataout, ~(ni0ilO));
	and(wire_nlilli_dataout, wire_nll00l_dataout, ~(ni0ilO));
	and(wire_nlilll_dataout, wire_nll00O_dataout, ~(ni0ilO));
	and(wire_nlillO_dataout, wire_nll0ii_dataout, ~(ni0ilO));
	and(wire_nlilOi_dataout, wire_nll0il_dataout, ~(ni0ilO));
	and(wire_nlilOl_dataout, wire_nll0iO_dataout, ~(ni0ilO));
	and(wire_nlilOO_dataout, wire_nll0li_dataout, ~(ni0ilO));
	and(wire_nliO0i_dataout, wire_nll0Ol_dataout, ~(ni0ilO));
	and(wire_nliO0l_dataout, wire_nll0OO_dataout, ~(ni0ilO));
	and(wire_nliO0O_dataout, wire_nlli1i_dataout, ~(ni0ilO));
	and(wire_nliO1i_dataout, wire_nll0ll_dataout, ~(ni0ilO));
	and(wire_nliO1l_dataout, wire_nll0lO_dataout, ~(ni0ilO));
	and(wire_nliO1O_dataout, wire_nll0Oi_dataout, ~(ni0ilO));
	and(wire_nliOii_dataout, wire_nlli1l_dataout, ~(ni0ilO));
	assign		wire_nliOil_dataout = (n1iiOO === 1'b1) ? wire_nll1OO_dataout : wire_nll11O_dataout;
	assign		wire_nliOiO_dataout = (n1iiOO === 1'b1) ? wire_nll01i_dataout : wire_nll10i_dataout;
	assign		wire_nliOli_dataout = (n1iiOO === 1'b1) ? wire_nll01l_dataout : wire_nll10l_dataout;
	assign		wire_nliOll_dataout = (n1iiOO === 1'b1) ? wire_nll01O_dataout : wire_nll10O_dataout;
	assign		wire_nliOlO_dataout = (n1iiOO === 1'b1) ? wire_nll00i_dataout : wire_nll1ii_dataout;
	assign		wire_nliOOi_dataout = (n1iiOO === 1'b1) ? wire_nll00l_dataout : wire_nll1il_dataout;
	assign		wire_nliOOl_dataout = (n1iiOO === 1'b1) ? wire_nll00O_dataout : wire_nll1iO_dataout;
	assign		wire_nliOOO_dataout = (n1iiOO === 1'b1) ? wire_nll0ii_dataout : wire_nll1li_dataout;
	assign		wire_nll00i_dataout = (ni0ill === 1'b1) ? ((n1illi ^ nliiOO) ^ n1iliO) : nlii0l;
	assign		wire_nll00l_dataout = (ni0ill === 1'b1) ? ((n1iliO ^ nlil1i) ^ n1ilil) : nlii0O;
	assign		wire_nll00O_dataout = (ni0ill === 1'b1) ? ((n1ilil ^ nlil1l) ^ n1ilii) : nliiii;
	assign		wire_nll01i_dataout = (ni0ill === 1'b1) ? nliilO : nlii1l;
	assign		wire_nll01l_dataout = (ni0ill === 1'b1) ? nliiOi : nlii1O;
	assign		wire_nll01O_dataout = (ni0ill === 1'b1) ? (n1illi ^ nliiOl) : nlii0i;
	assign		wire_nll0ii_dataout = (ni0ill === 1'b1) ? ((n1ilii ^ nlil0i) ^ n1il0O) : nliiil;
	assign		wire_nll0il_dataout = (ni0ill === 1'b1) ? ((n1illi ^ n1il0O) ^ n1il0l) : nliiiO;
	assign		wire_nll0iO_dataout = (ni0ill === 1'b1) ? ((n1iliO ^ n1il0l) ^ n1il0i) : nliili;
	assign		wire_nll0li_dataout = (ni0ill === 1'b1) ? ((n1ilil ^ n1il0i) ^ n1il1O) : nliill;
	assign		wire_nll0ll_dataout = (ni0ill === 1'b1) ? ((n1ilii ^ n1il1O) ^ n1il1l) : nliilO;
	assign		wire_nll0lO_dataout = (ni0ill === 1'b1) ? ((n1il0O ^ n1il1l) ^ n1il1i) : nliiOi;
	assign		wire_nll0Oi_dataout = (ni0ill === 1'b1) ? (n1il0l ^ n1il1i) : nliiOl;
	assign		wire_nll0Ol_dataout = (ni0ill === 1'b1) ? n1il0i : nliiOO;
	assign		wire_nll0OO_dataout = (ni0ill === 1'b1) ? n1il1O : nlil1i;
	assign		wire_nll10i_dataout = (n1iiOl === 1'b1) ? wire_nll0li_dataout : wire_nii0ll_dataout;
	assign		wire_nll10l_dataout = (n1iiOl === 1'b1) ? wire_nll0ll_dataout : wire_nii0lO_dataout;
	assign		wire_nll10O_dataout = (n1iiOl === 1'b1) ? wire_nll0lO_dataout : wire_nii0Oi_dataout;
	assign		wire_nll11i_dataout = (n1iiOO === 1'b1) ? wire_nll0il_dataout : wire_nll1ll_dataout;
	assign		wire_nll11l_dataout = (n1iiOO === 1'b1) ? (~ wire_nll0il_dataout) : wire_nll1lO_dataout;
	assign		wire_nll11O_dataout = (n1iiOl === 1'b1) ? wire_nll0iO_dataout : wire_nii0li_dataout;
	assign		wire_nll1ii_dataout = (n1iiOl === 1'b1) ? wire_nll0Oi_dataout : wire_nii0Ol_dataout;
	assign		wire_nll1il_dataout = (n1iiOl === 1'b1) ? wire_nll0Ol_dataout : wire_nii0OO_dataout;
	assign		wire_nll1iO_dataout = (n1iiOl === 1'b1) ? wire_nll0OO_dataout : wire_niii1i_dataout;
	assign		wire_nll1li_dataout = (n1iiOl === 1'b1) ? wire_nlli1i_dataout : wire_niii1l_dataout;
	assign		wire_nll1ll_dataout = (n1iiOl === 1'b1) ? wire_nlli1l_dataout : wire_niii1O_dataout;
	assign		wire_nll1lO_dataout = (n1iiOl === 1'b1) ? (~ wire_nlli1l_dataout) : wire_niii0i_dataout;
	assign		wire_nll1OO_dataout = (ni0ill === 1'b1) ? nliill : nlii1i;
	assign		wire_nlli1i_dataout = (ni0ill === 1'b1) ? n1il1l : nlil1l;
	assign		wire_nlli1l_dataout = (ni0ill === 1'b1) ? n1il1i : nlil0i;
	assign		wire_nlO00i_dataout = (wire_n01lO_dataout === 1'b1) ? n1iOil : nllOOl;
	assign		wire_nlO00l_dataout = (wire_n01lO_dataout === 1'b1) ? n1iO0O : nllOOO;
	assign		wire_nlO00O_dataout = (wire_n01lO_dataout === 1'b1) ? n1iO0i : nlO11i;
	assign		wire_nlO01O_dataout = (wire_n01lO_dataout === 1'b1) ? n1iOli : nllOOi;
	assign		wire_nlO0ii_dataout = (wire_n01lO_dataout === 1'b1) ? n1iO1l : nlO11l;
	assign		wire_nlO0il_dataout = (wire_n01lO_dataout === 1'b1) ? n1ilOO : nlO11O;
	assign		wire_nlO0iO_dataout = (wire_n01lO_dataout === 1'b1) ? n1ilOl : nlO10i;
	assign		wire_nlO0li_dataout = (wire_n01lO_dataout === 1'b1) ? n1ilOi : nlO10l;
	assign		wire_nlO0ll_dataout = (wire_n01lO_dataout === 1'b1) ? n1illO : nlO10O;
	assign		wire_nlO0lO_dataout = (wire_n01lO_dataout === 1'b1) ? n1illl : nlO1ii;
	assign		wire_nlO0Oi_dataout = (wire_n01lO_dataout === 1'b1) ? (n1iOiO ^ (wire_n1ilO_dataout ^ n1iO1i)) : n1iOll;
	assign		wire_nlO0Ol_dataout = (wire_n01lO_dataout === 1'b1) ? (n1iOll ^ (wire_n1ill_dataout ^ n1iO1O)) : n1l11l;
	assign		wire_nlO0OO_dataout = (wire_n01lO_dataout === 1'b1) ? (n1l11l ^ (wire_n1ili_dataout ^ n1iO0l)) : n1l1li;
	assign		wire_nlOi0i_dataout = (wire_n01lO_dataout === 1'b1) ? n1iO1O : n1li1l;
	assign		wire_nlOi0l_dataout = (wire_n01lO_dataout === 1'b1) ? n1iO0l : n1liil;
	assign		wire_nlOi0O_dataout = (wire_n01lO_dataout === 1'b1) ? n1iOii : n1lilO;
	assign		wire_nlOi1i_dataout = (wire_n01lO_dataout === 1'b1) ? (n1l1li ^ (wire_n1iiO_dataout ^ n1iOii)) : n1l01O;
	assign		wire_nlOi1l_dataout = (wire_n01lO_dataout === 1'b1) ? (n1l01O ^ (wire_n1iil_dataout ^ n1iOiO)) : n1l0iO;
	assign		wire_nlOi1O_dataout = (wire_n01lO_dataout === 1'b1) ? n1iO1i : n1l0Oi;
	assign		wire_nlOiii_dataout = (wire_n01lO_dataout === 1'b1) ? n1illl : n1iOOl;
	oper_add   n00ill
	( 
	.a({n01ilO, n01ill, n01ili, n01iiO}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_n00ill_o));
	defparam
		n00ill.sgate_representation = 0,
		n00ill.width_a = 4,
		n00ill.width_b = 4,
		n00ill.width_o = 4;
	oper_add   ni1iOl
	( 
	.a({ni10OO, ni10Ol, ni10Oi, ni10lO}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ni1iOl_o));
	defparam
		ni1iOl.sgate_representation = 0,
		ni1iOl.width_a = 4,
		ni1iOl.width_b = 4,
		ni1iOl.width_o = 4;
	oper_less_than   n00O1l
	( 
	.a({4{1'b0}}),
	.b({n01ilO, n01ill, n01ili, n01iiO}),
	.cin(1'b0),
	.o(wire_n00O1l_o));
	defparam
		n00O1l.sgate_representation = 0,
		n00O1l.width_a = 4,
		n00O1l.width_b = 4;
	oper_mux   n00ilO
	( 
	.data({{5{n1lO0l}}, wire_n0Oi0O_dataout, wire_n0O01i_dataout, wire_n0lOll_dataout, wire_n0ll0O_dataout, wire_n0li1i_dataout, wire_n0l1ll_dataout, wire_n0iO0O_dataout, wire_n0il1i_dataout, wire_n0i0ll_dataout, wire_n0i10O_dataout, ni110i}),
	.o(wire_n00ilO_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00ilO.width_data = 16,
		n00ilO.width_sel = 4;
	oper_mux   n00iOi
	( 
	.data({{5{n1lO0l}}, wire_n0Oiii_dataout, wire_n0O01l_dataout, wire_n0lOlO_dataout, wire_n0llii_dataout, wire_n0li1l_dataout, wire_n0l1lO_dataout, wire_n0iOii_dataout, wire_n0il1l_dataout, wire_n0i0lO_dataout, wire_n0i1ii_dataout, ni110i}),
	.o(wire_n00iOi_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00iOi.width_data = 16,
		n00iOi.width_sel = 4;
	oper_mux   n00iOl
	( 
	.data({{5{n1lO0l}}, wire_n0Oiil_dataout, wire_n0O01O_dataout, wire_n0lOOi_dataout, wire_n0llil_dataout, wire_n0li1O_dataout, wire_n0l1Oi_dataout, wire_n0iOil_dataout, wire_n0il1O_dataout, wire_n0i0Oi_dataout, wire_n0i1il_dataout, wire_n00O1O_dataout}),
	.o(wire_n00iOl_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00iOl.width_data = 16,
		n00iOl.width_sel = 4;
	oper_mux   n00iOO
	( 
	.data({{5{n1lO0l}}, wire_n0OiiO_dataout, wire_n0O00i_dataout, wire_n0lOOl_dataout, wire_n0lliO_dataout, wire_n0li0i_dataout, wire_n0l1Ol_dataout, wire_n0iOiO_dataout, wire_n0il0i_dataout, wire_n0i0Ol_dataout, wire_n0i1iO_dataout, wire_n00O0i_dataout}),
	.o(wire_n00iOO_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00iOO.width_data = 16,
		n00iOO.width_sel = 4;
	oper_mux   n00l0i
	( 
	.data({{5{n1lO0l}}, wire_n0OiOi_dataout, wire_n0O0il_dataout, wire_n0O11O_dataout, wire_n0llOi_dataout, wire_n0liil_dataout, wire_n0l01O_dataout, wire_n0iOOi_dataout, wire_n0ilil_dataout, wire_n0ii1O_dataout, wire_n0i1Oi_dataout, wire_n00Oil_dataout}),
	.o(wire_n00l0i_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00l0i.width_data = 16,
		n00l0i.width_sel = 4;
	oper_mux   n00l0l
	( 
	.data({{5{n1lO0l}}, wire_n0OiOl_dataout, wire_n0O0iO_dataout, wire_n0O10i_dataout, wire_n0llOl_dataout, wire_n0liiO_dataout, wire_n0l00i_dataout, wire_n0iOOl_dataout, wire_n0iliO_dataout, wire_n0ii0i_dataout, wire_n0i1Ol_dataout, wire_n00OiO_dataout}),
	.o(wire_n00l0l_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00l0l.width_data = 16,
		n00l0l.width_sel = 4;
	oper_mux   n00l0O
	( 
	.data({{5{n1lO0l}}, wire_n0OiOO_dataout, wire_n0O0li_dataout, wire_n0O10l_dataout, wire_n0llOO_dataout, wire_n0lili_dataout, wire_n0l00l_dataout, wire_n0iOOO_dataout, wire_n0illi_dataout, wire_n0ii0l_dataout, wire_n0i1OO_dataout, wire_n00Oli_dataout}),
	.o(wire_n00l0O_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00l0O.width_data = 16,
		n00l0O.width_sel = 4;
	oper_mux   n00l1i
	( 
	.data({{5{n1lO0l}}, wire_n0Oili_dataout, wire_n0O00l_dataout, wire_n0lOOO_dataout, wire_n0llli_dataout, wire_n0li0l_dataout, wire_n0l1OO_dataout, wire_n0iOli_dataout, wire_n0il0l_dataout, wire_n0i0OO_dataout, wire_n0i1li_dataout, wire_n00O0l_dataout}),
	.o(wire_n00l1i_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00l1i.width_data = 16,
		n00l1i.width_sel = 4;
	oper_mux   n00l1l
	( 
	.data({{5{n1lO0l}}, wire_n0Oill_dataout, wire_n0O00O_dataout, wire_n0O11i_dataout, wire_n0llll_dataout, wire_n0li0O_dataout, wire_n0l01i_dataout, wire_n0iOll_dataout, wire_n0il0O_dataout, wire_n0ii1i_dataout, wire_n0i1ll_dataout, wire_n00O0O_dataout}),
	.o(wire_n00l1l_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00l1l.width_data = 16,
		n00l1l.width_sel = 4;
	oper_mux   n00l1O
	( 
	.data({{5{n1lO0l}}, wire_n0OilO_dataout, wire_n0O0ii_dataout, wire_n0O11l_dataout, wire_n0lllO_dataout, wire_n0liii_dataout, wire_n0l01l_dataout, wire_n0iOlO_dataout, wire_n0ilii_dataout, wire_n0ii1l_dataout, wire_n0i1lO_dataout, wire_n00Oii_dataout}),
	.o(wire_n00l1O_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00l1O.width_data = 16,
		n00l1O.width_sel = 4;
	oper_mux   n00lii
	( 
	.data({{5{n1lO0l}}, wire_n0Ol1i_dataout, wire_n0O0ll_dataout, wire_n0O10O_dataout, wire_n0lO1i_dataout, wire_n0lill_dataout, wire_n0l00O_dataout, wire_n0l11i_dataout, wire_n0illl_dataout, wire_n0ii0O_dataout, wire_n0i01i_dataout, wire_n00Oll_dataout}),
	.o(wire_n00lii_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lii.width_data = 16,
		n00lii.width_sel = 4;
	oper_mux   n00lil
	( 
	.data({{5{n1lO0l}}, wire_n0Ol1l_dataout, wire_n0O0lO_dataout, wire_n0O1ii_dataout, wire_n0lO1l_dataout, wire_n0lilO_dataout, wire_n0l0ii_dataout, wire_n0l11l_dataout, wire_n0illO_dataout, wire_n0iiii_dataout, wire_n0i01l_dataout, wire_n00OlO_dataout}),
	.o(wire_n00lil_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lil.width_data = 16,
		n00lil.width_sel = 4;
	oper_mux   n00liO
	( 
	.data({{5{n1lO0l}}, wire_n0Ol1O_dataout, wire_n0O0Oi_dataout, wire_n0O1il_dataout, wire_n0lO1O_dataout, wire_n0liOi_dataout, wire_n0l0il_dataout, wire_n0l11O_dataout, wire_n0ilOi_dataout, wire_n0iiil_dataout, wire_n0i01O_dataout, wire_n00OOi_dataout}),
	.o(wire_n00liO_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00liO.width_data = 16,
		n00liO.width_sel = 4;
	oper_mux   n00lli
	( 
	.data({{5{n1lO0l}}, wire_n0Ol0i_dataout, wire_n0O0Ol_dataout, wire_n0O1iO_dataout, wire_n0lO0i_dataout, wire_n0liOl_dataout, wire_n0l0iO_dataout, wire_n0l10i_dataout, wire_n0ilOl_dataout, wire_n0iiiO_dataout, wire_n0i00i_dataout, wire_n00OOl_dataout}),
	.o(wire_n00lli_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lli.width_data = 16,
		n00lli.width_sel = 4;
	oper_mux   n00lll
	( 
	.data({{5{n1lO0l}}, wire_n0Ol0l_dataout, wire_n0O0OO_dataout, wire_n0O1li_dataout, wire_n0lO0l_dataout, wire_n0liOO_dataout, wire_n0l0li_dataout, wire_n0l10l_dataout, wire_n0ilOO_dataout, wire_n0iili_dataout, wire_n0i00l_dataout, wire_n00OOO_dataout}),
	.o(wire_n00lll_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lll.width_data = 16,
		n00lll.width_sel = 4;
	oper_mux   n00llO
	( 
	.data({{5{n1lO0l}}, wire_n0Ol0O_dataout, wire_n0Oi1i_dataout, wire_n0O1ll_dataout, wire_n0lO0O_dataout, wire_n0ll1i_dataout, wire_n0l0ll_dataout, wire_n0l10O_dataout, wire_n0iO1i_dataout, wire_n0iill_dataout, wire_n0i00O_dataout, wire_n0i11i_dataout}),
	.o(wire_n00llO_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00llO.width_data = 16,
		n00llO.width_sel = 4;
	oper_mux   n00lOi
	( 
	.data({{5{n1lO0l}}, wire_n0Olii_dataout, wire_n0Oi1l_dataout, wire_n0O1lO_dataout, wire_n0lOii_dataout, wire_n0ll1l_dataout, wire_n0l0lO_dataout, wire_n0l1ii_dataout, wire_n0iO1l_dataout, wire_n0iilO_dataout, wire_n0i0ii_dataout, wire_n0i11l_dataout}),
	.o(wire_n00lOi_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lOi.width_data = 16,
		n00lOi.width_sel = 4;
	oper_mux   n00lOl
	( 
	.data({{5{n1lO0l}}, wire_n0Olil_dataout, wire_n0Oi1O_dataout, wire_n0O1Oi_dataout, wire_n0lOil_dataout, wire_n0ll1O_dataout, wire_n0l0Oi_dataout, wire_n0l1il_dataout, wire_n0iO1O_dataout, wire_n0iiOi_dataout, wire_n0i0il_dataout, wire_n0i11O_dataout}),
	.o(wire_n00lOl_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lOl.width_data = 16,
		n00lOl.width_sel = 4;
	oper_mux   n00lOO
	( 
	.data({{5{n1lO0l}}, wire_n0OliO_dataout, wire_n0Oi0i_dataout, wire_n0O1Ol_dataout, wire_n0lOiO_dataout, wire_n0ll0i_dataout, wire_n0l0Ol_dataout, wire_n0l1iO_dataout, wire_n0iO0i_dataout, wire_n0iiOl_dataout, wire_n0i0iO_dataout, wire_n0i10i_dataout}),
	.o(wire_n00lOO_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00lOO.width_data = 16,
		n00lOO.width_sel = 4;
	oper_mux   n00O1i
	( 
	.data({{5{n1lO0l}}, wire_n0Olli_dataout, wire_n0Oi0l_dataout, wire_n0O1OO_dataout, wire_n0lOli_dataout, wire_n0ll0l_dataout, wire_n0l0OO_dataout, wire_n0l1li_dataout, wire_n0iO0l_dataout, wire_n0iiOO_dataout, wire_n0i0li_dataout, wire_n0i10l_dataout}),
	.o(wire_n00O1i_o),
	.sel({n01ilO, n01ill, n01ili, n01iiO}));
	defparam
		n00O1i.width_data = 16,
		n00O1i.width_sel = 4;
	oper_selector   ni0lii
	( 
	.data({ni0ill, wire_ni0OiO_dataout, 1'b0}),
	.o(wire_ni0lii_o),
	.sel({n10OiO, ni0l1i, ni0iOl}));
	defparam
		ni0lii.width_data = 3,
		ni0lii.width_sel = 3;
	oper_selector   ni0liO
	( 
	.data({wire_ni0Oli_dataout, 1'b0, 1'b1}),
	.o(wire_ni0liO_o),
	.sel({ni0l0O, n10Oli, ni0iOi}));
	defparam
		ni0liO.width_data = 3,
		ni0liO.width_sel = 3;
	oper_selector   ni0lll
	( 
	.data({wire_ni0Oll_dataout, 1'b0, 1'b1}),
	.o(wire_ni0lll_o),
	.sel({ni0l0O, n10Oll, ni0iOl}));
	defparam
		ni0lll.width_data = 3,
		ni0lll.width_sel = 3;
	oper_selector   ni0lOi
	( 
	.data({wire_ni0OlO_dataout, 1'b0, 1'b1}),
	.o(wire_ni0lOi_o),
	.sel({ni0l0O, n10OlO, ni0iOO}));
	defparam
		ni0lOi.width_data = 3,
		ni0lOi.width_sel = 3;
	oper_selector   ni0lOO
	( 
	.data({wire_ni0OOi_dataout, 1'b0, txdata[6]}),
	.o(wire_ni0lOO_o),
	.sel({ni0l0O, n10OOi, ni0l1i}));
	defparam
		ni0lOO.width_data = 3,
		ni0lOO.width_sel = 3;
	oper_selector   ni0O0i
	( 
	.data({wire_ni0OOO_dataout, 1'b1, 1'b0}),
	.o(wire_ni0O0i_o),
	.sel({ni0l0O, ni0l0i, n10OOO}));
	defparam
		ni0O0i.width_data = 3,
		ni0O0i.width_sel = 3;
	oper_selector   ni0O1l
	( 
	.data({wire_ni0OOl_dataout, 1'b0, 1'b1}),
	.o(wire_ni0O1l_o),
	.sel({ni0l0O, n10OOl, ni0l1l}));
	defparam
		ni0O1l.width_data = 3,
		ni0O1l.width_sel = 3;
	oper_selector   ni0Oii
	( 
	.data({wire_nii11l_dataout, 1'b0, (~ txdata[6]), 1'b1}),
	.o(wire_ni0Oii_o),
	.sel({ni0l0O, n1i11i, ni0l1i, ni0ilO}));
	defparam
		ni0Oii.width_data = 4,
		ni0Oii.width_sel = 4;
	assign
		gxb_tx_clkout = {wire_n1lOil_tx_clkout[0]},
		n10O1O = (((tx_std[1] & wire_ni1l0l_dataout) | (tx_std[0] & ((((~ ni10OO) & (~ ni10Ol)) & (~ ni10Oi)) & ni10lO))) | ((~ tx_std[0]) & (((ni10OO & (~ ni10Ol)) & ni10Oi) & (~ ni10lO)))),
		n10OiO = (((((ni0l0O | ni0l0i) | ni0l1l) | ni0iOO) | ni0iOi) | ni0ilO),
		n10Oli = (((((ni0l0i | ni0l1l) | ni0l1i) | ni0iOO) | ni0iOl) | ni0ilO),
		n10Oll = (((((ni0l0i | ni0l1l) | ni0l1i) | ni0iOO) | ni0iOi) | ni0ilO),
		n10OlO = (((((ni0l0i | ni0l1l) | ni0l1i) | ni0iOl) | ni0iOi) | ni0ilO),
		n10OOi = (((((ni0l0i | ni0l1l) | ni0iOO) | ni0iOl) | ni0iOi) | ni0ilO),
		n10OOl = (((((ni0l0i | ni0l1i) | ni0iOO) | ni0iOl) | ni0iOi) | ni0ilO),
		n10OOO = (((((ni0l1l | ni0l1i) | ni0iOO) | ni0iOl) | ni0iOi) | ni0ilO),
		n1i00i = (n1lliO & ni0ilO),
		n1i00l = (n1lliO & ni0iOi),
		n1i00O = (wire_niii0i_dataout ^ niOi1l),
		n1i01i = (wire_nii10i_dataout ^ niilOi),
		n1i01l = (wire_nii11O_dataout ^ niillO),
		n1i0ii = (wire_niii1O_dataout ^ niOi1i),
		n1i0il = (wire_niii1l_dataout ^ niO0OO),
		n1i0iO = (wire_niii1i_dataout ^ niO0Ol),
		n1i0li = (wire_nii0OO_dataout ^ niO0Oi),
		n1i0ll = (wire_nii0Ol_dataout ^ niO0lO),
		n1i0lO = (wire_nii0Oi_dataout ^ niO0ll),
		n1i0Oi = (wire_nii0lO_dataout ^ niO0li),
		n1i0Ol = (wire_nii0ll_dataout ^ niO0iO),
		n1i0OO = (wire_nii0li_dataout ^ niO0il),
		n1i10i = (enable_ln[0] & ni0iOl),
		n1i10l = (enable_ln[0] & ni0iOO),
		n1i10O = (n1llli & ni0ilO),
		n1i11i = ((((ni0l0i | ni0l1l) | ni0iOO) | ni0iOl) | ni0iOi),
		n1i11l = (enable_ln[0] & ni0iOl),
		n1i11O = (enable_ln[0] & ni0iOO),
		n1i1ii = (n1llli & ni0iOi),
		n1i1il = (wire_nii1lO_dataout ^ niiO0O),
		n1i1iO = (wire_nii1ll_dataout ^ niiO0l),
		n1i1li = (wire_nii1li_dataout ^ niiO0i),
		n1i1ll = (wire_nii1iO_dataout ^ niiO1O),
		n1i1lO = (wire_nii1il_dataout ^ niiO1l),
		n1i1Oi = (wire_nii1ii_dataout ^ niiO1i),
		n1i1Ol = (wire_nii10O_dataout ^ niilOO),
		n1i1OO = (wire_nii10l_dataout ^ niilOl),
		n1ii0i = (wire_nii1ll_dataout ^ nl1OOi),
		n1ii0l = (wire_nii1li_dataout ^ nl1OlO),
		n1ii0O = (wire_nii1iO_dataout ^ nl1Oll),
		n1ii1i = (n1ll0O & ni0ilO),
		n1ii1l = (n1ll0O & ni0iOi),
		n1ii1O = (wire_nii1lO_dataout ^ nl1OOl),
		n1iiii = (wire_nii1il_dataout ^ nl1Oli),
		n1iiil = (wire_nii1ii_dataout ^ nl1OiO),
		n1iiiO = (wire_nii10O_dataout ^ nl1Oil),
		n1iili = (wire_nii10l_dataout ^ nl1Oii),
		n1iill = (wire_nii10i_dataout ^ nl1O0O),
		n1iilO = (wire_nii11O_dataout ^ nl1O0l),
		n1iiOl = (n1ll0l & ni0ilO),
		n1iiOO = (n1ll0l & ni0iOi),
		n1il0i = (wire_niii1i_dataout ^ nliiii),
		n1il0l = (wire_nii0OO_dataout ^ nlii0O),
		n1il0O = (wire_nii0Ol_dataout ^ nlii0l),
		n1il1i = (wire_niii0i_dataout ^ nliili),
		n1il1l = (wire_niii1O_dataout ^ nliiiO),
		n1il1O = (wire_niii1l_dataout ^ nliiil),
		n1ilii = (wire_nii0Oi_dataout ^ nlii0i),
		n1ilil = (wire_nii0lO_dataout ^ nlii1O),
		n1iliO = (wire_nii0ll_dataout ^ nlii1l),
		n1illi = (wire_nii0li_dataout ^ nlii1i),
		n1illl = (n1iOiO ^ n1illO),
		n1illO = (n1iOll ^ n1ilOi),
		n1ilOi = (n1l11l ^ n1ilOl),
		n1ilOl = (n1l1li ^ n1ilOO),
		n1ilOO = (n1l01O ^ n1iO1l),
		n1iO0i = (n1l0Oi ^ n1iO0O),
		n1iO0l = (n1li1l ^ (wire_n1i0l_dataout ^ n1l1li)),
		n1iO0O = (n1li1l ^ n1iOil),
		n1iO1i = (n1l0iO ^ (wire_n1iii_dataout ^ n1iOll)),
		n1iO1l = (n1l0iO ^ n1iO0i),
		n1iO1O = (n1l0Oi ^ (wire_n1i0O_dataout ^ n1l11l)),
		n1iOii = (n1liil ^ (wire_n1i0i_dataout ^ n1l01O)),
		n1iOil = (n1liil ^ n1iOli),
		n1iOiO = (n1lilO ^ (wire_n1i1O_dataout ^ n1l0iO)),
		n1iOli = (n1lilO ^ n1iOOl),
		n1iOll = (n1ll1O ^ ((wire_n1i1l_dataout ^ n1l0Oi) ^ (~ (n1iOlO48 ^ n1iOlO47)))),
		n1iOOl = ((n1ll1O ^ n1l1ii) ^ (~ (n1iOOO46 ^ n1iOOO45))),
		n1l00O = ((n1l0li ^ nlO1ll) ^ (~ (n1l0ii30 ^ n1l0ii29))),
		n1l01O = (((wire_n10Ol_dataout ^ n1lilO) ^ nlO1ll) ^ (~ (n1l00i32 ^ n1l00i31))),
		n1l0iO = ((wire_n10Oi_dataout ^ n1ll1O) ^ nlO1lO),
		n1l0li = ((n1li1i ^ nlO1lO) ^ (~ (n1l0ll28 ^ n1l0ll27))),
		n1l0Oi = (((wire_n10lO_dataout ^ nlO1iO) ^ (~ (n1l0Ol26 ^ n1l0Ol25))) ^ nlO1Oi),
		n1l11l = ((((wire_n1i1i_dataout ^ n1li1l) ^ (~ (n1l10l42 ^ n1l10l41))) ^ nlO1iO) ^ (~ (n1l11O44 ^ n1l11O43))),
		n1l1ii = ((n1l1OO ^ nlO1iO) ^ (~ (n1l1il40 ^ n1l1il39))),
		n1l1li = ((((wire_n10OO_dataout ^ n1liil) ^ (~ (n1l1Oi36 ^ n1l1Oi35))) ^ nlO1li) ^ (~ (n1l1ll38 ^ n1l1ll37))),
		n1l1OO = ((n1l00O ^ nlO1li) ^ (~ (n1l01i34 ^ n1l01i33))),
		n1li0l = ((n1lill ^ nlO1Ol) ^ (~ (n1li0O22 ^ n1li0O21))),
		n1li1i = (n1li0l ^ nlO1Oi),
		n1li1l = (((wire_n10ll_dataout ^ nlO1li) ^ (~ (n1li1O24 ^ n1li1O23))) ^ nlO1Ol),
		n1liil = (((wire_n10li_dataout ^ nlO1ll) ^ nlO1OO) ^ (~ (n1liiO20 ^ n1liiO19))),
		n1lill = (n1ll1l ^ nlO1OO),
		n1lilO = ((((wire_n10iO_dataout ^ nlO1lO) ^ (~ (n1liOO16 ^ n1liOO15))) ^ nlO01i) ^ (~ (n1liOi18 ^ n1liOi17))),
		n1ll0i = (nlO01l ^ nlO1il),
		n1ll0l = (enable_crc[0] & wire_n01lO_dataout),
		n1ll0O = ((enable_crc[0] & wire_n01lO_dataout) & (n1llii14 ^ n1llii13)),
		n1ll1l = (n1ll0i ^ nlO01i),
		n1ll1O = ((wire_n10il_dataout ^ nlO1Oi) ^ nlO01l),
		n1lliO = (enable_crc[0] & wire_n01lO_dataout),
		n1llli = ((enable_crc[0] & wire_n01lO_dataout) & (n1llll12 ^ n1llll11)),
		n1lO0l = 1'b0,
		n1lO1l = 1'b1,
		sdi_reconfig_fromgxb = {wire_n1lOil_reconfig_from_xcvr[91:0]},
		sdi_tx = {wire_n1lOil_tx_serial_data[0]},
		tx_status = {(~ wire_n1lOil_pll_locked[0])};
endmodule //t_RT_458_tx_1of1
//synopsys translate_on
//VALID FILE
