(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "/home/user/FPGA/Boards/GateMate/gatemate_ila/p_r_out/ila_top_24-07-11_21-27-20_00")
  (DATE "2024-07-11 21:27:59")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_AND/D///    Pos: x40y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (744:842:940)(757:847:940))
          (PORT IN8 (2619:2852:3090)(2737:2965:3197))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2659:2921:3187)(2772:3014:3261))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x39y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1056:1176:1297)(1056:1159:1266))
          (PORT IN4 (384:438:493)(355:397:441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//ORAND/D    Pos: x41y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1439:1631:1827)(1540:1732:1929))
          (PORT IN7 (1951:2176:2405)(2009:2236:2467))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2445:2667)(2292:2481:2673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1243:1411:1582)(1325:1489:1657))
          (PORT IN2 (931:1051:1176)(971:1082:1197))
          (PORT IN4 (1709:1921:2137)(1785:1993:2207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2445:2667)(2292:2481:2673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:817:921)(724:816:908))
          (PORT IN3 (954:1089:1228)(972:1093:1215))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a4_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2486:2740:3000)(2568:2796:3029))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1220:1378:1540)(1257:1409:1566))
          (PORT IN6 (360:414:469)(360:407:456))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1588:1691)(1507:1596:1687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1581:1767)(1456:1635:1820))
          (PORT IN2 (544:621:700)(532:601:672))
          (PORT IN3 (578:656:735)(583:657:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1588:1691)(1507:1596:1687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x41y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1231:1387:1548)(1227:1362:1502))
          (PORT IN8 (2722:2982:3245)(2862:3118:3378))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2155:2387:2622)(2246:2445:2648))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (943:1068:1196)(943:1059:1177))
          (PORT IN4 (2518:2753:2991)(2634:2861:3092))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2155:2387:2622)(2246:2445:2648))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x36y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:429:492)(337:385:434))
          (PORT IN2 (585:667:750)(593:669:747))
          (PORT IN4 (560:647:736)(567:651:735))
          (PORT IN5 (837:940:1045)(842:933:1025))
          (PORT IN6 (375:438:503)(355:406:458))
          (PORT IN7 (584:667:751)(585:662:740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2275:2496:2721)(2326:2515:2710))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x38y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2619:2912:3209)(2784:3059:3341))
          (PORT IN8 (1011:1164:1319)(1018:1157:1299))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2749:2995:3245)(2840:3072:3309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2429:2698:2971)(2572:2819:3072))
          (PORT IN4 (947:1071:1197)(950:1062:1177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2749:2995:3245)(2840:3072:3309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2496:2742:2992)(2613:2834:3058))
          (PORT IN8 (1185:1330:1477)(1224:1360:1497))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2318:2534:2756)(2420:2630:2845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2319:2543:2770)(2416:2610:2806))
          (PORT IN4 (1192:1335:1483)(1231:1368:1507))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2318:2534:2756)(2420:2630:2845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2255:2502:2754)(2371:2601:2836))
          (PORT IN7 (564:644:727)(557:628:700))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2229:2423:2622)(2309:2493:2679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2067:2290:2518)(2160:2362:2569))
          (PORT IN3 (554:637:721)(545:618:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2229:2423:2622)(2309:2493:2679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x43y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1046:1181:1320)(1060:1186:1315))
          (PORT IN8 (577:660:746)(574:650:727))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1754:1897:2041)(1828:1956:2088))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (547:628:711)(542:617:693))
          (PORT IN4 (583:658:735)(570:633:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1754:1897:2041)(1828:1956:2088))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x41y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2650:2871:3097)(2804:3017:3232))
          (PORT IN8 (2734:2988:3246)(2872:3115:3365))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a15_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2638:2895:3158)(2793:3031:3275))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x37y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1205:1367:1534)(1201:1339:1482))
          (PORT IN4 (2325:2581:2842)(2462:2713:2973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a16_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2244:2489:2739)(2379:2601:2829))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x36y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1171:1309)(1056:1182:1312))
          (PORT IN6 (554:632:712)(545:616:689))
          (PORT IN7 (387:445:504)(378:426:476))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1890:2028:2170)(1930:2053:2181))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (391:453:517)(369:420:471))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1890:2028:2170)(1930:2053:2181))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x36y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2719:2988:3261)(2844:3092:3344))
          (PORT IN8 (1283:1427:1572)(1327:1465:1606))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a18_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2025:2220:2419)(2131:2315:2503))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2533:2778:3026)(2636:2855:3078))
          (PORT IN4 (913:1038:1163)(934:1045:1159))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a18_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2025:2220:2419)(2131:2315:2503))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ICOMP/D    Pos: x39y45
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a20_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1389:1549)(1265:1413:1565))
          (PORT IN2 (532:611:691)(521:593:666))
          (PORT IN4 (1102:1242:1384)(1136:1260:1387))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a20_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2303:2515:2730)(2410:2602:2796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x41y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1090:1231:1374)(1153:1297:1443))
          (PORT IN4 (1079:1223:1370)(1094:1229:1367))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x44y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1042:1191:1343)(1062:1193:1327))
          (PORT IN3 (2236:2423:2614)(2351:2528:2708))
          (PORT IN4 (731:824:920)(729:816:905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2865:3128:3398)(2990:3232:3479))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x44y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1313:1493:1675)(1390:1564:1742))
          (PORT IN5 (1742:1977:2219)(1802:2027:2257))
          (PORT IN6 (1585:1782:1984)(1609:1796:1987))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x43y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1687:1879:2076)(1741:1928:2120))
          (PORT IN6 (1210:1369:1529)(1235:1382:1533))
          (PORT IN8 (568:655:743)(575:657:741))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1961:2107:2257)(2013:2141:2274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1258:1414:1574)(1257:1398:1540))
          (PORT IN4 (752:862:974)(782:892:1005))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a24_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1961:2107:2257)(2013:2141:2274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x35y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1624:1824)(1486:1669:1856))
          (PORT IN8 (1081:1203:1328)(1088:1197:1307))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2169:2385:2605)(2209:2397:2587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x40y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2006:2252:2508)(2101:2342:2590))
          (PORT IN4 (1041:1186:1332)(1054:1193:1335))
          (PORT IN7 (413:472:532)(391:443:496))
          (PORT IN8 (1103:1242:1383)(1132:1268:1407))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a26_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2885:3143:3409)(3013:3249:3491))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a29_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2667:2958:3254)(2843:3130:3420))
          (PORT IN7 (1551:1756:1963)(1604:1789:1980))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a29_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2145:2372:2603)(2273:2496:2722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a29_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2475:2742:3014)(2630:2889:3151))
          (PORT IN3 (925:1045:1168)(932:1046:1161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a29_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2145:2372:2603)(2273:2496:2722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2125:2348:2575)(2237:2447:2663))
          (PORT IN7 (768:876:986)(807:916:1027))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2723:2993:3270)(2840:3099:3364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1933:2132:2335)(2023:2206:2394))
          (PORT IN3 (785:891:999)(820:926:1034))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2723:2993:3270)(2840:3099:3364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x39y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2423:2693:2969)(2553:2811:3075))
          (PORT IN8 (2086:2341:2599)(2221:2460:2703))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2513:2757:3006)(2645:2877:3116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2240:2487:2739)(2348:2577:2811))
          (PORT IN4 (1366:1549:1738)(1392:1567:1747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2513:2757:3006)(2645:2877:3116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x35y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (933:1047:1165)(915:1012:1111))
          (PORT IN4 (1881:2062:2246)(1973:2147:2324))
          (PORT IN5 (1467:1644:1827)(1489:1647:1809))
          (PORT IN6 (379:432:487)(352:394:438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2317:2566:2819)(2428:2651:2878))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1364:1548:1735)(1388:1563:1741))
          (PORT IN4 (756:862:969)(789:896:1005))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2555:2806:3062)(2664:2890:3122))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x44y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (528:612:697)(499:567:635))
          (PORT IN2 (512:588:666)(487:551:616))
          (PORT IN3 (1125:1286:1451)(1170:1328:1488))
          (PORT IN4 (1370:1560:1752)(1387:1565:1746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x40y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2261:2511:2766)(2381:2614:2852))
          (PORT IN8 (1939:2181:2428)(2028:2258:2493))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2792:3040:3295)(2890:3121:3358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2070:2296:2527)(2165:2370:2579))
          (PORT IN4 (1279:1452:1626)(1327:1496:1669))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2792:3040:3295)(2890:3121:3358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2759:3074:3396)(2914:3224:3541))
          (PORT IN7 (1164:1330:1500)(1168:1317:1470))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a38_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2131:2368:2610)(2230:2452:2680))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2584:2877:3176)(2718:3001:3291))
          (PORT IN3 (1196:1370:1549)(1209:1361:1515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a38_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2131:2368:2610)(2230:2452:2680))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x35y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2350:2572:2796)(2435:2627:2823))
          (PORT IN4 (1553:1751:1953)(1570:1752:1941))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1842:2014:2189)(1929:2087:2248))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2382:2648:2921)(2502:2748:3001))
          (PORT IN2 (902:1029:1159)(930:1050:1172))
          (PORT IN3 (1236:1413:1593)(1289:1460:1634))
          (PORT IN4 (1040:1186:1335)(1025:1143:1264))
          (PORT IN5 (905:1024:1146)(953:1064:1178))
          (PORT IN6 (1277:1462:1651)(1287:1453:1626))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3014:3309:3611)(3130:3403:3680))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x33y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1276:1426:1579)(1268:1393:1524))
          (PORT IN4 (2711:3018:3330)(2893:3193:3500))
          (PORT IN5 (1361:1547:1736)(1440:1622:1806))
          (PORT IN6 (1571:1772:1980)(1624:1812:2004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1993:2210:2430)(2071:2258:2449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x39y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (563:648:734)(562:636:712))
          (PORT IN4 (2726:2999:3276)(2831:3089:3352))
          (PORT IN5 (946:1079:1214)(970:1087:1209))
          (PORT IN6 (1123:1262:1404)(1147:1277:1410))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1992:2196:2403)(2081:2260:2443))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a46_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1034:1167:1303)(1050:1174:1302))
          (PORT IN4 (855:960:1067)(831:916:1003))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1528:1615)(1488:1564:1641))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x45y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (798:905:1015)(822:930:1040))
          (PORT IN8 (792:889:987)(814:905:999))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a48_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1514:1633:1754)(1554:1660:1767))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1470:1652:1838)(1467:1628:1792))
          (PORT IN4 (986:1107:1229)(1030:1150:1274))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a48_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1514:1633:1754)(1554:1660:1767))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x43y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1233:1395:1559)(1270:1426:1585))
          (PORT IN8 (714:826:939)(721:819:919))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1637:1766:1896)(1652:1761:1873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a50_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1211:1368:1529)(1242:1393:1549))
          (PORT IN4 (917:1044:1173)(953:1077:1202))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1637:1766:1896)(1652:1761:1873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/D///    Pos: x39y46
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (946:1063:1185)(986:1102:1221))
          (PORT IN2 (365:425:486)(343:390:439))
          (PORT IN6 (921:1023:1127)(928:1021:1117))
          (PORT IN8 (910:1038:1169)(940:1062:1186))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2843:3118:3400)(2951:3213:3480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D//ORAND/D    Pos: x43y40
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1101:1254:1411)(1153:1303:1457))
          (PORT IN6 (574:653:733)(563:633:705))
          (PORT IN8 (753:847:943)(777:864:955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1697:1817:1937)(1771:1871:1974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a53_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1272:1432:1596)(1307:1458:1611))
          (PORT IN2 (383:438:494)(351:393:437))
          (PORT IN4 (946:1064:1185)(994:1110:1231))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1697:1817:1937)(1771:1871:1974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x39y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1106:1241:1380)(1109:1235:1364))
          (PORT IN8 (1278:1441:1606)(1290:1439:1590))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2018:2189:2365)(2083:2232:2385))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1277:1423:1573)(1292:1422:1553))
          (PORT IN4 (1213:1382:1552)(1242:1407:1575))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2018:2189:2365)(2083:2232:2385))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x46y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1104:1243:1385)(1152:1282:1415))
          (PORT IN8 (741:846:953)(773:881:990))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1833:1970:2110)(1880:1992:2108))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1116:1258:1404)(1132:1270:1411))
          (PORT IN4 (921:1049:1179)(974:1109:1246))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1833:1970:2110)(1880:1992:2108))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (551:639:728)(548:620:693))
          (PORT IN8 (956:1083:1211)(998:1116:1235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2662:2934:3212)(2745:2993:3245))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x39y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1043:1176:1312)(1057:1177:1301))
          (PORT IN6 (1620:1827:2041)(1700:1909:2121))
          (PORT IN7 (394:451:510)(387:438:490))
          (PORT IN8 (1209:1367:1526)(1239:1394:1550))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x33y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1401:1589:1782)(1421:1601:1786))
          (PORT IN4 (554:637:721)(537:601:667))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2663:2935:3212)(2744:2992:3243))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x33y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (392:448:504)(369:414:460))
          (PORT IN8 (1101:1250:1403)(1160:1304:1451))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2328:2541:2760)(2431:2628:2831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x41y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (563:638:716)(561:626:692))
          (PORT IN8 (1093:1248:1406)(1132:1269:1409))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1456:1556:1658)(1473:1562:1654))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a61_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1583:1749)(1500:1656:1813))
          (PORT IN4 (1284:1462:1644)(1345:1510:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1456:1556:1658)(1473:1562:1654))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x37y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1626:1825:2029)(1658:1837:2023))
          (PORT IN4 (2299:2535:2775)(2385:2605:2831))
          (PORT IN5 (962:1109:1259)(980:1110:1242))
          (PORT IN6 (756:853:952)(765:851:939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2146:2371:2599)(2240:2441:2645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x37y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (896:1024:1154)(885:1001:1118))
          (PORT IN5 (1245:1391:1540)(1264:1399:1536))
          (PORT IN6 (1091:1227:1366)(1112:1239:1370))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x36y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2829:3143:3463)(3020:3332:3648))
          (PORT IN8 (1080:1205:1332)(1111:1224:1338))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1962:2165:2372)(2067:2263:2462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2649:2939:3235)(2816:3101:3389))
          (PORT IN4 (1364:1526:1692)(1388:1544:1701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1962:2165:2372)(2067:2263:2462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2383:2629:2878)(2526:2756:2992))
          (PORT IN7 (1461:1656:1855)(1488:1669:1855))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2026:2225:2426)(2110:2289:2471))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2195:2418:2643)(2316:2518:2725))
          (PORT IN3 (965:1086:1212)(954:1066:1180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2026:2225:2426)(2110:2289:2471))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x35y37
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (656:742:831)(666:746:828))
          (PORT IN2 (1268:1429:1593)(1296:1453:1614))
          (PORT IN4 (552:635:721)(542:617:694))
          (PORT IN8 (2203:2413:2628)(2329:2528:2730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1944:2136:2330)(2042:2212:2387))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x38y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1390:1559:1733)(1471:1638:1807))
          (PORT IN6 (1345:1523:1704)(1369:1537:1709))
          (PORT IN8 (548:625:705)(547:617:688))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a71_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (969:1097:1227)(969:1077:1189))
          (PORT IN5 (405:462:519)(392:441:491))
          (PORT IN6 (711:813:918)(739:837:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b/D///    Pos: x35y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1378:1542:1712)(1360:1510:1663))
          (PORT IN4 (2156:2358:2565)(2278:2472:2671))
          (PORT IN5 (1500:1696:1897)(1583:1776:1973))
          (PORT IN6 (365:421:478)(337:381:426))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2726:3000:3280)(2850:3103:3362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D//AND/D    Pos: x41y49
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1066:1219:1373)(1113:1260:1409))
          (PORT IN6 (384:444:504)(364:411:460))
          (PORT IN8 (1089:1234:1382)(1150:1290:1435))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1884:2030:2180)(1906:2034:2166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:477:538)(383:428:474))
          (PORT IN2 (749:847:947)(759:845:934))
          (PORT IN3 (419:484:551)(383:433:484))
          (PORT IN4 (1291:1461:1634)(1373:1541:1715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1884:2030:2180)(1906:2034:2166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//ICOMP/D    Pos: x41y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1293:1468:1646)(1364:1536:1709))
          (PORT IN8 (2741:2996:3256)(2885:3139:3396))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2105:2326:2550)(2186:2380:2579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a74_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1091:1241:1393)(1139:1282:1426))
          (PORT IN2 (582:659:739)(574:645:717))
          (PORT IN4 (2543:2774:3009)(2667:2893:3122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2105:2326:2550)(2186:2380:2579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x36y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1604:1809:2019)(1611:1797:1988))
          (PORT IN8 (932:1050:1171)(967:1082:1199))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1355:1456:1560)(1404:1493:1584))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (560:632:705)(558:619:682))
          (PORT IN4 (1116:1258:1403)(1172:1315:1460))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1355:1456:1560)(1404:1493:1584))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x34y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2581:2832:3085)(2696:2918:3144))
          (PORT IN3 (1413:1593:1775)(1475:1652:1833))
          (PORT IN7 (558:648:738)(554:628:704))
          (PORT IN8 (1240:1418:1599)(1305:1477:1654))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1537:1653:1771)(1591:1699:1809))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (366:421:476)(348:391:434))
          (PORT IN2 (418:476:535)(399:447:497))
          (PORT IN4 (589:671:753)(587:657:730))
          (PORT IN5 (1167:1303:1441)(1215:1341:1470))
          (PORT IN6 (1306:1477:1651)(1348:1511:1679))
          (PORT IN7 (603:677:752)(601:665:730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2166:2381:2602)(2206:2393:2582))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x42y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1154:1298:1446)(1177:1321:1469))
          (PORT IN8 (1112:1233:1357)(1119:1227:1339))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a82_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1564:1679:1796)(1579:1679:1781))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (389:445:502)(390:439:490))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a82_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1564:1679:1796)(1579:1679:1781))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x35y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:857:960)(767:857:949))
          (PORT IN7 (410:471:532)(394:444:495))
          (PORT IN8 (525:602:681)(518:585:653))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1571:1710:1850)(1596:1718:1842))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x45y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (378:435:492)(379:428:478))
          (PORT IN7 (1555:1739:1929)(1586:1759:1938))
          (PORT IN8 (731:848:965)(748:849:954))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1386:1480:1575)(1429:1513:1597))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x39y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a90_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:644:739)(520:588:657))
          (PORT IN2 (383:439:496)(353:395:437))
          (PORT IN4 (1023:1177:1332)(1019:1154:1291))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1367:1477:1590)(1398:1504:1612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x41y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (986:1127:1273)(991:1117:1247))
          (PORT IN5 (1070:1209:1349)(1081:1206:1334))
          (PORT IN6 (384:443:504)(355:401:448))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2347:2585:2827)(2438:2664:2895))
          (PORT EN (1588:1772:1958)(1653:1825:1998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x44y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1534:1748:1966)(1565:1769:1977))
          (PORT IN5 (561:639:717)(547:617:690))
          (PORT IN7 (1204:1365:1527)(1222:1380:1542))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2702:2969:3241)(2830:3068:3312))
          (PORT EN (744:831:918)(737:814:892))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x45y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (702:803:907)(696:788:881))
          (PORT IN5 (1270:1419:1570)(1291:1423:1560))
          (PORT IN7 (545:626:709)(532:600:671))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2535:2768:3006)(2655:2874:3097))
          (PORT EN (900:1022:1146)(898:1007:1119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x40y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1128:1284:1442)(1182:1327:1474))
          (PORT IN6 (567:653:741)(549:622:696))
          (PORT IN8 (1269:1437:1608)(1304:1470:1640))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a95_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2907:3166:3432)(3034:3271:3515))
          (PORT EN (954:1074:1197)(945:1058:1173))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x39y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (540:633:726)(540:616:695))
          (PORT IN6 (1245:1421:1597)(1256:1421:1590))
          (PORT IN8 (1292:1454:1621)(1310:1465:1624))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2641:2898:3162)(2698:2919:3144))
          (PORT EN (955:1068:1184)(943:1045:1151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x42y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1060:1215:1374)(1128:1281:1437))
          (PORT IN5 (730:840:952)(731:830:931))
          (PORT IN7 (735:843:954)(743:841:943))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a97_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2396:2618:2841)(2520:2720:2923))
          (PORT EN (976:1090:1208)(971:1077:1185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x40y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (724:834:947)(744:844:947))
          (PORT IN5 (850:964:1082)(826:917:1011))
          (PORT IN7 (755:856:958)(763:851:940))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a98_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2894:3190:3487)(3067:3343:3625))
          (PORT EN (979:1094:1213)(966:1072:1180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x39y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (594:664:736)(602:664:728))
          (PORT IN6 (564:650:736)(537:602:667))
          (PORT IN8 (899:1025:1152)(911:1028:1147))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2650:2906:3165)(2752:2987:3224))
          (PORT EN (745:843:941)(712:789:869))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x39y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (616:688:762)(622:687:754))
          (PORT IN6 (1316:1488:1664)(1369:1536:1707))
          (PORT IN8 (930:1058:1187)(965:1086:1209))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2376:2596:2819)(2487:2685:2886))
          (PORT EN (952:1073:1197)(937:1044:1152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x42y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (602:681:760)(607:676:746))
          (PORT IN8 (377:438:499)(368:421:475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a101_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1456:1557:1659)(1476:1566:1658))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x47y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (580:667:755)(585:667:750))
          (PORT IN8 (1421:1591:1765)(1443:1601:1763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1850:1998:2149)(1896:2028:2164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2171:2390:2613)(2303:2512:2726))
          (PORT IN7 (938:1079:1220)(968:1100:1235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2550:2784:3024)(2647:2872:3103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1982:2177:2375)(2089:2270:2455))
          (PORT IN3 (951:1085:1222)(982:1107:1235))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2550:2784:3024)(2647:2872:3103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:1017:1146)(906:1023:1140))
          (PORT IN3 (574:654:734)(561:628:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1401:1505:1610)(1448:1536:1627))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x35y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2256:2505:2756)(2373:2595:2822))
          (PORT IN3 (913:1051:1192)(928:1048:1171))
          (PORT IN5 (1300:1483:1669)(1358:1533:1711))
          (PORT IN6 (722:830:941)(714:808:905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1357:1449:1542)(1394:1474:1556))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1010:1154:1301)(1058:1197:1337))
          (PORT IN4 (1066:1221:1379)(1115:1259:1407))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2852:3122:3399)(2952:3199:3450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:645:726)(561:633:708))
          (PORT IN4 (530:611:693)(526:601:677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a109_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1667:1779:1895)(1714:1809:1907))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1066:1201:1339)(1075:1197:1322))
          (PORT IN8 (1065:1217:1371)(1103:1239:1379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1651:1777:1904)(1672:1779:1889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1510:1711:1914)(1567:1758:1951))
          (PORT IN4 (1260:1436:1614)(1322:1485:1653))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1651:1777:1904)(1672:1779:1889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x44y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1023:1136)(914:1013:1116))
          (PORT IN7 (1596:1781:1971)(1624:1808:1997))
          (PORT IN8 (1265:1416:1571)(1298:1433:1572))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2546:2779:3016)(2689:2905:3126))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x34y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1772:1994)(1605:1806:2010))
          (PORT IN4 (572:657:744)(570:645:722))
          (PORT IN7 (1459:1665:1875)(1558:1768:1982))
          (PORT IN8 (1664:1884:2111)(1758:1980:2206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2637:2873:3114)(2738:2955:3174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x39y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (365:425:486)(342:390:440))
          (PORT IN8 (1383:1540:1701)(1465:1617:1771))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2023:2177)(1936:2067:2201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1397:1581:1768)(1443:1621:1800))
          (PORT IN4 (1560:1740:1925)(1661:1841:2023))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2023:2177)(1936:2067:2201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1110:1268:1428)(1147:1293:1442))
          (PORT IN7 (747:850:957)(754:850:948))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1447:1576:1707)(1479:1585:1695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x37y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2838:3077:3318)(2997:3217:3441))
          (PORT IN6 (893:1014:1138)(917:1036:1156))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a116_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1439:1530:1623)(1463:1543:1625))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x36y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1222:1361:1503)(1254:1383:1516))
          (PORT IN6 (1346:1446:1549)(1391:1477:1564))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1355:1456:1560)(1404:1493:1584))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (732:833:936)(749:848:950))
          (PORT IN2 (2925:3170:3423)(3027:3233:3443))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a118_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1379:1472:1568)(1407:1487:1569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x38y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (783:890:999)(787:884:984))
          (PORT IN8 (1740:1963:2190)(1824:2033:2246))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1569:1696:1826)(1611:1715:1822))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x44y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1262:1415:1573)(1283:1426:1574))
          (PORT IN6 (917:1029:1144)(951:1056:1163))
          (PORT IN8 (1543:1746:1951)(1608:1816:2027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x37y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:849:962)(716:808:902))
          (PORT IN5 (1047:1187:1330)(1035:1156:1282))
          (PORT IN6 (1615:1828:2045)(1692:1906:2126))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND/D///    Pos: x37y37
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:671:758)(599:681:765))
          (PORT IN2 (1088:1226:1365)(1103:1228:1354))
          (PORT IN3 (925:1065:1207)(946:1076:1209))
          (PORT IN4 (1311:1475:1643)(1388:1544:1703))
          (PORT IN8 (2430:2676:2927)(2563:2795:3032))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a126_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2109:2335:2565)(2197:2389:2587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x35y47
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1377:1531)(1230:1372:1515))
          (PORT IN4 (1435:1620:1810)(1451:1621:1798))
          (PORT IN7 (588:672:758)(587:666:748))
          (PORT IN8 (371:427:484)(349:394:439))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x36y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1164:1342:1523)(1173:1331:1492))
          (PORT IN7 (388:445:503)(377:425:473))
          (PORT IN8 (767:868:971)(779:875:971))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1379:1472:1568)(1407:1487:1569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x38y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (971:1093:1216)(1002:1120:1242))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (974:1100:1226)(1008:1128:1251))
          (PORT IN7 (971:1093:1216)(1002:1120:1242))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1673:1893:2118)(1713:1910:2113))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1295:1476:1658)(1336:1514:1698))
          (PORT IN8 (1673:1893:2118)(1713:1910:2113))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1235:1392:1554)(1277:1426:1580))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1421:1584)(1305:1455:1608))
          (PORT IN5 (1235:1392:1554)(1277:1426:1580))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (554:638:724)(547:624:702))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (564:643:724)(556:625:696))
          (PORT IN6 (554:638:724)(547:624:702))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (719:831:944)(727:827:930))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (741:852:965)(752:849:948))
          (PORT IN8 (719:831:944)(727:827:930))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1430:1619:1814)(1453:1619:1791))
          (PORT IN8 (1722:1898:2081)(1757:1925:2095))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a140_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1374:1529:1687)(1391:1532:1675))
          (PORT IN5 (1430:1619:1814)(1453:1619:1791))
          (PORT IN8 (1722:1898:2081)(1757:1925:2095))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (751:857:965)(768:865:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1075:1222:1372)(1107:1248:1391))
          (PORT IN8 (751:857:965)(768:865:963))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1059:1213:1371)(1095:1231:1371))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1581:1797:2020)(1620:1821:2027))
          (PORT IN7 (1059:1213:1371)(1095:1231:1371))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x38y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (789:882:978)(802:883:966))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (781:875:971)(793:873:954))
          (PORT IN5 (789:882:978)(802:883:966))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1248:1412:1580)(1247:1383:1524))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1430:1625:1823)(1477:1667:1861))
          (PORT IN8 (1248:1412:1580)(1247:1383:1524))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (937:1043:1152)(968:1065:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (943:1053:1163)(972:1070:1170))
          (PORT IN6 (937:1043:1152)(968:1065:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1531:1718:1907)(1598:1783:1969))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1716:1906)(1605:1790:1977))
          (PORT IN6 (1531:1718:1907)(1598:1783:1969))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x43y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1058:1189:1324)(1077:1201:1327))
          (PORT IN8 (1198:1361:1528)(1227:1389:1556))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (910:1036:1163)(936:1049:1165))
          (PORT IN6 (1058:1189:1324)(1077:1201:1327))
          (PORT IN8 (1198:1361:1528)(1227:1389:1556))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x43y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (574:665:756)(553:625:699))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1394:1586:1783)(1421:1603:1786))
          (PORT IN8 (574:665:756)(553:625:699))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x43y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1342:1517:1695)(1371:1543:1720))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1088:1240:1395)(1136:1277:1422))
          (PORT IN7 (1342:1517:1695)(1371:1543:1720))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x43y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (945:1073:1205)(975:1098:1222))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1073:1214)(942:1067:1197))
          (PORT IN6 (945:1073:1205)(975:1098:1222))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x42y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (721:825:930)(746:843:943))
          (PORT IN8 (1366:1563:1767)(1397:1582:1770))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1225:1352)(1101:1211:1322))
          (PORT IN5 (721:825:930)(746:843:943))
          (PORT IN8 (1366:1563:1767)(1397:1582:1770))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (792:887:984)(810:898:988))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (884:1005:1129)(874:984:1097))
          (PORT IN8 (792:887:984)(810:898:988))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (904:1026:1151)(953:1068:1186))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1086:1229:1372)(1110:1246:1386))
          (PORT IN6 (904:1026:1151)(953:1068:1186))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1053:1184:1319)(1048:1163:1280))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1612:1815:2023)(1685:1892:2106))
          (PORT IN6 (1053:1184:1319)(1048:1163:1280))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x45y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (737:838:941)(753:847:941))
          (PORT IN7 (586:670:755)(588:668:748))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1326:1508:1692)(1356:1520:1687))
          (PORT IN6 (737:838:941)(753:847:941))
          (PORT IN7 (586:670:755)(588:668:748))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (744:844:946)(760:849:941))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (742:842:943)(757:848:942))
          (PORT IN5 (744:844:946)(760:849:941))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1487:1693:1904)(1574:1781:1993))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (962:1083:1206)(1006:1124:1242))
          (PORT IN5 (1487:1693:1904)(1574:1781:1993))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (934:1069:1207)(957:1082:1210))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1118:1269:1423)(1151:1297:1445))
          (PORT IN5 (934:1069:1207)(957:1082:1210))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x44y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (900:1006:1112)(897:994:1092))
          (PORT IN7 (928:1067:1209)(937:1069:1204))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a182_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (921:1056:1193)(942:1068:1198))
          (PORT IN5 (900:1006:1112)(897:994:1092))
          (PORT IN7 (928:1067:1209)(937:1069:1204))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x44y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (928:1053:1178)(963:1082:1204))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1102:1245:1392)(1122:1261:1403))
          (PORT IN8 (928:1053:1178)(963:1082:1204))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x44y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (565:646:728)(559:627:697))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1401:1571:1747)(1395:1551:1711))
          (PORT IN7 (565:646:728)(559:627:697))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x44y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1060:1201:1345)(1097:1234:1373))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (932:1067:1202)(964:1087:1214))
          (PORT IN8 (1060:1201:1345)(1097:1234:1373))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a192)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH CLK1_0 GLB0 (2042:2040:2039)(2024:2022:2021))
          (IOPATH CLK1_0 GLB1 (2685:2687:2689)(2710:2711:2713))
          (IOPATH CLK1_90 GLB1 (2546:2546:2547)(2530:2531:2532))
          (IOPATH CLK1_180 GLB1 (2651:2687:2724)(2636:2684:2732))
          (IOPATH CLK1_270 GLB1 (2666:2729:2792)(2649:2723:2797))
    )))
 // C_///AND/D    Pos: x34y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (748:845:942)(766:853:942))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a211_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2479:2707:2940)(2532:2734:2940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x39y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1590:1796:2007)(1668:1874:2087))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1367:1477:1590)(1398:1504:1612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x37y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1256:1437:1623)(1327:1507:1689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a272_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1563:1688:1816)(1604:1708:1814))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x36y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (765:868:974)(791:895:1000))
          (PORT IN4 (1095:1236:1380)(1141:1286:1435))
          (PORT IN5 (376:437:500)(346:398:450))
          (PORT IN7 (531:617:703)(511:578:647))
          (PORT IN8 (912:1002:1093)(933:1007:1083))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a308)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x21y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a309)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x25y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a310)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x23y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a311)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x107y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a312)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x19y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a313)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a314)
    )
 // CC_PLL    Pos: x34y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a315)
    )
 // FPGA_RAM    Pos: x33y33
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a316)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[2] DOB[22] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[21] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[20] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[22] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[21] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[20] (2362:2657:2953)(2338:2647:2957))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge CLKB[2]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (posedge CLKB[2]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[39]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[39]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (WIDTH (negedge CLKB[2]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[2]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK1) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (485:485:485)) // merged_entry: 14
        ))
 // C_MX2b////    Pos: x40y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (578:654:730)(558:619:682))
          (PORT IN5 (1359:1522:1688)(1413:1574:1737))
          (PORT IN6 (757:861:967)(752:842:936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_/RAM_I1///    Pos: x45y128
 // C_///AND/    Pos: x35y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1135:1277:1423)(1174:1309:1445))
          (PORT IN4 (946:1048:1152)(954:1047:1144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a321)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
          (IOPATH CLK0 PCLK1 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_MX2b////    Pos: x43y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1128:1284:1442)(1183:1330:1480))
          (PORT IN5 (1326:1492:1663)(1340:1482:1628))
          (PORT IN6 (1894:2104:2319)(1918:2100:2290))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x35y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1392:1575:1763)(1441:1621:1806))
          (PORT IN5 (576:661:748)(585:665:746))
          (PORT IN7 (719:829:940)(725:825:928))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x46y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:453:525)(354:406:459))
          (PORT IN5 (1435:1613:1796)(1486:1661:1840))
          (PORT IN6 (575:657:740)(591:671:752))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x46y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (881:1002:1126)(922:1042:1164))
          (PORT IN5 (1092:1240:1392)(1115:1243:1375))
          (PORT IN6 (384:441:500)(357:399:443))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (864:990:1118)(880:996:1114))
          (PORT IN5 (1248:1407:1569)(1258:1406:1557))
          (PORT IN6 (434:492:550)(421:471:522))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1023:1182:1344)(1037:1179:1323))
          (PORT IN5 (1108:1258:1410)(1152:1296:1444))
          (PORT IN6 (945:1063:1183)(954:1072:1191))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x41y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1211:1383:1558)(1253:1421:1592))
          (PORT IN5 (1290:1447:1610)(1314:1467:1624))
          (PORT IN6 (1307:1472:1638)(1338:1504:1674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x41y43
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1120:1270:1423)(1154:1306:1460))
          (PORT IN6 (1034:1180:1328)(1093:1235:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x42y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1073:1207)(973:1093:1216))
          (PORT IN5 (948:1064:1184)(945:1052:1160))
          (PORT IN6 (861:990:1120)(873:992:1115))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_////RAM_I2    Pos: x1y66
 // C_MX2b////    Pos: x42y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:438:495)(350:393:438))
          (PORT IN5 (1064:1195:1332)(1068:1195:1324))
          (PORT IN6 (953:1084:1218)(971:1098:1227))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:858:968)(787:895:1005))
          (PORT IN7 (1490:1664:1840)(1544:1712:1886))
          (PORT IN8 (535:611:688)(531:596:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x33y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1358:1537:1720)(1429:1597:1768))
          (PORT IN5 (575:660:747)(553:624:697))
          (PORT IN6 (914:1042:1173)(944:1066:1190))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x36y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1108:1254:1405)(1165:1304:1444))
          (PORT IN5 (570:658:747)(552:625:701))
          (PORT IN6 (1488:1642:1799)(1527:1674:1824))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x41y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1045:1177:1311)(1025:1136:1250))
          (PORT IN5 (1305:1450:1600)(1325:1459:1597))
          (PORT IN6 (692:787:884)(724:817:911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x30y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1393:1569:1750)(1467:1644:1823))
          (PORT IN5 (1688:1904:2127)(1760:1976:2196))
          (PORT IN6 (1241:1385:1532)(1287:1419:1554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x42y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:638:718)(540:608:679))
          (PORT IN7 (922:1057:1195)(943:1071:1201))
          (PORT IN8 (1081:1204:1331)(1100:1220:1342))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x43y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (874:1014:1155)(871:997:1123))
          (PORT IN5 (801:900:1001)(827:922:1018))
          (PORT IN6 (961:1086:1213)(1018:1144:1272))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///OR/    Pos: x34y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (747:861:978)(735:826:921))
          (PORT IN3 (580:657:737)(564:626:690))
          (PORT IN4 (384:448:513)(378:436:494))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x35y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2027:2231:2441)(2118:2299:2484))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a342_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x27y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1278:1426:1579)(1306:1445:1587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a343_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x39y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:632:716)(536:606:678))
          (PORT IN4 (1530:1719:1914)(1581:1760:1940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x43y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:657:746)(574:656:741))
          (PORT IN7 (396:453:511)(389:438:488))
          (PORT IN8 (756:858:960)(768:860:955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (817:925:1034)(791:876:964))
          (PORT IN7 (618:707:796)(606:687:769))
          (PORT IN8 (1924:2188:2456)(2012:2269:2533))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1278:1417:1560)(1338:1465:1597))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a350_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1589:1769:1953)(1650:1818:1990))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a351_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1565:1795:2027)(1614:1848:2085))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a352_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x45y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:822:932)(718:817:920))
          (PORT IN7 (773:871:970)(799:887:978))
          (PORT IN8 (1147:1274:1405)(1171:1293:1417))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (594:670:748)(591:659:727))
          (PORT IN7 (396:455:515)(383:435:489))
          (PORT IN8 (836:943:1053)(832:928:1027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1672:1878)(1557:1768:1983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a355_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x42y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:676:764)(607:692:778))
          (PORT IN7 (1125:1259:1393)(1123:1238:1354))
          (PORT IN8 (370:432:495)(347:397:447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x45y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (572:643:717)(562:623:686))
          (PORT IN6 (758:864:971)(771:870:970))
          (PORT IN8 (1609:1812:2021)(1706:1914:2126))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x36y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1039:1152)(936:1036:1140))
          (PORT IN7 (602:687:772)(597:675:754))
          (PORT IN8 (760:857:957)(788:877:969))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (946:1094:1245)(942:1069:1199))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a359_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x35y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1147:1286:1427)(1160:1286:1414))
          (PORT IN6 (1256:1427:1603)(1324:1497:1674))
          (PORT IN8 (359:414:470)(338:381:425))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x45y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (983:1111:1242)(999:1124:1252))
          (PORT IN7 (592:674:758)(574:645:718))
          (PORT IN8 (1081:1227:1374)(1094:1228:1366))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:469:532)(401:459:518))
          (PORT IN7 (918:1032:1148)(917:1024:1133))
          (PORT IN8 (1098:1245:1394)(1156:1300:1446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1138:1302:1469)(1170:1325:1480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a363_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x28y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1449:1615:1786)(1509:1664:1822))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a365_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x39y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (366:427:490)(335:384:434))
          (PORT IN8 (1180:1356:1535)(1190:1345:1502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x39y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (992:1127:1263)(983:1099:1217))
          (PORT IN5 (938:1057:1179)(943:1059:1175))
          (PORT IN6 (1640:1846:2059)(1694:1901:2113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x40y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1009:1133:1258)(1002:1105:1211))
          (PORT IN7 (752:864:978)(748:849:952))
          (PORT IN8 (937:1058:1181)(989:1109:1230))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x45y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:611:693)(529:603:679))
          (PORT IN5 (1031:1176:1324)(1046:1179:1315))
          (PORT IN6 (534:616:700)(535:609:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x28y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1413:1586:1761)(1489:1661:1836))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a370_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_AND////    Pos: x37y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (750:862:975)(745:838:933))
          (PORT IN8 (525:606:688)(503:566:631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a372_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1683:1904:2126)(1749:1976:2205))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a372_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x42y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (780:878:978)(797:891:986))
          (PORT IN8 (943:1068:1195)(967:1085:1207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x107y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4373:4725:5083)(4633:4969:5314))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a376_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x19y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2445:2682:2924)(2559:2770:2984))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a377_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1435:1612:1794)(1456:1626:1800))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a382_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (556:634:714)(562:637:713))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a383_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (944:1065:1190)(961:1082:1204))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a384_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1457:1637:1819)(1486:1655:1827))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a385_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (924:1041:1159)(911:1007:1105))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a386_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a387_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1077:1226:1379)(1108:1258:1414))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a387_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (767:858:950)(770:845:922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a389_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1018:1163:1311)(1021:1151:1285))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a390_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1474:1654:1840)(1545:1721:1900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a391_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3224:3471:3726)(3397:3622:3853))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a412_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1492:1615:1742)(1528:1643:1760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a413_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3454:3727:4005)(3614:3857:4109))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a414_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_/RAM_I1///    Pos: x34y42
 // C_////RAM_I2    Pos: x34y41
 // C_/RAM_I1///    Pos: x34y41
 // C_////Bridge    Pos: x43y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a433_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2010:2250:2496)(2090:2326:2566))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x39y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a434_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (866:978:1092)(861:954:1050))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x34y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a435_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1441:1625:1814)(1485:1669:1856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x40y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a436_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (963:1083:1204)(1027:1143:1262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x38y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a437_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1079:1227:1377)(1129:1269:1412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x47y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a438_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1265:1436:1611)(1336:1500:1666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x47y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a439_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1412:1564:1718)(1411:1548:1688))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x42y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a440_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1231:1396:1564)(1243:1392:1545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x38y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a441_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1586:1818:2053)(1644:1859:2078))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x44y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a442_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (849:958:1069)(825:914:1007))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x47y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a443_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (873:992:1115)(871:985:1101))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x44y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a444_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (881:1019:1159)(882:1004:1128))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x35y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a445_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1109:1240:1373)(1161:1289:1421))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x44y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a446_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1495:1657:1822)(1513:1667:1823))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x41y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a447_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (405:462:519)(392:441:491))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x48y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a448_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (918:1059:1201)(914:1040:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x40y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a449_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1081:1209)(972:1090:1212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x43y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a450_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (746:852:960)(776:881:988))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x33y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a451_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (376:435:494)(359:403:448))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x43y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a452_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1173:1309:1449)(1203:1327:1454))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x45y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a453_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1482:1647:1815)(1515:1665:1817))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x48y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a454_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (978:1114:1252)(1004:1132:1263))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x39y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a455_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1084:1234:1387)(1122:1257:1396))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x41y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a456_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (921:1042:1166)(940:1046:1156))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x43y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a457_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (984:1111:1240)(1029:1157:1287))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          376/10      1  min:  100  max:  100
//          377/10      1  min:  100  max:  100
