// Generated from .\Verilog2001.g4 by ANTLR 4.7.2
// jshint ignore: start
var antlr4 = require('antlr4/index');

// This class defines a complete listener for a parse tree produced by Verilog2001Parser.
function Verilog2001Listener() {
	antlr4.tree.ParseTreeListener.call(this);
	return this;
}

Verilog2001Listener.prototype = Object.create(antlr4.tree.ParseTreeListener.prototype);
Verilog2001Listener.prototype.constructor = Verilog2001Listener;

// Enter a parse tree produced by Verilog2001Parser#config_declaration.
Verilog2001Listener.prototype.enterConfig_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#config_declaration.
Verilog2001Listener.prototype.exitConfig_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#design_statement.
Verilog2001Listener.prototype.enterDesign_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#design_statement.
Verilog2001Listener.prototype.exitDesign_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#config_rule_statement.
Verilog2001Listener.prototype.enterConfig_rule_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#config_rule_statement.
Verilog2001Listener.prototype.exitConfig_rule_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#default_clause.
Verilog2001Listener.prototype.enterDefault_clause = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#default_clause.
Verilog2001Listener.prototype.exitDefault_clause = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#inst_clause.
Verilog2001Listener.prototype.enterInst_clause = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#inst_clause.
Verilog2001Listener.prototype.exitInst_clause = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#inst_name.
Verilog2001Listener.prototype.enterInst_name = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#inst_name.
Verilog2001Listener.prototype.exitInst_name = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#liblist_clause.
Verilog2001Listener.prototype.enterLiblist_clause = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#liblist_clause.
Verilog2001Listener.prototype.exitLiblist_clause = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#cell_clause.
Verilog2001Listener.prototype.enterCell_clause = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#cell_clause.
Verilog2001Listener.prototype.exitCell_clause = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#use_clause.
Verilog2001Listener.prototype.enterUse_clause = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#use_clause.
Verilog2001Listener.prototype.exitUse_clause = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#source_text.
Verilog2001Listener.prototype.enterSource_text = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#source_text.
Verilog2001Listener.prototype.exitSource_text = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#description.
Verilog2001Listener.prototype.enterDescription = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#description.
Verilog2001Listener.prototype.exitDescription = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_declaration.
Verilog2001Listener.prototype.enterModule_declaration = function(ctx) {

};

// Exit a parse tree produced by Verilog2001Parser#module_declaration.
Verilog2001Listener.prototype.exitModule_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_keyword.
Verilog2001Listener.prototype.enterModule_keyword = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_keyword.
Verilog2001Listener.prototype.exitModule_keyword = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_parameter_port_list.
Verilog2001Listener.prototype.enterModule_parameter_port_list = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_parameter_port_list.
Verilog2001Listener.prototype.exitModule_parameter_port_list = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_ports.
Verilog2001Listener.prototype.enterList_of_ports = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_ports.
Verilog2001Listener.prototype.exitList_of_ports = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_port_declarations.
Verilog2001Listener.prototype.enterList_of_port_declarations = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_port_declarations.
Verilog2001Listener.prototype.exitList_of_port_declarations = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#port.
Verilog2001Listener.prototype.enterPort = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#port.
Verilog2001Listener.prototype.exitPort = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#port_expression.
Verilog2001Listener.prototype.enterPort_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#port_expression.
Verilog2001Listener.prototype.exitPort_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#port_reference.
Verilog2001Listener.prototype.enterPort_reference = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#port_reference.
Verilog2001Listener.prototype.exitPort_reference = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#port_declaration.
Verilog2001Listener.prototype.enterPort_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#port_declaration.
Verilog2001Listener.prototype.exitPort_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_item.
Verilog2001Listener.prototype.enterModule_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_item.
Verilog2001Listener.prototype.exitModule_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_or_generate_item.
Verilog2001Listener.prototype.enterModule_or_generate_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_or_generate_item.
Verilog2001Listener.prototype.exitModule_or_generate_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#non_port_module_item.
Verilog2001Listener.prototype.enterNon_port_module_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#non_port_module_item.
Verilog2001Listener.prototype.exitNon_port_module_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_or_generate_item_declaration.
Verilog2001Listener.prototype.enterModule_or_generate_item_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_or_generate_item_declaration.
Verilog2001Listener.prototype.exitModule_or_generate_item_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parameter_override.
Verilog2001Listener.prototype.enterParameter_override = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parameter_override.
Verilog2001Listener.prototype.exitParameter_override = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#local_parameter_declaration.
Verilog2001Listener.prototype.enterLocal_parameter_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#local_parameter_declaration.
Verilog2001Listener.prototype.exitLocal_parameter_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parameter_declaration.
Verilog2001Listener.prototype.enterParameter_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parameter_declaration.
Verilog2001Listener.prototype.exitParameter_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parameter_declaration_.
Verilog2001Listener.prototype.enterParameter_declaration_ = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parameter_declaration_.
Verilog2001Listener.prototype.exitParameter_declaration_ = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specparam_declaration.
Verilog2001Listener.prototype.enterSpecparam_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specparam_declaration.
Verilog2001Listener.prototype.exitSpecparam_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#inout_declaration.
Verilog2001Listener.prototype.enterInout_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#inout_declaration.
Verilog2001Listener.prototype.exitInout_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#input_declaration.
Verilog2001Listener.prototype.enterInput_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#input_declaration.
Verilog2001Listener.prototype.exitInput_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#output_declaration.
Verilog2001Listener.prototype.enterOutput_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#output_declaration.
Verilog2001Listener.prototype.exitOutput_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_declaration.
Verilog2001Listener.prototype.enterEvent_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_declaration.
Verilog2001Listener.prototype.exitEvent_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#genvar_declaration.
Verilog2001Listener.prototype.enterGenvar_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#genvar_declaration.
Verilog2001Listener.prototype.exitGenvar_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#integer_declaration.
Verilog2001Listener.prototype.enterInteger_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#integer_declaration.
Verilog2001Listener.prototype.exitInteger_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#time_declaration.
Verilog2001Listener.prototype.enterTime_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#time_declaration.
Verilog2001Listener.prototype.exitTime_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#real_declaration.
Verilog2001Listener.prototype.enterReal_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#real_declaration.
Verilog2001Listener.prototype.exitReal_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#realtime_declaration.
Verilog2001Listener.prototype.enterRealtime_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#realtime_declaration.
Verilog2001Listener.prototype.exitRealtime_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#reg_declaration.
Verilog2001Listener.prototype.enterReg_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#reg_declaration.
Verilog2001Listener.prototype.exitReg_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_declaration.
Verilog2001Listener.prototype.enterNet_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_declaration.
Verilog2001Listener.prototype.exitNet_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_type.
Verilog2001Listener.prototype.enterNet_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_type.
Verilog2001Listener.prototype.exitNet_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#output_variable_type.
Verilog2001Listener.prototype.enterOutput_variable_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#output_variable_type.
Verilog2001Listener.prototype.exitOutput_variable_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#real_type.
Verilog2001Listener.prototype.enterReal_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#real_type.
Verilog2001Listener.prototype.exitReal_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#variable_type.
Verilog2001Listener.prototype.enterVariable_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#variable_type.
Verilog2001Listener.prototype.exitVariable_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#drive_strength.
Verilog2001Listener.prototype.enterDrive_strength = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#drive_strength.
Verilog2001Listener.prototype.exitDrive_strength = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#strength0.
Verilog2001Listener.prototype.enterStrength0 = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#strength0.
Verilog2001Listener.prototype.exitStrength0 = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#strength1.
Verilog2001Listener.prototype.enterStrength1 = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#strength1.
Verilog2001Listener.prototype.exitStrength1 = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#charge_strength.
Verilog2001Listener.prototype.enterCharge_strength = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#charge_strength.
Verilog2001Listener.prototype.exitCharge_strength = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delay3.
Verilog2001Listener.prototype.enterDelay3 = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delay3.
Verilog2001Listener.prototype.exitDelay3 = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delay2.
Verilog2001Listener.prototype.enterDelay2 = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delay2.
Verilog2001Listener.prototype.exitDelay2 = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delay_value.
Verilog2001Listener.prototype.enterDelay_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delay_value.
Verilog2001Listener.prototype.exitDelay_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_event_identifiers.
Verilog2001Listener.prototype.enterList_of_event_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_event_identifiers.
Verilog2001Listener.prototype.exitList_of_event_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_net_identifiers.
Verilog2001Listener.prototype.enterList_of_net_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_net_identifiers.
Verilog2001Listener.prototype.exitList_of_net_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_genvar_identifiers.
Verilog2001Listener.prototype.enterList_of_genvar_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_genvar_identifiers.
Verilog2001Listener.prototype.exitList_of_genvar_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_port_identifiers.
Verilog2001Listener.prototype.enterList_of_port_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_port_identifiers.
Verilog2001Listener.prototype.exitList_of_port_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_net_decl_assignments.
Verilog2001Listener.prototype.enterList_of_net_decl_assignments = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_net_decl_assignments.
Verilog2001Listener.prototype.exitList_of_net_decl_assignments = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_param_assignments.
Verilog2001Listener.prototype.enterList_of_param_assignments = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_param_assignments.
Verilog2001Listener.prototype.exitList_of_param_assignments = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_specparam_assignments.
Verilog2001Listener.prototype.enterList_of_specparam_assignments = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_specparam_assignments.
Verilog2001Listener.prototype.exitList_of_specparam_assignments = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_real_identifiers.
Verilog2001Listener.prototype.enterList_of_real_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_real_identifiers.
Verilog2001Listener.prototype.exitList_of_real_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_variable_identifiers.
Verilog2001Listener.prototype.enterList_of_variable_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_variable_identifiers.
Verilog2001Listener.prototype.exitList_of_variable_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_variable_port_identifiers.
Verilog2001Listener.prototype.enterList_of_variable_port_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_variable_port_identifiers.
Verilog2001Listener.prototype.exitList_of_variable_port_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_decl_assignment.
Verilog2001Listener.prototype.enterNet_decl_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_decl_assignment.
Verilog2001Listener.prototype.exitNet_decl_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#param_assignment.
Verilog2001Listener.prototype.enterParam_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#param_assignment.
Verilog2001Listener.prototype.exitParam_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specparam_assignment.
Verilog2001Listener.prototype.enterSpecparam_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specparam_assignment.
Verilog2001Listener.prototype.exitSpecparam_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pulse_control_specparam.
Verilog2001Listener.prototype.enterPulse_control_specparam = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pulse_control_specparam.
Verilog2001Listener.prototype.exitPulse_control_specparam = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#error_limit_value.
Verilog2001Listener.prototype.enterError_limit_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#error_limit_value.
Verilog2001Listener.prototype.exitError_limit_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#reject_limit_value.
Verilog2001Listener.prototype.enterReject_limit_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#reject_limit_value.
Verilog2001Listener.prototype.exitReject_limit_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#limit_value.
Verilog2001Listener.prototype.enterLimit_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#limit_value.
Verilog2001Listener.prototype.exitLimit_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#dimension.
Verilog2001Listener.prototype.enterDimension = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#dimension.
Verilog2001Listener.prototype.exitDimension = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#range_.
Verilog2001Listener.prototype.enterRange_ = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#range_.
Verilog2001Listener.prototype.exitRange_ = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_declaration.
Verilog2001Listener.prototype.enterFunction_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_declaration.
Verilog2001Listener.prototype.exitFunction_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_item_declaration.
Verilog2001Listener.prototype.enterFunction_item_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_item_declaration.
Verilog2001Listener.prototype.exitFunction_item_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_port_list.
Verilog2001Listener.prototype.enterFunction_port_list = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_port_list.
Verilog2001Listener.prototype.exitFunction_port_list = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_port.
Verilog2001Listener.prototype.enterFunction_port = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_port.
Verilog2001Listener.prototype.exitFunction_port = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#range_or_type.
Verilog2001Listener.prototype.enterRange_or_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#range_or_type.
Verilog2001Listener.prototype.exitRange_or_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_declaration.
Verilog2001Listener.prototype.enterTask_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_declaration.
Verilog2001Listener.prototype.exitTask_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_item_declaration.
Verilog2001Listener.prototype.enterTask_item_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_item_declaration.
Verilog2001Listener.prototype.exitTask_item_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_port_list.
Verilog2001Listener.prototype.enterTask_port_list = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_port_list.
Verilog2001Listener.prototype.exitTask_port_list = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_port_item.
Verilog2001Listener.prototype.enterTask_port_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_port_item.
Verilog2001Listener.prototype.exitTask_port_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tf_decl_header.
Verilog2001Listener.prototype.enterTf_decl_header = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tf_decl_header.
Verilog2001Listener.prototype.exitTf_decl_header = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tf_declaration.
Verilog2001Listener.prototype.enterTf_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tf_declaration.
Verilog2001Listener.prototype.exitTf_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_port_type.
Verilog2001Listener.prototype.enterTask_port_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_port_type.
Verilog2001Listener.prototype.exitTask_port_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#block_item_declaration.
Verilog2001Listener.prototype.enterBlock_item_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#block_item_declaration.
Verilog2001Listener.prototype.exitBlock_item_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#block_reg_declaration.
Verilog2001Listener.prototype.enterBlock_reg_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#block_reg_declaration.
Verilog2001Listener.prototype.exitBlock_reg_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_block_variable_identifiers.
Verilog2001Listener.prototype.enterList_of_block_variable_identifiers = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_block_variable_identifiers.
Verilog2001Listener.prototype.exitList_of_block_variable_identifiers = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#block_variable_type.
Verilog2001Listener.prototype.enterBlock_variable_type = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#block_variable_type.
Verilog2001Listener.prototype.exitBlock_variable_type = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#gate_instantiation.
Verilog2001Listener.prototype.enterGate_instantiation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#gate_instantiation.
Verilog2001Listener.prototype.exitGate_instantiation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#cmos_switch_instance.
Verilog2001Listener.prototype.enterCmos_switch_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#cmos_switch_instance.
Verilog2001Listener.prototype.exitCmos_switch_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#enable_gate_instance.
Verilog2001Listener.prototype.enterEnable_gate_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#enable_gate_instance.
Verilog2001Listener.prototype.exitEnable_gate_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#mos_switch_instance.
Verilog2001Listener.prototype.enterMos_switch_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#mos_switch_instance.
Verilog2001Listener.prototype.exitMos_switch_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#n_input_gate_instance.
Verilog2001Listener.prototype.enterN_input_gate_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#n_input_gate_instance.
Verilog2001Listener.prototype.exitN_input_gate_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#n_output_gate_instance.
Verilog2001Listener.prototype.enterN_output_gate_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#n_output_gate_instance.
Verilog2001Listener.prototype.exitN_output_gate_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pass_switch_instance.
Verilog2001Listener.prototype.enterPass_switch_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pass_switch_instance.
Verilog2001Listener.prototype.exitPass_switch_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pass_enable_switch_instance.
Verilog2001Listener.prototype.enterPass_enable_switch_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pass_enable_switch_instance.
Verilog2001Listener.prototype.exitPass_enable_switch_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pull_gate_instance.
Verilog2001Listener.prototype.enterPull_gate_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pull_gate_instance.
Verilog2001Listener.prototype.exitPull_gate_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#name_of_gate_instance.
Verilog2001Listener.prototype.enterName_of_gate_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#name_of_gate_instance.
Verilog2001Listener.prototype.exitName_of_gate_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pulldown_strength.
Verilog2001Listener.prototype.enterPulldown_strength = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pulldown_strength.
Verilog2001Listener.prototype.exitPulldown_strength = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pullup_strength.
Verilog2001Listener.prototype.enterPullup_strength = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pullup_strength.
Verilog2001Listener.prototype.exitPullup_strength = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#enable_terminal.
Verilog2001Listener.prototype.enterEnable_terminal = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#enable_terminal.
Verilog2001Listener.prototype.exitEnable_terminal = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#ncontrol_terminal.
Verilog2001Listener.prototype.enterNcontrol_terminal = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#ncontrol_terminal.
Verilog2001Listener.prototype.exitNcontrol_terminal = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pcontrol_terminal.
Verilog2001Listener.prototype.enterPcontrol_terminal = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pcontrol_terminal.
Verilog2001Listener.prototype.exitPcontrol_terminal = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#input_terminal.
Verilog2001Listener.prototype.enterInput_terminal = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#input_terminal.
Verilog2001Listener.prototype.exitInput_terminal = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#inout_terminal.
Verilog2001Listener.prototype.enterInout_terminal = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#inout_terminal.
Verilog2001Listener.prototype.exitInout_terminal = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#output_terminal.
Verilog2001Listener.prototype.enterOutput_terminal = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#output_terminal.
Verilog2001Listener.prototype.exitOutput_terminal = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#cmos_switchtype.
Verilog2001Listener.prototype.enterCmos_switchtype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#cmos_switchtype.
Verilog2001Listener.prototype.exitCmos_switchtype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#enable_gatetype.
Verilog2001Listener.prototype.enterEnable_gatetype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#enable_gatetype.
Verilog2001Listener.prototype.exitEnable_gatetype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#mos_switchtype.
Verilog2001Listener.prototype.enterMos_switchtype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#mos_switchtype.
Verilog2001Listener.prototype.exitMos_switchtype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#n_input_gatetype.
Verilog2001Listener.prototype.enterN_input_gatetype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#n_input_gatetype.
Verilog2001Listener.prototype.exitN_input_gatetype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#n_output_gatetype.
Verilog2001Listener.prototype.enterN_output_gatetype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#n_output_gatetype.
Verilog2001Listener.prototype.exitN_output_gatetype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pass_en_switchtype.
Verilog2001Listener.prototype.enterPass_en_switchtype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pass_en_switchtype.
Verilog2001Listener.prototype.exitPass_en_switchtype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pass_switchtype.
Verilog2001Listener.prototype.enterPass_switchtype = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pass_switchtype.
Verilog2001Listener.prototype.exitPass_switchtype = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_instantiation.
Verilog2001Listener.prototype.enterModule_instantiation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_instantiation.
Verilog2001Listener.prototype.exitModule_instantiation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parameter_value_assignment.
Verilog2001Listener.prototype.enterParameter_value_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parameter_value_assignment.
Verilog2001Listener.prototype.exitParameter_value_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_parameter_assignments.
Verilog2001Listener.prototype.enterList_of_parameter_assignments = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_parameter_assignments.
Verilog2001Listener.prototype.exitList_of_parameter_assignments = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#ordered_parameter_assignment.
Verilog2001Listener.prototype.enterOrdered_parameter_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#ordered_parameter_assignment.
Verilog2001Listener.prototype.exitOrdered_parameter_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#named_parameter_assignment.
Verilog2001Listener.prototype.enterNamed_parameter_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#named_parameter_assignment.
Verilog2001Listener.prototype.exitNamed_parameter_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_instance.
Verilog2001Listener.prototype.enterModule_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_instance.
Verilog2001Listener.prototype.exitModule_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#name_of_instance.
Verilog2001Listener.prototype.enterName_of_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#name_of_instance.
Verilog2001Listener.prototype.exitName_of_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_port_connections.
Verilog2001Listener.prototype.enterList_of_port_connections = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_port_connections.
Verilog2001Listener.prototype.exitList_of_port_connections = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#ordered_port_connection.
Verilog2001Listener.prototype.enterOrdered_port_connection = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#ordered_port_connection.
Verilog2001Listener.prototype.exitOrdered_port_connection = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#named_port_connection.
Verilog2001Listener.prototype.enterNamed_port_connection = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#named_port_connection.
Verilog2001Listener.prototype.exitNamed_port_connection = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generated_instantiation.
Verilog2001Listener.prototype.enterGenerated_instantiation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generated_instantiation.
Verilog2001Listener.prototype.exitGenerated_instantiation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_item_or_null.
Verilog2001Listener.prototype.enterGenerate_item_or_null = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_item_or_null.
Verilog2001Listener.prototype.exitGenerate_item_or_null = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_item.
Verilog2001Listener.prototype.enterGenerate_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_item.
Verilog2001Listener.prototype.exitGenerate_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_conditional_statement.
Verilog2001Listener.prototype.enterGenerate_conditional_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_conditional_statement.
Verilog2001Listener.prototype.exitGenerate_conditional_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_case_statement.
Verilog2001Listener.prototype.enterGenerate_case_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_case_statement.
Verilog2001Listener.prototype.exitGenerate_case_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#genvar_case_item.
Verilog2001Listener.prototype.enterGenvar_case_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#genvar_case_item.
Verilog2001Listener.prototype.exitGenvar_case_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_loop_statement.
Verilog2001Listener.prototype.enterGenerate_loop_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_loop_statement.
Verilog2001Listener.prototype.exitGenerate_loop_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#genvar_assignment.
Verilog2001Listener.prototype.enterGenvar_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#genvar_assignment.
Verilog2001Listener.prototype.exitGenvar_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_block.
Verilog2001Listener.prototype.enterGenerate_block = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_block.
Verilog2001Listener.prototype.exitGenerate_block = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#continuous_assign.
Verilog2001Listener.prototype.enterContinuous_assign = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#continuous_assign.
Verilog2001Listener.prototype.exitContinuous_assign = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_net_assignments.
Verilog2001Listener.prototype.enterList_of_net_assignments = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_net_assignments.
Verilog2001Listener.prototype.exitList_of_net_assignments = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_assignment.
Verilog2001Listener.prototype.enterNet_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_assignment.
Verilog2001Listener.prototype.exitNet_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#initial_construct.
Verilog2001Listener.prototype.enterInitial_construct = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#initial_construct.
Verilog2001Listener.prototype.exitInitial_construct = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#always_construct.
Verilog2001Listener.prototype.enterAlways_construct = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#always_construct.
Verilog2001Listener.prototype.exitAlways_construct = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#blocking_assignment.
Verilog2001Listener.prototype.enterBlocking_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#blocking_assignment.
Verilog2001Listener.prototype.exitBlocking_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#nonblocking_assignment.
Verilog2001Listener.prototype.enterNonblocking_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#nonblocking_assignment.
Verilog2001Listener.prototype.exitNonblocking_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#procedural_continuous_assignments.
Verilog2001Listener.prototype.enterProcedural_continuous_assignments = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#procedural_continuous_assignments.
Verilog2001Listener.prototype.exitProcedural_continuous_assignments = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_blocking_assignment.
Verilog2001Listener.prototype.enterFunction_blocking_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_blocking_assignment.
Verilog2001Listener.prototype.exitFunction_blocking_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_statement_or_null.
Verilog2001Listener.prototype.enterFunction_statement_or_null = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_statement_or_null.
Verilog2001Listener.prototype.exitFunction_statement_or_null = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_seq_block.
Verilog2001Listener.prototype.enterFunction_seq_block = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_seq_block.
Verilog2001Listener.prototype.exitFunction_seq_block = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#variable_assignment.
Verilog2001Listener.prototype.enterVariable_assignment = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#variable_assignment.
Verilog2001Listener.prototype.exitVariable_assignment = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#par_block.
Verilog2001Listener.prototype.enterPar_block = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#par_block.
Verilog2001Listener.prototype.exitPar_block = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#seq_block.
Verilog2001Listener.prototype.enterSeq_block = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#seq_block.
Verilog2001Listener.prototype.exitSeq_block = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#statement.
Verilog2001Listener.prototype.enterStatement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#statement.
Verilog2001Listener.prototype.exitStatement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#statement_or_null.
Verilog2001Listener.prototype.enterStatement_or_null = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#statement_or_null.
Verilog2001Listener.prototype.exitStatement_or_null = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_statement.
Verilog2001Listener.prototype.enterFunction_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_statement.
Verilog2001Listener.prototype.exitFunction_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delay_or_event_control.
Verilog2001Listener.prototype.enterDelay_or_event_control = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delay_or_event_control.
Verilog2001Listener.prototype.exitDelay_or_event_control = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delay_control.
Verilog2001Listener.prototype.enterDelay_control = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delay_control.
Verilog2001Listener.prototype.exitDelay_control = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#disable_statement.
Verilog2001Listener.prototype.enterDisable_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#disable_statement.
Verilog2001Listener.prototype.exitDisable_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_control.
Verilog2001Listener.prototype.enterEvent_control = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_control.
Verilog2001Listener.prototype.exitEvent_control = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_trigger.
Verilog2001Listener.prototype.enterEvent_trigger = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_trigger.
Verilog2001Listener.prototype.exitEvent_trigger = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_expression.
Verilog2001Listener.prototype.enterEvent_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_expression.
Verilog2001Listener.prototype.exitEvent_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_primary.
Verilog2001Listener.prototype.enterEvent_primary = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_primary.
Verilog2001Listener.prototype.exitEvent_primary = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#procedural_timing_control_statement.
Verilog2001Listener.prototype.enterProcedural_timing_control_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#procedural_timing_control_statement.
Verilog2001Listener.prototype.exitProcedural_timing_control_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#wait_statement.
Verilog2001Listener.prototype.enterWait_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#wait_statement.
Verilog2001Listener.prototype.exitWait_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#conditional_statement.
Verilog2001Listener.prototype.enterConditional_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#conditional_statement.
Verilog2001Listener.prototype.exitConditional_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#if_else_if_statement.
Verilog2001Listener.prototype.enterIf_else_if_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#if_else_if_statement.
Verilog2001Listener.prototype.exitIf_else_if_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_conditional_statement.
Verilog2001Listener.prototype.enterFunction_conditional_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_conditional_statement.
Verilog2001Listener.prototype.exitFunction_conditional_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_if_else_if_statement.
Verilog2001Listener.prototype.enterFunction_if_else_if_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_if_else_if_statement.
Verilog2001Listener.prototype.exitFunction_if_else_if_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#case_statement.
Verilog2001Listener.prototype.enterCase_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#case_statement.
Verilog2001Listener.prototype.exitCase_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#case_item.
Verilog2001Listener.prototype.enterCase_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#case_item.
Verilog2001Listener.prototype.exitCase_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_case_statement.
Verilog2001Listener.prototype.enterFunction_case_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_case_statement.
Verilog2001Listener.prototype.exitFunction_case_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_case_item.
Verilog2001Listener.prototype.enterFunction_case_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_case_item.
Verilog2001Listener.prototype.exitFunction_case_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_loop_statement.
Verilog2001Listener.prototype.enterFunction_loop_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_loop_statement.
Verilog2001Listener.prototype.exitFunction_loop_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#loop_statement.
Verilog2001Listener.prototype.enterLoop_statement = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#loop_statement.
Verilog2001Listener.prototype.exitLoop_statement = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#system_task_enable.
Verilog2001Listener.prototype.enterSystem_task_enable = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#system_task_enable.
Verilog2001Listener.prototype.exitSystem_task_enable = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_enable.
Verilog2001Listener.prototype.enterTask_enable = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_enable.
Verilog2001Listener.prototype.exitTask_enable = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specify_block.
Verilog2001Listener.prototype.enterSpecify_block = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specify_block.
Verilog2001Listener.prototype.exitSpecify_block = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specify_item.
Verilog2001Listener.prototype.enterSpecify_item = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specify_item.
Verilog2001Listener.prototype.exitSpecify_item = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#pulsestyle_declaration.
Verilog2001Listener.prototype.enterPulsestyle_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#pulsestyle_declaration.
Verilog2001Listener.prototype.exitPulsestyle_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#showcancelled_declaration.
Verilog2001Listener.prototype.enterShowcancelled_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#showcancelled_declaration.
Verilog2001Listener.prototype.exitShowcancelled_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#path_declaration.
Verilog2001Listener.prototype.enterPath_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#path_declaration.
Verilog2001Listener.prototype.exitPath_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#simple_path_declaration.
Verilog2001Listener.prototype.enterSimple_path_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#simple_path_declaration.
Verilog2001Listener.prototype.exitSimple_path_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parallel_path_description.
Verilog2001Listener.prototype.enterParallel_path_description = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parallel_path_description.
Verilog2001Listener.prototype.exitParallel_path_description = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#full_path_description.
Verilog2001Listener.prototype.enterFull_path_description = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#full_path_description.
Verilog2001Listener.prototype.exitFull_path_description = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_path_inputs.
Verilog2001Listener.prototype.enterList_of_path_inputs = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_path_inputs.
Verilog2001Listener.prototype.exitList_of_path_inputs = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_path_outputs.
Verilog2001Listener.prototype.enterList_of_path_outputs = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_path_outputs.
Verilog2001Listener.prototype.exitList_of_path_outputs = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specify_input_terminal_descriptor.
Verilog2001Listener.prototype.enterSpecify_input_terminal_descriptor = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specify_input_terminal_descriptor.
Verilog2001Listener.prototype.exitSpecify_input_terminal_descriptor = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specify_output_terminal_descriptor.
Verilog2001Listener.prototype.enterSpecify_output_terminal_descriptor = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specify_output_terminal_descriptor.
Verilog2001Listener.prototype.exitSpecify_output_terminal_descriptor = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#input_identifier.
Verilog2001Listener.prototype.enterInput_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#input_identifier.
Verilog2001Listener.prototype.exitInput_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#output_identifier.
Verilog2001Listener.prototype.enterOutput_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#output_identifier.
Verilog2001Listener.prototype.exitOutput_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#path_delay_value.
Verilog2001Listener.prototype.enterPath_delay_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#path_delay_value.
Verilog2001Listener.prototype.exitPath_delay_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#list_of_path_delay_expressions.
Verilog2001Listener.prototype.enterList_of_path_delay_expressions = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#list_of_path_delay_expressions.
Verilog2001Listener.prototype.exitList_of_path_delay_expressions = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t_path_delay_expression.
Verilog2001Listener.prototype.enterT_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t_path_delay_expression.
Verilog2001Listener.prototype.exitT_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#trise_path_delay_expression.
Verilog2001Listener.prototype.enterTrise_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#trise_path_delay_expression.
Verilog2001Listener.prototype.exitTrise_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tfall_path_delay_expression.
Verilog2001Listener.prototype.enterTfall_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tfall_path_delay_expression.
Verilog2001Listener.prototype.exitTfall_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tz_path_delay_expression.
Verilog2001Listener.prototype.enterTz_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tz_path_delay_expression.
Verilog2001Listener.prototype.exitTz_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t01_path_delay_expression.
Verilog2001Listener.prototype.enterT01_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t01_path_delay_expression.
Verilog2001Listener.prototype.exitT01_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t10_path_delay_expression.
Verilog2001Listener.prototype.enterT10_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t10_path_delay_expression.
Verilog2001Listener.prototype.exitT10_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t0z_path_delay_expression.
Verilog2001Listener.prototype.enterT0z_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t0z_path_delay_expression.
Verilog2001Listener.prototype.exitT0z_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tz1_path_delay_expression.
Verilog2001Listener.prototype.enterTz1_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tz1_path_delay_expression.
Verilog2001Listener.prototype.exitTz1_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t1z_path_delay_expression.
Verilog2001Listener.prototype.enterT1z_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t1z_path_delay_expression.
Verilog2001Listener.prototype.exitT1z_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tz0_path_delay_expression.
Verilog2001Listener.prototype.enterTz0_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tz0_path_delay_expression.
Verilog2001Listener.prototype.exitTz0_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t0x_path_delay_expression.
Verilog2001Listener.prototype.enterT0x_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t0x_path_delay_expression.
Verilog2001Listener.prototype.exitT0x_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tx1_path_delay_expression.
Verilog2001Listener.prototype.enterTx1_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tx1_path_delay_expression.
Verilog2001Listener.prototype.exitTx1_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#t1x_path_delay_expression.
Verilog2001Listener.prototype.enterT1x_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#t1x_path_delay_expression.
Verilog2001Listener.prototype.exitT1x_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tx0_path_delay_expression.
Verilog2001Listener.prototype.enterTx0_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tx0_path_delay_expression.
Verilog2001Listener.prototype.exitTx0_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#txz_path_delay_expression.
Verilog2001Listener.prototype.enterTxz_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#txz_path_delay_expression.
Verilog2001Listener.prototype.exitTxz_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#tzx_path_delay_expression.
Verilog2001Listener.prototype.enterTzx_path_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#tzx_path_delay_expression.
Verilog2001Listener.prototype.exitTzx_path_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#path_delay_expression.
Verilog2001Listener.prototype.enterPath_delay_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#path_delay_expression.
Verilog2001Listener.prototype.exitPath_delay_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#edge_sensitive_path_declaration.
Verilog2001Listener.prototype.enterEdge_sensitive_path_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#edge_sensitive_path_declaration.
Verilog2001Listener.prototype.exitEdge_sensitive_path_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parallel_edge_sensitive_path_description.
Verilog2001Listener.prototype.enterParallel_edge_sensitive_path_description = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parallel_edge_sensitive_path_description.
Verilog2001Listener.prototype.exitParallel_edge_sensitive_path_description = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#full_edge_sensitive_path_description.
Verilog2001Listener.prototype.enterFull_edge_sensitive_path_description = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#full_edge_sensitive_path_description.
Verilog2001Listener.prototype.exitFull_edge_sensitive_path_description = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#data_source_expression.
Verilog2001Listener.prototype.enterData_source_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#data_source_expression.
Verilog2001Listener.prototype.exitData_source_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#edge_identifier.
Verilog2001Listener.prototype.enterEdge_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#edge_identifier.
Verilog2001Listener.prototype.exitEdge_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#state_dependent_path_declaration.
Verilog2001Listener.prototype.enterState_dependent_path_declaration = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#state_dependent_path_declaration.
Verilog2001Listener.prototype.exitState_dependent_path_declaration = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#polarity_operator.
Verilog2001Listener.prototype.enterPolarity_operator = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#polarity_operator.
Verilog2001Listener.prototype.exitPolarity_operator = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#checktime_condition.
Verilog2001Listener.prototype.enterChecktime_condition = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#checktime_condition.
Verilog2001Listener.prototype.exitChecktime_condition = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delayed_data.
Verilog2001Listener.prototype.enterDelayed_data = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delayed_data.
Verilog2001Listener.prototype.exitDelayed_data = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#delayed_reference.
Verilog2001Listener.prototype.enterDelayed_reference = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#delayed_reference.
Verilog2001Listener.prototype.exitDelayed_reference = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#end_edge_offset.
Verilog2001Listener.prototype.enterEnd_edge_offset = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#end_edge_offset.
Verilog2001Listener.prototype.exitEnd_edge_offset = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_based_flag.
Verilog2001Listener.prototype.enterEvent_based_flag = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_based_flag.
Verilog2001Listener.prototype.exitEvent_based_flag = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#notify_reg.
Verilog2001Listener.prototype.enterNotify_reg = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#notify_reg.
Verilog2001Listener.prototype.exitNotify_reg = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#remain_active_flag.
Verilog2001Listener.prototype.enterRemain_active_flag = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#remain_active_flag.
Verilog2001Listener.prototype.exitRemain_active_flag = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#stamptime_condition.
Verilog2001Listener.prototype.enterStamptime_condition = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#stamptime_condition.
Verilog2001Listener.prototype.exitStamptime_condition = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#start_edge_offset.
Verilog2001Listener.prototype.enterStart_edge_offset = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#start_edge_offset.
Verilog2001Listener.prototype.exitStart_edge_offset = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#threshold.
Verilog2001Listener.prototype.enterThreshold = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#threshold.
Verilog2001Listener.prototype.exitThreshold = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#timing_check_limit.
Verilog2001Listener.prototype.enterTiming_check_limit = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#timing_check_limit.
Verilog2001Listener.prototype.exitTiming_check_limit = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#concatenation.
Verilog2001Listener.prototype.enterConcatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#concatenation.
Verilog2001Listener.prototype.exitConcatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_concatenation.
Verilog2001Listener.prototype.enterConstant_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_concatenation.
Verilog2001Listener.prototype.exitConstant_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_multiple_concatenation.
Verilog2001Listener.prototype.enterConstant_multiple_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_multiple_concatenation.
Verilog2001Listener.prototype.exitConstant_multiple_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_path_concatenation.
Verilog2001Listener.prototype.enterModule_path_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_path_concatenation.
Verilog2001Listener.prototype.exitModule_path_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_path_multiple_concatenation.
Verilog2001Listener.prototype.enterModule_path_multiple_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_path_multiple_concatenation.
Verilog2001Listener.prototype.exitModule_path_multiple_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#multiple_concatenation.
Verilog2001Listener.prototype.enterMultiple_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#multiple_concatenation.
Verilog2001Listener.prototype.exitMultiple_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_concatenation.
Verilog2001Listener.prototype.enterNet_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_concatenation.
Verilog2001Listener.prototype.exitNet_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_concatenation_value.
Verilog2001Listener.prototype.enterNet_concatenation_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_concatenation_value.
Verilog2001Listener.prototype.exitNet_concatenation_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#variable_concatenation.
Verilog2001Listener.prototype.enterVariable_concatenation = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#variable_concatenation.
Verilog2001Listener.prototype.exitVariable_concatenation = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#variable_concatenation_value.
Verilog2001Listener.prototype.enterVariable_concatenation_value = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#variable_concatenation_value.
Verilog2001Listener.prototype.exitVariable_concatenation_value = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_function_call.
Verilog2001Listener.prototype.enterConstant_function_call = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_function_call.
Verilog2001Listener.prototype.exitConstant_function_call = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_call.
Verilog2001Listener.prototype.enterFunction_call = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_call.
Verilog2001Listener.prototype.exitFunction_call = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#system_function_call.
Verilog2001Listener.prototype.enterSystem_function_call = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#system_function_call.
Verilog2001Listener.prototype.exitSystem_function_call = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#genvar_function_call.
Verilog2001Listener.prototype.enterGenvar_function_call = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#genvar_function_call.
Verilog2001Listener.prototype.exitGenvar_function_call = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#base_expression.
Verilog2001Listener.prototype.enterBase_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#base_expression.
Verilog2001Listener.prototype.exitBase_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_base_expression.
Verilog2001Listener.prototype.enterConstant_base_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_base_expression.
Verilog2001Listener.prototype.exitConstant_base_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_expression.
Verilog2001Listener.prototype.enterConstant_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_expression.
Verilog2001Listener.prototype.exitConstant_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_mintypmax_expression.
Verilog2001Listener.prototype.enterConstant_mintypmax_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_mintypmax_expression.
Verilog2001Listener.prototype.exitConstant_mintypmax_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_range_expression.
Verilog2001Listener.prototype.enterConstant_range_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_range_expression.
Verilog2001Listener.prototype.exitConstant_range_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#dimension_constant_expression.
Verilog2001Listener.prototype.enterDimension_constant_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#dimension_constant_expression.
Verilog2001Listener.prototype.exitDimension_constant_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#expression.
Verilog2001Listener.prototype.enterExpression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#expression.
Verilog2001Listener.prototype.exitExpression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#term.
Verilog2001Listener.prototype.enterTerm = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#term.
Verilog2001Listener.prototype.exitTerm = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#lsb_constant_expression.
Verilog2001Listener.prototype.enterLsb_constant_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#lsb_constant_expression.
Verilog2001Listener.prototype.exitLsb_constant_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#mintypmax_expression.
Verilog2001Listener.prototype.enterMintypmax_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#mintypmax_expression.
Verilog2001Listener.prototype.exitMintypmax_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_path_conditional_expression.
Verilog2001Listener.prototype.enterModule_path_conditional_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_path_conditional_expression.
Verilog2001Listener.prototype.exitModule_path_conditional_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_path_expression.
Verilog2001Listener.prototype.enterModule_path_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_path_expression.
Verilog2001Listener.prototype.exitModule_path_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_path_mintypmax_expression.
Verilog2001Listener.prototype.enterModule_path_mintypmax_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_path_mintypmax_expression.
Verilog2001Listener.prototype.exitModule_path_mintypmax_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#msb_constant_expression.
Verilog2001Listener.prototype.enterMsb_constant_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#msb_constant_expression.
Verilog2001Listener.prototype.exitMsb_constant_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#range_expression.
Verilog2001Listener.prototype.enterRange_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#range_expression.
Verilog2001Listener.prototype.exitRange_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#width_constant_expression.
Verilog2001Listener.prototype.enterWidth_constant_expression = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#width_constant_expression.
Verilog2001Listener.prototype.exitWidth_constant_expression = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#constant_primary.
Verilog2001Listener.prototype.enterConstant_primary = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#constant_primary.
Verilog2001Listener.prototype.exitConstant_primary = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_path_primary.
Verilog2001Listener.prototype.enterModule_path_primary = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_path_primary.
Verilog2001Listener.prototype.exitModule_path_primary = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#primary.
Verilog2001Listener.prototype.enterPrimary = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#primary.
Verilog2001Listener.prototype.exitPrimary = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_lvalue.
Verilog2001Listener.prototype.enterNet_lvalue = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_lvalue.
Verilog2001Listener.prototype.exitNet_lvalue = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#variable_lvalue.
Verilog2001Listener.prototype.enterVariable_lvalue = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#variable_lvalue.
Verilog2001Listener.prototype.exitVariable_lvalue = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#unary_operator.
Verilog2001Listener.prototype.enterUnary_operator = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#unary_operator.
Verilog2001Listener.prototype.exitUnary_operator = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#binary_operator.
Verilog2001Listener.prototype.enterBinary_operator = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#binary_operator.
Verilog2001Listener.prototype.exitBinary_operator = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#unary_module_path_operator.
Verilog2001Listener.prototype.enterUnary_module_path_operator = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#unary_module_path_operator.
Verilog2001Listener.prototype.exitUnary_module_path_operator = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#binary_module_path_operator.
Verilog2001Listener.prototype.enterBinary_module_path_operator = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#binary_module_path_operator.
Verilog2001Listener.prototype.exitBinary_module_path_operator = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#number.
Verilog2001Listener.prototype.enterNumber = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#number.
Verilog2001Listener.prototype.exitNumber = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#timing_spec.
Verilog2001Listener.prototype.enterTiming_spec = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#timing_spec.
Verilog2001Listener.prototype.exitTiming_spec = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#attribute_instance.
Verilog2001Listener.prototype.enterAttribute_instance = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#attribute_instance.
Verilog2001Listener.prototype.exitAttribute_instance = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#attr_spec.
Verilog2001Listener.prototype.enterAttr_spec = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#attr_spec.
Verilog2001Listener.prototype.exitAttr_spec = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#attr_name.
Verilog2001Listener.prototype.enterAttr_name = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#attr_name.
Verilog2001Listener.prototype.exitAttr_name = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#arrayed_identifier.
Verilog2001Listener.prototype.enterArrayed_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#arrayed_identifier.
Verilog2001Listener.prototype.exitArrayed_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#block_identifier.
Verilog2001Listener.prototype.enterBlock_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#block_identifier.
Verilog2001Listener.prototype.exitBlock_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#cell_identifier.
Verilog2001Listener.prototype.enterCell_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#cell_identifier.
Verilog2001Listener.prototype.exitCell_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#config_identifier.
Verilog2001Listener.prototype.enterConfig_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#config_identifier.
Verilog2001Listener.prototype.exitConfig_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#escaped_arrayed_identifier.
Verilog2001Listener.prototype.enterEscaped_arrayed_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#escaped_arrayed_identifier.
Verilog2001Listener.prototype.exitEscaped_arrayed_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#escaped_hierarchical_identifier.
Verilog2001Listener.prototype.enterEscaped_hierarchical_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#escaped_hierarchical_identifier.
Verilog2001Listener.prototype.exitEscaped_hierarchical_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#event_identifier.
Verilog2001Listener.prototype.enterEvent_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#event_identifier.
Verilog2001Listener.prototype.exitEvent_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#function_identifier.
Verilog2001Listener.prototype.enterFunction_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#function_identifier.
Verilog2001Listener.prototype.exitFunction_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#gate_instance_identifier.
Verilog2001Listener.prototype.enterGate_instance_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#gate_instance_identifier.
Verilog2001Listener.prototype.exitGate_instance_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#generate_block_identifier.
Verilog2001Listener.prototype.enterGenerate_block_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#generate_block_identifier.
Verilog2001Listener.prototype.exitGenerate_block_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#genvar_function_identifier.
Verilog2001Listener.prototype.enterGenvar_function_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#genvar_function_identifier.
Verilog2001Listener.prototype.exitGenvar_function_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#genvar_identifier.
Verilog2001Listener.prototype.enterGenvar_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#genvar_identifier.
Verilog2001Listener.prototype.exitGenvar_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_block_identifier.
Verilog2001Listener.prototype.enterHierarchical_block_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_block_identifier.
Verilog2001Listener.prototype.exitHierarchical_block_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_event_identifier.
Verilog2001Listener.prototype.enterHierarchical_event_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_event_identifier.
Verilog2001Listener.prototype.exitHierarchical_event_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_function_identifier.
Verilog2001Listener.prototype.enterHierarchical_function_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_function_identifier.
Verilog2001Listener.prototype.exitHierarchical_function_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_identifier.
Verilog2001Listener.prototype.enterHierarchical_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_identifier.
Verilog2001Listener.prototype.exitHierarchical_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_net_identifier.
Verilog2001Listener.prototype.enterHierarchical_net_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_net_identifier.
Verilog2001Listener.prototype.exitHierarchical_net_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_variable_identifier.
Verilog2001Listener.prototype.enterHierarchical_variable_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_variable_identifier.
Verilog2001Listener.prototype.exitHierarchical_variable_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#hierarchical_task_identifier.
Verilog2001Listener.prototype.enterHierarchical_task_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#hierarchical_task_identifier.
Verilog2001Listener.prototype.exitHierarchical_task_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#identifier.
Verilog2001Listener.prototype.enterIdentifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#identifier.
Verilog2001Listener.prototype.exitIdentifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#inout_port_identifier.
Verilog2001Listener.prototype.enterInout_port_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#inout_port_identifier.
Verilog2001Listener.prototype.exitInout_port_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#input_port_identifier.
Verilog2001Listener.prototype.enterInput_port_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#input_port_identifier.
Verilog2001Listener.prototype.exitInput_port_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#instance_identifier.
Verilog2001Listener.prototype.enterInstance_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#instance_identifier.
Verilog2001Listener.prototype.exitInstance_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#library_identifier.
Verilog2001Listener.prototype.enterLibrary_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#library_identifier.
Verilog2001Listener.prototype.exitLibrary_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#memory_identifier.
Verilog2001Listener.prototype.enterMemory_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#memory_identifier.
Verilog2001Listener.prototype.exitMemory_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_identifier.
Verilog2001Listener.prototype.enterModule_identifier = function(ctx) {
	console.log(ctx.getText());
};

// Exit a parse tree produced by Verilog2001Parser#module_identifier.
Verilog2001Listener.prototype.exitModule_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#module_instance_identifier.
Verilog2001Listener.prototype.enterModule_instance_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#module_instance_identifier.
Verilog2001Listener.prototype.exitModule_instance_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#net_identifier.
Verilog2001Listener.prototype.enterNet_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#net_identifier.
Verilog2001Listener.prototype.exitNet_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#output_port_identifier.
Verilog2001Listener.prototype.enterOutput_port_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#output_port_identifier.
Verilog2001Listener.prototype.exitOutput_port_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#parameter_identifier.
Verilog2001Listener.prototype.enterParameter_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#parameter_identifier.
Verilog2001Listener.prototype.exitParameter_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#port_identifier.
Verilog2001Listener.prototype.enterPort_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#port_identifier.
Verilog2001Listener.prototype.exitPort_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#real_identifier.
Verilog2001Listener.prototype.enterReal_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#real_identifier.
Verilog2001Listener.prototype.exitReal_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#simple_arrayed_identifier.
Verilog2001Listener.prototype.enterSimple_arrayed_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#simple_arrayed_identifier.
Verilog2001Listener.prototype.exitSimple_arrayed_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#simple_hierarchical_identifier.
Verilog2001Listener.prototype.enterSimple_hierarchical_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#simple_hierarchical_identifier.
Verilog2001Listener.prototype.exitSimple_hierarchical_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#specparam_identifier.
Verilog2001Listener.prototype.enterSpecparam_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#specparam_identifier.
Verilog2001Listener.prototype.exitSpecparam_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#system_function_identifier.
Verilog2001Listener.prototype.enterSystem_function_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#system_function_identifier.
Verilog2001Listener.prototype.exitSystem_function_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#system_task_identifier.
Verilog2001Listener.prototype.enterSystem_task_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#system_task_identifier.
Verilog2001Listener.prototype.exitSystem_task_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#task_identifier.
Verilog2001Listener.prototype.enterTask_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#task_identifier.
Verilog2001Listener.prototype.exitTask_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#terminal_identifier.
Verilog2001Listener.prototype.enterTerminal_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#terminal_identifier.
Verilog2001Listener.prototype.exitTerminal_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#text_macro_identifier.
Verilog2001Listener.prototype.enterText_macro_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#text_macro_identifier.
Verilog2001Listener.prototype.exitText_macro_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#topmodule_identifier.
Verilog2001Listener.prototype.enterTopmodule_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#topmodule_identifier.
Verilog2001Listener.prototype.exitTopmodule_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#udp_identifier.
Verilog2001Listener.prototype.enterUdp_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#udp_identifier.
Verilog2001Listener.prototype.exitUdp_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#udp_instance_identifier.
Verilog2001Listener.prototype.enterUdp_instance_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#udp_instance_identifier.
Verilog2001Listener.prototype.exitUdp_instance_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#variable_identifier.
Verilog2001Listener.prototype.enterVariable_identifier = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#variable_identifier.
Verilog2001Listener.prototype.exitVariable_identifier = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#simple_hierarchical_branch.
Verilog2001Listener.prototype.enterSimple_hierarchical_branch = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#simple_hierarchical_branch.
Verilog2001Listener.prototype.exitSimple_hierarchical_branch = function(ctx) {
};


// Enter a parse tree produced by Verilog2001Parser#escaped_hierarchical_branch.
Verilog2001Listener.prototype.enterEscaped_hierarchical_branch = function(ctx) {
};

// Exit a parse tree produced by Verilog2001Parser#escaped_hierarchical_branch.
Verilog2001Listener.prototype.exitEscaped_hierarchical_branch = function(ctx) {
};



exports.Verilog2001Listener = Verilog2001Listener;