univers wormhol rout abstractin paper examin wormhol rout problem term congest c dilat set packet path show mild restrict simpl random algorithm rout set p packet oleft cdeta cleta rm logp right time high probabl l number flit packet constant number flit store queue time use result show fattre network area simul wormhol rout network compar area olog3a slowdown worm length variablelength worm also consid run simul fattre show wormhol rout tend perform better heavili studi storeandforward rout context perform superior provabl bound attain practic b introduct effici rout algorithm critic design largescal generalpurpos parallel comput one must move data differ locat appropri rout network quickli possibl littl queu hardwar possibl storeandforward rout extens studi model mani asymptot effici algorithm propos model eg 15 refer therein recent increas attent devot wormhol rout model 3 sinc lead reduct rout time storag requir intermedi node model packet worm compos flit flow control digit packet snake network one flit anoth work perform theoret analysi work support part nation scienc foundat grant ccr9109550and ccr9321388and summer research award univers maryland offic graduat studi research r greenberg depart mathemat comput scienc loyola univers 6525 n sheridan rd chicago il 60626 rigmathlucedu hc oh depart inform engin korea univers chochiwon korea hyeongtigerkoreaackr wormhol rout similar scheme leighton 17 perform averagecas analysi greedi cutthrough rout mesh cutthrough rout 13 differ wormhol rout use buffer store least one full packet rather flit makedon simvoni 20 give worst case bound cutthrough rout permut mesh toru aiello leighton magg newman 1 give effici algorithm wormhol rout permut dilat butterfli algorithm nonoblivi may use inform packet rout given packet recent felperin raghavan upfal 6 obtain simpl oblivi algorithm wormhol rout permut butterfli mesh work describ iter method estim perform certain network certain probabilist model messag gener 4 11 2 analys wormhol rout applic specif network andor specif messag pattern paper take gener approach base summari measur messag traffic 16 15 requir two path network intersect constant number contigu sequenc edg condit met mani network use practic recent intermedi broad class network consid ranad et al particular applic improv rout certain messag distribut butterfli 26 deriv gener bound wormhol rout appli result construct areaunivers net work particular worm fix length boundeddegre network butterfli fattre 9 area use wormhol rout simul onlin network compar area olog 3 though proven ologa slowdown suffic storeandforward rout model 15 approach requir univers network queue full packet intermedi node similarli limit type compet network consid also circuitswitch scheme 9 could actual use wormhol rout scheme poorer overhead show sinc earlier scheme lock rout path time requir worm pass also extend univers analysi case worm vari length case processor continu gener send packet packet length l random variabl mean maximum valu lm mild restrict show fattre network area thetaa simul network compar area l log 3 proceed promis result give detail model terminolog use throughout paper consid rout set p pack et consist l flit follow usual graphbas processor switch node graph commun channel repres edg make usual assumpt unit time suffic flit cross edg network though would also desir extend analysi gener edg delay done 10 storeandforward model flit atom object time step either wait queue cross edg enter edg queue end edg storeand forward rout packet atom object call unit time step flitstep correspond unit time step storeandforward rout packetstep restrict attent boundeddegre network time make rout decis given node affect asymptot time bound may view packet rout problem compris two task select path network packet set schedul packet move wait next section paper focu second task cours select path affect requir rout time exampl maximum distanc number edg travel packet lower bound rout time distanc often refer dilat literatur may note dilat typic larg network diamet necessarili packet travers shortest path similarli rout time lower bound cl congest c maximum edg number packet must travers edg entir cours rout set packet path determin defin graph vertex edg network edg u v whenev packet path network edg v immedi follow network edg u refer graph depend graph ensur deadlock occur assum depend graph path acycl 3 mani network eg level network 15 cycl set packet also techniqu break cycl 3 addit adapt rout techniqu avoid deadlock eg see 5 refer therein analysi appli set packet path gener techniqu ii simpl wormhol rout algorithm section give simpl delayedgreedi wormhol rout algorithm theoret analysi worm length l throughout sec tion consid set path channel depend graph acycl also assum two path network intersect one contigu sequenc edg easili seen result also valid long two path intersect constant number contigu sequenc edg node queue input edg store one flit suffici analysi node scan input queue fix order send flit whenev relev outgo edg occupi anoth worm say worm w 0 block w edg head w proceed taken w 0 worm worm w delay chain w block worm w worm chain move sinc exclud possibl deadlock blockag end time also worm w 0 delay worm w l step necessarili consecut w 0 delay w assumpt packet path intersect one contigu sequenc edg basic rout algorithm use delayedgreedi approach similar felperin raghavan upfal 6 analysi simplifi clarifi gener argument begin worstcas bound rout time hold high probabl give tighter bound expect time throughout paper use term high probabl standard fashion constant achiev probabl appropri measur problem size particular focu achiev time bound rout p packet probabl network simul use network area hold probabl o1a start point result follow core rout procedur express term paramet k determin later algorithm assign packet integr delay randomli uniformli interv 0 kcl gamma 1 packet assign delay wait initi queue step proce destin refer time gamma 1t ith phase follow assum larg enough worm dispatch differ phase interfer analyz larg need worm dispatch phase actual get deliv end phase begin key lemma bound tail binomi distribut independ bernoulli trial probabl p success probabl number success larger expect p proof probabl lemma follow use stirl approxim prove gener lemma number delay worm encount specifi set edg travers set worm consid set worm path compris total edg travers worm head need accomplish phase algorithm let p x probabl delay x worm interfer set travers p w x 2 proof use induct x prove result valu x use induct base case trivial induct step first consid l focu first l edg travers particular worm notic block cl worm none worm launch current phase equal p x gamma l otherwis let set worm launch current phase note probabl contain worm use kcl worst case worm could act delay worm must also worri delay encount worm travers alreadi consid need consid new edg worm worm travers mani edg alreadi consider digress far enough path origin consider effect thu induct step cl cl cl l addit term preced summat disappear replac p final result still hold analyz time worm dispatch algorithm requir travers link probabl given worm w requir least 2dlz time reach destin algorithm p 0 z 2 proof w requir 2d lz time reach desti nation must delay z worm sinc one worm delay w l step result follow lemma 2 readi main analyt result theorem 4 set p packet rout cdj probabl proof consid first case l case simpli run algorithm probabl given worm deliv phase dispatch assumpt worm dispatch previou phase deliv ere yield overal probabl o1p exist worm get deliv failur probabl chang constant power 1p chang constant k total time kcl phase algorithm ocdlcl 2 log p use modifi version algorithm kcd phase lemma 2 3 still go replac appear l proof proceed total rout time ocdl log p high probabl interest note also obtain better expect rout time well high probabl result theorem 5 set packet rout ocdl expect time proof proof theorem 4 actual use o32ecj phase algorithm also initi run algorithm run whole algorithm etc high probabl result theorem 4 still hold doubl rout time process build toward high enough valu addit expect time per phase lemma 3 od l total expect time ocjd also follow corollari theorem 4 use section corollari 6 log p set p packet rout flitstep high probabl iii wormhol rout fattre fattre constitut class rout network hard wareeffici parallel comput 18 9 15 figur 1 show layout one fattre variant use switch constant size fattre style usual refer butterfli fattre variat adopt cm5 supercomput think machin corpor 19 figur 1 set n processor place leav repres circl squar switch connect drawn pair switch processor switch repres pair opposit direct fig 1 butterfli fattre link capabl transmit one flit unit time call link parent child link link underli structur figur 1 complet 4ari tree edg underli tree consist group link call channel call channel parent child channel channel number link channel call ca paciti import measur difficulti rout set packet fattre load factor maximum ratio number packet travers channel capac channel load factor close relat congest c alway choos packet path select shortest path packet depend graph path select way free cycl shortest path proce channel channel fact view network partit two halv network channel network channel duplic switch network compris two halv two path intersect two contigu sequenc edg henc result section ii appli bound number step given worm delay anoth given worm increas l 2l areaunivers fattre a1 worm fix length algorithm analyz section ii allow us extend wormhol rout problem univers theorem 18 9 15 7 state univers fattre given area volum simul use circuit switch storeandforward packet rout rout network equal area volum polylogarithm factor increas time requir throughout section assum worm fix length l construct fattre units processor occupi area linear number processor 7 actual reason consid processor larger constants bypass complic sinc handl 7 8 simpl onetoon map compet network processor fattre guarante set packet deliv one packetstep compet network compar area induc great congest fattre shown follow lemma adapt 7 lemma 21 exampl area construct mesh htree oa processor butterfli lg node straightforward geometr map fattre processor appropri channel capac lemma 7 consid network units processor let r set network area exist fattre f area thetaa set packet deliv one packetstep network r induc congest log f immedi extend lemma case compet network use wormhol rout set packet move window l flitstep compet network induc congest log state univers result wormhol rout theorem 8 fattre f area thetaa simul network area factor log 3 delta loss runtim effici use onlin wormhol rout high probabl proof consid set packet move l flit step compet network area extend lemma 7 suggest know congest creat set packet fattre area thetaa log next restat corollari 6 substitut p long number packet polynomi true fattre set packet deliv f flitstep note circumst obtain asymptot bound appear better split packet flit essenti treat flit independ packet cours must attach complet address inform flit flit big enough carri full address think flit transform packet two flit could use storeandforward rout scheme level network leighton et al 15 rout packet cl log overhead fattre simul cours unfair compar result theorem 8 independentflit approach would induc addit overhead increas storag intermedi node overhead split reconstruct packet a2 worm variabl length section consid situat processor continu gener send packet packet length l random variabl mean l varianc oe 2 l maximum valu lm follow lemma show realist restric tion total length set n packet unlik greatli deviat expect valu lemma 9 let x random variabl mean varianc oe 2 let sn sum n independ random variabl distribut x 0 oe ffl ffl constant 0 least n proof proof follow tchebycheff inequ next note simpl corollari corollari set packet rout flitstep high probabl assum standard deviat packet length satisfi l constant ffl 1 assumpt satisfi packet length distribut gener typic concurr comput applic present literatur eg 21 packet vari length simul overhead becom complic analyz number packet cross wire compet network may vari wire wire interv time consid situat processor continu gener send packet time interv length l follow theorem extend result theorem 8 gener set theorem 11 consid compet network area processor continu gener send packet time interv length least l let lm bound polynomi fattre f area thetaa simul network factor l log 3 delta loss runtim effici use onlin wormhol rout high probabl proof break overal time period consider consid separ worm deliv compet network consecut time interv length l determin overhead set messag rout network interv length deliv fattre compar area construct fattre units processor section a1 next recurs bisect compet network straightforward geometr fashion 7 8 match part obtain bisect piec f accord obviou recurs bisect f consid piec c area 0 compet net work construct f guarante channel capac f correspond perimet c consid set wire connect c remain part compet network let p 0 denot maximum wire number worm cross wire sinc sum length p 0 packet exceed know lemma 9 p probabl least sinc perimet c total number worm cross wire thu congest induc channel f worm cross wire p 0 log corollari 10 worm rout compet network deliv f total number worm deliv polynomi theorem follow simul section investig practic perform wormhol rout algorithm butterfli fattre simplic focu case worm fix length l overhead fattre simul network much wors variabl length worm term provabl bound expect true practic b1 descript butterfli fattre use butterfli fattre n processor style figur 1 node address express pair l integ l repres level node butterfli fattre repres address node level let level node distanc leav 0th level l 0 n processor address 0 n gamma 1 figur 1 arrang processor similar fashion shuffl rowmajor index 27 processor connect n4 switch 1st level processor 0 connect switch 1 ba4c lth level switch connect switch determin switch address follow l connect l xi l xi b2 rout algorithm strategi algorithm store delay greedi storeandfor ward rout algorithm packet choos integr delay randomli uniformli interv 0 r gamma 1 packet assign delay x wait initi queue x time step proce destin step node scan input queue send avail packet greedili whenev correspond output edg idl queue end edg full algorithm worm delay greedi wormhol rout algorithm packet consist l flit packet choos integr delay randomli uniformli interv packet assign delay x wait initi queue xl log n time step proce destin flit step node scan input queue flit head flit node send accord flit path output edg use packet queue end edg full flit head flit node send flit head sent whenev queue end edg full algorithm univ univers storeandforward rout algorithm 15 level network scheme packet choos random prioriti 1 r use order passag packet given switch algorithm split use independentflit approach packet split flit treat independ packet rout store approach also call multipacket rout approach 14 note approach requir replic address inform independ packet rout correct locat butterfli fattre one shortest path pair leav specif switch packet take one two link destin one leav subtre root switch redund link use redund select path ffl fixedpath fp select packet select shortest path randomli uniformli packet leav sourc ffl randompath rp select packet need go select link randomli link block packet wait select oblivi ie time packet seek go make select randomli ffl greedypath gp select packet seek go scan link choos first one block one incom packet rout outgo link way select one may affect result follow scheme test ffl fixedord fo scan time step switch scan incom link fix order choos first pertin packet outgo link ffl random roundrobin rr scan scheme similar fo scan except switch select first incom link randomli scan around link ffl farthestfirst ff select scheme switch scan input queue rr fashion except prioriti given packet head farthest destin link packet farthest sourc link b3 simul result sinc real parallel comput tend domin commun time algorithm typic view consist altern phase comput commun focu static inject model processor fix number packet send measur time deliv full set messag scenario correspond situat analyz theoret section a1 compar empir result constitut import gener model argu 28 exampl consid three commun pattern repres rang like pattern real parallel comput ffl random instanc packet choos destin randomli uniformli complement permut processor 0 send packet processor 0 permut induc high congest fattre permut congest creat permut n2 ffl manyto1 instanc packet sent processor processor 0 packet processor 0 sent processor 0 0 pattern give us high congest number packet permut random pattern probabl common simul studi aris mani practic context exampl recent studi variat sampl sort begin randomli redistribut key sort 12 focu pattern graphic result present permut also includ stud i howev sinc compris common commun primit trivial wherea complement natur permut present high cong tion final manyto1 pattern model common oper broadcast censu involv hotspot content give substanti differ behavior uniform traffic pattern 25 five network size consid 256 1024 4096 run measur maximum commun latenc time elaps rout begun tail last packet arriv destin figur 2 5 point repres averag run error bar show 99 confid interv true averag valu maximum latenc also includ figur 2 omit plot eas readabl case draw distinct perform littl overlap error bar describ plot principl conclus addit plot includ combin rout strategi differ paramet queue size worm size error bar found 22 queue size q worm chosen experiment random instanc littl gain increas queue size beyond 2 flit choic gener yield better perform store queue size test follow use queue 2 flit worm queue 1 packet store store improv somewhat larger queue alreadi use buffer space worm first compar store univ even though univ known achiev asymptot optim time fattre delay greedi rout algorithm store perform better univ commun pattern consid comparison random instanc shown figur 2 mark differ somewhat surpris sinc algorithm use valu r use random prioriti univ seem intuit somewhat similar impos random initi delay test effect initi delay latenc store worm found initi random delay decreas latenc find case provid much advantag use henceforth50150250350450 max latenc fig 2 perform store rp rr comparison univ algorithm use also found averag latenc tend depend linearli worm size l consist observ total number packet may delay given packet function l l fore except otherwis note experi one worm size typic valu literatur 24 figur 3 compar path select scheme storeandforward rout wormhol rout adapt scheme significantli outperform fixedpath scheme case consid similar result obtain packet select scheme use best path select scheme rp figur 4 compar packet select scheme show rr slightli outperform fo 48 case ff perform similarli fo henceforth show result rr rp rout scheme gpfo combin may also good choic though rprr outperform 59 store 1215 worm dont worri difficulti implement good random scheme programm prefer determinist system figur 5 compar two approach treat flit packet ordinari wormhol independentflit split approach perform split pretti sensit select rout scheme exampl split gpff uniformli outperform split max latenc fig 3 comparison rout scheme select path store worm rr scan10002000300016 64 256 1024 4096 max latenc fig 4 comparison rout scheme scan input queue store worm rp select rpfo observ store found worm rprr outperform split rp4008001200 max latenc fig 5 comparison rout scheme treat flit worm rp rr split variou strategi fo split gpff split rprr perform slightli better worm rprr comparison howev made without consid address inform ad individu flit origin packet figur 5 expect even slight increas number flit sent split due replic address inform would caus worm outperform split tabl compar averag latenc worm store variou condit case consid worm outperform store final investig experiment upper bound maximum latenc worm rprr tabl ii summar random instanc averag valu run c latenc divid c sought best leastsquar fit latenc divid c form k log p 4 n constant k p best fit obtain p 022 would rash conclud latenc fit close thetacl log 022 n sinc neglect lower order term network size use may small observ proper asymptot bound nonetheless appear perform superior provabl bound corollari 6 close obviou lower attain random instanc storerprr wormrprr random complement manyto1 random complement manyto1 tabl averag latenc flitstep greedi storeandforward store greedi wormhol worm algorithm valu repres averag independ experi 343 464 tabl ii averag valu c latenc divid c worm rprr valu repres independ experi practic r fast algorithm bitseri rout hypercub perform analysi kari ncube interconnect network comprehens analyt model wormhol rout multicomput system necessari suffici condit deadlockfre adapt rout wormhol network theori wormhol rout parallel comput fatpyramid robust network parallel comput fatpyramid univers parallel comput independ wire delay random rout fattre packet rout network long wire perform studi wormhol rout network analyt model experiment parallel sort algorithm experiment studi virtual new comput commun switch techniqu random rout sort fixedconnect network packet rout jobshop schedul ocongest averag case analysi greedi rout algorithm array fattre univers network hardwareeffici supercomput network architectur connect machin cm5 framework adapt rout multicomput network effici commun scheme massiv parallel comput critiqu adapt rout hot spot content combin multistag interconnect network nearli tight bound wormhol rout sort meshconnect parallel comput bridg model parallel compu tation tr ctr ciceron gabriel di stefano michel flammini static dynam lowcongest interv rout scheme theoret comput scienc v276 n12 p315354 april 6 2002