<b>Computer Architecture:</b>

<b>HW_1. MIPS Single Cycle Simulator:</b> Implement a single-cycle, functional processor simulator according to the reduced MIPS R3000 ISA. 

<b>HW_2. MIPS Pipelined Simulator:</b> Implement a pipelined, functional processor simulator with forwarding unit and data-hazard dectection.

<b>HW_3. MIPS Cache Memory Pagetable Simulator:</b> a simulator with memory hierarchy, Translation-Lookaside Buffer (TLB), virtual page table and cache mechanism with write back and write through policy. 

<b>HW_Tools:</b> Assembler and disassembler for Simulator.
