 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 18 04:44:13 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          825
Number of nets:                          2262
Number of cells:                         1434
Number of combinational cells:           1109
Number of sequential cells:               288
Number of macros/black boxes:               0
Number of buf/inv:                        219
Number of references:                      21

Combinational area:              10410.265063
Buf/Inv area:                      821.336618
Noncombinational area:            9078.240841
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 19488.505904
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------
SYS_TOP                           19488.5059    100.0     40.0078     0.0000  0.0000  SYS_TOP
U0_ALU                             5671.6941     29.1   1023.7290   560.1092  0.0000  ALU_test_1
U0_ALU/add_43                       231.8099      1.2    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_52                      1434.3973      7.4   1434.3973     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_49                     2155.7144     11.1   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_49/FS_1                 241.2235      1.2    241.2235     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_46                       265.9342      1.4    265.9342     0.0000  0.0000  ALU_DW01_sub_0
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_ClkDiv                           394.1945      2.0    230.6332   163.5613  0.0000  ClkDiv_test_1
U0_RST_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_test_0
U0_RegFile                         7051.9634     36.2   2541.6721  4510.2913  0.0000  RegFile_test_1
U0_SYS_CTRL                        2073.3454     10.6     10.5903     0.0000  0.0000  SYS_CTRL_test_1
U0_SYS_CTRL/U0_CTRL_RX             1734.4558      8.9    675.4258  1059.0300  0.0000  CTRL_RX_test_1
U0_SYS_CTRL/U0_CTRL_TX              328.2993      1.7    229.4565    98.8428  0.0000  CTRL_TX_test_1
U0_UART                            2987.6414     15.3      7.0602     0.0000  0.0000  UART_test_1
U0_UART/U0_UART_RX                 1645.0266      8.4      7.0602     0.0000  0.0000  UART_RX_test_1
U0_UART/U0_UART_RX/U0_data_sampling
                                    405.9615      2.1    274.1711   131.7904  0.0000  data_sampling_test_1
U0_UART/U0_UART_RX/U0_deserializer
                                    357.7168      1.8     94.1360   263.5808  0.0000  deserializer_test_1
U0_UART/U0_UART_RX/U0_edge_bit_counter
                                    354.1867      1.8    122.3768   231.8099  0.0000  edge_bit_counter_test_1
U0_UART/U0_UART_RX/U0_par_chk       143.5574      0.7    110.6098    32.9476  0.0000  par_chk_test_1
U0_UART/U0_UART_RX/U0_stp_chk        44.7146      0.2     11.7670    32.9476  0.0000  stp_chk_test_1
U0_UART/U0_UART_RX/U0_strt_chk       44.7146      0.2     11.7670    32.9476  0.0000  strt_chk_test_1
U0_UART/U0_UART_RX/U0_uart_fsm      287.1148      1.5    188.2720    98.8428  0.0000  uart_rx_fsm_test_1
U0_UART/U0_UART_TX                 1335.5545      6.9      7.0602     0.0000  0.0000  UART_TX_test_1
U0_UART/U0_UART_TX/U0_Serializer    548.3422      2.8    185.9186   362.4236  0.0000  Serializer_test_1
U0_UART/U0_UART_TX/U0_fsm           221.2196      1.1     89.4292   131.7904  0.0000  uart_tx_fsm_test_1
U0_UART/U0_UART_TX/U0_mux            69.4253      0.4     27.0641    42.3612  0.0000  mux_test_1
U0_UART/U0_UART_TX/U0_parity_calc   489.5072      2.5    192.9788   296.5284  0.0000  parity_calc_test_1
U0_bit_sync                          65.8952      0.3      0.0000    65.8952  0.0000  BIT_SYNC_test_1
U0_mux2X1                            12.9437      0.1     12.9437     0.0000  0.0000  mux2X1_0
U0_ref_sync                         480.0936      2.5     84.7224   395.3712  0.0000  DATA_SYNC_test_0
U1_RST_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_test_1
U1_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_5
U1_uart_sync                        480.0936      2.5     84.7224   395.3712  0.0000  DATA_SYNC_test_1
U2_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_4
U3_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_3
U4_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_2
U5_mux2X1                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_1
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------
Total                                                  10410.2651  9078.2408  0.0000

1
