Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/" --output-directory="C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL/" --report-file="bsf:C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL.qsys"
Progress: Loading Game 2.0/qsysPLL.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsysPLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: qsysPLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: qsysPLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: qsysPLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/" --output-directory="C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL.sopcinfo" --report-file="html:C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL.html" --report-file="qip:C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL/synthesis/qsysPLL.qip" --report-file="cmp:C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL.cmp" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Harry/Documents/VHDL/NeuesterStand/Game 2.0/qsysPLL.qsys" --language=VHDL
Progress: Loading Game 2.0/qsysPLL.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsysPLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: qsysPLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: qsysPLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: qsysPLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: qsysPLL: Generating qsysPLL "qsysPLL" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 2 connections
Info: reset_adaptation_transform: After transform: 3 modules, 4 connections
Info: merlin_mm_transform: After transform: 3 modules, 4 connections
Info: altpll_0: "qsysPLL" instantiated altpll "altpll_0"
Info: rst_controller: "qsysPLL" instantiated altera_reset_controller "rst_controller"
Info: qsysPLL: Done qsysPLL" with 3 modules, 5 files, 25319 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
