# ASIC_assignments

Contains small modules that sometime solve a simple u-arch problems that occur in everyday hw designs and other times just solve a fun problem.
The designs also contain a unit level tb in plain SystemVerilog that just test basic functionality.
The designs are also generally synthesis freindly and to an extent are basic lint check clean.
