//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 2024/03/04 09:32:06
//// Design Name: 
//// Module Name: top_sim
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module top_sim();

//    reg clk;
//    wire btnC, btnL, btnR, btnU, btnD;
//    wire PS2Cl;
//    wire PS2Data;
//    wire [15:0] sw;
//    wire [7:0] JB;
//    wire [6:0] seg;
//    wire [3:0] an;
//    wire [15:0] led
    
//    Top_Student ts0 (    
//        .clk(clk),
//        .btnC(btnC), 
//        .btnL(btnL), 
//        .btnR(btnR), 
//        .btnU(btnU), 
//        .btnD(btnD),
//        .PS2Clk(PS2Clk),
//        .PS2Data(PS2Data),
//        .sw(sw),
//        .JB(JB),
//        .seg(seg),
//        .an(an),
//        .led(led) 
//    );
    
//    initial begin 
//        clk = 0; 
//    end 
        
//    always begin 
//        #1 clk = ~clk; 
//    end

//endmodule
