

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Sun Dec  8 18:27:19 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 1.300 us | 1.300 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPLY_ROTARY_POS_EMB_LOOP_1   |       28|       28|        14|          -|          -|     2|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_3  |       12|       12|         2|          -|          -|     6|    no    |
        |- APPLY_ROTARY_POS_EMB_LOOP_4   |      100|      100|        50|          -|          -|     2|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_6  |       48|       48|         4|          -|          -|    12|    no    |
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    497|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        -|      -|     657|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     12|     657|    640|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_tab_V_5_U    |apply_rotary_pos_fYi  |        1|  0|   0|    0|    96|   21|     1|         2016|
    |sin_tab_V_5_U    |apply_rotary_pos_g8j  |        1|  0|   0|    0|    96|   21|     1|         2016|
    |rotated_q_0_V_U  |apply_rotary_pos_hbi  |        3|  0|   0|    0|    24|   38|     1|          912|
    |rotated_k_0_V_U  |apply_rotary_pos_hbi  |        3|  0|   0|    0|    24|   38|     1|          912|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        8|  0|   0|    0|   240|  118|     4|         5856|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4_fu_501_p2  |     *    |      3|  0|  27|          38|          21|
    |mul_ln1118_5_fu_510_p2  |     *    |      3|  0|  27|          38|          21|
    |mul_ln1118_6_fu_519_p2  |     *    |      3|  0|  27|          38|          21|
    |mul_ln1118_fu_489_p2    |     *    |      3|  0|  27|          38|          21|
    |add_ln1116_fu_470_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_1_fu_540_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_fu_525_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln1265_fu_385_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln170_fu_354_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln171_fu_375_p2     |     +    |      0|  0|  13|           4|           3|
    |add_ln182_fu_454_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln203_fu_364_p2     |     +    |      0|  0|  15|           6|           6|
    |i_2_fu_416_p2           |     +    |      0|  0|  10|           2|           1|
    |i_fu_312_p2             |     +    |      0|  0|  10|           2|           1|
    |rotated_k_0_V_d0        |     -    |      0|  0|  45|           1|          38|
    |rotated_q_0_V_d0        |     -    |      0|  0|  45|           1|          38|
    |sub_ln1116_fu_442_p2    |     -    |      0|  0|  15|           6|           6|
    |sub_ln1265_fu_338_p2    |     -    |      0|  0|  15|           6|           6|
    |icmp_ln168_fu_306_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln170_fu_348_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln180_fu_410_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln182_fu_448_p2    |   icmp   |      0|  0|   9|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     12|  0| 497|         326|         326|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  47|         10|    1|         10|
    |i14_0_reg_284           |   9|          2|    2|          4|
    |i_0_reg_262             |   9|          2|    2|          4|
    |input_k_0_V_address0    |  15|          3|    5|         15|
    |input_q_0_V_address0    |  15|          3|    5|         15|
    |k16_0_0_reg_295         |   9|          2|    4|          8|
    |k_0_0_reg_273           |   9|          2|    3|          6|
    |rotated_k_0_V_address0  |  15|          3|    5|         15|
    |rotated_q_0_V_address0  |  15|          3|    5|         15|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 143|         30|   32|         92|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln170_reg_572           |   3|   0|    3|          0|
    |add_ln182_reg_625           |   4|   0|    4|          0|
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |cos_tab_V_5_load_reg_666    |  21|   0|   21|          0|
    |i14_0_reg_284               |   2|   0|    2|          0|
    |i_0_reg_262                 |   2|   0|    2|          0|
    |i_2_reg_612                 |   2|   0|    2|          0|
    |i_reg_558                   |   2|   0|    2|          0|
    |input_k_0_V_load_2_reg_686  |  38|   0|   38|          0|
    |input_q_0_V_load_2_reg_671  |  38|   0|   38|          0|
    |k16_0_0_reg_295             |   4|   0|    4|          0|
    |k_0_0_reg_273               |   3|   0|    3|          0|
    |mul_ln1118_4_reg_701        |  58|   0|   58|          0|
    |mul_ln1118_5_reg_706        |  58|   0|   58|          0|
    |mul_ln1118_6_reg_711        |  58|   0|   58|          0|
    |mul_ln1118_reg_696          |  58|   0|   58|          0|
    |rotated_k_0_V_load_reg_691  |  38|   0|   38|          0|
    |rotated_q_0_V_load_reg_681  |  38|   0|   38|          0|
    |sext_ln1116_reg_630         |  64|   0|   64|          0|
    |sext_ln1265_reg_593         |  64|   0|   64|          0|
    |sext_ln203_reg_577          |  64|   0|   64|          0|
    |sin_tab_V_5_load_reg_676    |  21|   0|   21|          0|
    |sub_ln1116_reg_617          |   4|   0|    6|          2|
    |sub_ln1265_reg_563          |   4|   0|    6|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 657|   0|  661|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_start               |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_done                | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_idle                | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_ready               | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|input_q_0_V_address0   | out |    5|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce0        | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q0         |  in |   38|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_address1   | out |    5|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce1        | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q1         |  in |   38|  ap_memory |      input_q_0_V     |     array    |
|input_k_0_V_address0   | out |    5|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce0        | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q0         |  in |   38|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_address1   | out |    5|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce1        | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q1         |  in |   38|  ap_memory |      input_k_0_V     |     array    |
|output_q_0_V_address0  | out |    5|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_ce0       | out |    1|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_we0       | out |    1|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_d0        | out |   38|  ap_memory |     output_q_0_V     |     array    |
|output_k_0_V_address0  | out |    5|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_ce0       | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_we0       | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_d0        | out |   38|  ap_memory |     output_k_0_V     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%rotated_q_0_V = alloca [24 x i38], align 8" [./layer.h:166]   --->   Operation 10 'alloca' 'rotated_q_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%rotated_k_0_V = alloca [24 x i38], align 8" [./layer.h:167]   --->   Operation 11 'alloca' 'rotated_k_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.preheader401" [./layer.h:168]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i, %APPLY_ROTARY_POS_EMB_LOOP_2_end ], [ 0, %arrayctor.loop7.preheader ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln168 = icmp eq i2 %i_0, -2" [./layer.h:168]   --->   Operation 14 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [./layer.h:168]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %.preheader.preheader, label %APPLY_ROTARY_POS_EMB_LOOP_2_begin" [./layer.h:168]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1827) nounwind" [./layer.h:168]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_65 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [./layer.h:171]   --->   Operation 19 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./layer.h:171]   --->   Operation 20 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i4 %tmp_66 to i6" [./layer.h:171]   --->   Operation 21 'zext' 'zext_ln1265' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln1265 = sub i6 %tmp_65, %zext_ln1265" [./layer.h:171]   --->   Operation 22 'sub' 'sub_ln1265' <Predicate = (!icmp_ln168)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1828)" [./layer.h:169]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:170]   --->   Operation 24 'br' <Predicate = (!icmp_ln168)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:180]   --->   Operation 25 'br' <Predicate = (icmp_ln168)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.88>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_2_begin ], [ %add_ln170, %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit79.0 ]" [./layer.h:170]   --->   Operation 26 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i3 %k_0_0 to i4" [./layer.h:170]   --->   Operation 27 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln170 = icmp eq i3 %k_0_0, -2" [./layer.h:170]   --->   Operation 28 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 29 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln170 = add i3 %k_0_0, 1" [./layer.h:170]   --->   Operation 30 'add' 'add_ln170' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %APPLY_ROTARY_POS_EMB_LOOP_2_end, label %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit79.0" [./layer.h:170]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %k_0_0 to i6" [./layer.h:173]   --->   Operation 32 'zext' 'zext_ln203' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln203 = add i6 %sub_ln1265, %zext_ln203" [./layer.h:173]   --->   Operation 33 'add' 'add_ln203' <Predicate = (!icmp_ln170)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %add_ln203 to i64" [./layer.h:173]   --->   Operation 34 'sext' 'sext_ln203' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_1 = getelementptr [24 x i38]* %input_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:173]   --->   Operation 35 'getelementptr' 'input_q_0_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_1 = getelementptr [24 x i38]* %input_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:174]   --->   Operation 36 'getelementptr' 'input_k_0_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln171 = add i4 %zext_ln170, 6" [./layer.h:171]   --->   Operation 37 'add' 'add_ln171' <Predicate = (!icmp_ln170)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i4 %add_ln171 to i6" [./layer.h:171]   --->   Operation 38 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln1265 = add i6 %sub_ln1265, %zext_ln1265_3" [./layer.h:171]   --->   Operation 39 'add' 'add_ln1265' <Predicate = (!icmp_ln170)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %add_ln1265 to i64" [./layer.h:171]   --->   Operation 40 'sext' 'sext_ln1265' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%input_q_0_V_addr = getelementptr [24 x i38]* %input_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:171]   --->   Operation 41 'getelementptr' 'input_q_0_V_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%input_k_0_V_addr = getelementptr [24 x i38]* %input_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:172]   --->   Operation 42 'getelementptr' 'input_k_0_V_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%input_q_0_V_load = load i38* %input_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 43 'load' 'input_q_0_V_load' <Predicate = (!icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_3 : Operation 44 [2/2] (2.32ns)   --->   "%input_k_0_V_load = load i38* %input_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 44 'load' 'input_k_0_V_load' <Predicate = (!icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_3 : Operation 45 [2/2] (2.32ns)   --->   "%input_q_0_V_load_1 = load i38* %input_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 45 'load' 'input_q_0_V_load_1' <Predicate = (!icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%input_k_0_V_load_1 = load i38* %input_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 46 'load' 'input_k_0_V_load_1' <Predicate = (!icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1828, i32 %tmp)" [./layer.h:176]   --->   Operation 47 'specregionend' 'empty_106' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader401" [./layer.h:168]   --->   Operation 48 'br' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.43>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1829) nounwind" [./layer.h:170]   --->   Operation 49 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr = getelementptr [24 x i38]* %rotated_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:171]   --->   Operation 50 'getelementptr' 'rotated_q_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr = getelementptr [24 x i38]* %rotated_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:172]   --->   Operation 51 'getelementptr' 'rotated_k_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_1 = getelementptr [24 x i38]* %rotated_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:173]   --->   Operation 52 'getelementptr' 'rotated_q_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_1 = getelementptr [24 x i38]* %rotated_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:174]   --->   Operation 53 'getelementptr' 'rotated_k_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (2.32ns)   --->   "%input_q_0_V_load = load i38* %input_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 54 'load' 'input_q_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 55 [1/1] (2.79ns)   --->   "%sub_ln703 = sub i38 0, %input_q_0_V_load" [./layer.h:171]   --->   Operation 55 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (2.32ns)   --->   "store i38 %sub_ln703, i38* %rotated_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%input_k_0_V_load = load i38* %input_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 57 'load' 'input_k_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 58 [1/1] (2.79ns)   --->   "%sub_ln703_38 = sub i38 0, %input_k_0_V_load" [./layer.h:172]   --->   Operation 58 'sub' 'sub_ln703_38' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.32ns)   --->   "store i38 %sub_ln703_38, i38* %rotated_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 60 [1/2] (2.32ns)   --->   "%input_q_0_V_load_1 = load i38* %input_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 60 'load' 'input_q_0_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 61 [1/1] (2.32ns)   --->   "store i38 %input_q_0_V_load_1, i38* %rotated_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%input_k_0_V_load_1 = load i38* %input_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 62 'load' 'input_k_0_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 63 [1/1] (2.32ns)   --->   "store i38 %input_k_0_V_load_1, i38* %rotated_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:170]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.82>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i14_0 = phi i2 [ %i_2, %APPLY_ROTARY_POS_EMB_LOOP_5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 65 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.95ns)   --->   "%icmp_ln180 = icmp eq i2 %i14_0, -2" [./layer.h:180]   --->   Operation 66 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 67 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i14_0, 1" [./layer.h:180]   --->   Operation 68 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %2, label %APPLY_ROTARY_POS_EMB_LOOP_5_begin" [./layer.h:180]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1830) nounwind" [./layer.h:180]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i14_0, i4 0)" [./layer.h:184]   --->   Operation 71 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_68 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i14_0, i2 0)" [./layer.h:184]   --->   Operation 72 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %tmp_68 to i6" [./layer.h:184]   --->   Operation 73 'zext' 'zext_ln1116' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.82ns)   --->   "%sub_ln1116 = sub i6 %tmp_67, %zext_ln1116" [./layer.h:184]   --->   Operation 74 'sub' 'sub_ln1116' <Predicate = (!icmp_ln180)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1831)" [./layer.h:181]   --->   Operation 75 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:182]   --->   Operation 76 'br' <Predicate = (!icmp_ln180)> <Delay = 1.76>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [./layer.h:190]   --->   Operation 77 'ret' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.14>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%k16_0_0 = phi i4 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_5_begin ], [ %add_ln182, %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0 ]" [./layer.h:182]   --->   Operation 78 'phi' 'k16_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln182 = icmp eq i4 %k16_0_0, -4" [./layer.h:182]   --->   Operation 79 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 80 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln182 = add i4 %k16_0_0, 1" [./layer.h:182]   --->   Operation 81 'add' 'add_ln182' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %APPLY_ROTARY_POS_EMB_LOOP_5_end, label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0" [./layer.h:182]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i4 %k16_0_0 to i64" [./layer.h:183]   --->   Operation 83 'zext' 'zext_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %k16_0_0 to i6" [./layer.h:184]   --->   Operation 84 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.82ns)   --->   "%add_ln1116 = add i6 %sub_ln1116, %zext_ln1116_1" [./layer.h:184]   --->   Operation 85 'add' 'add_ln1116' <Predicate = (!icmp_ln182)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i6 %add_ln1116 to i64" [./layer.h:184]   --->   Operation 86 'sext' 'sext_ln1116' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_2 = getelementptr [24 x i38]* %input_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 87 'getelementptr' 'input_q_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_2 = getelementptr [24 x i38]* %input_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 88 'getelementptr' 'input_k_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_2 = getelementptr [24 x i38]* %rotated_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 89 'getelementptr' 'rotated_q_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_2 = getelementptr [24 x i38]* %rotated_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 90 'getelementptr' 'rotated_k_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%cos_tab_V_5_addr = getelementptr [96 x i21]* @cos_tab_V_5, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 91 'getelementptr' 'cos_tab_V_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i21* %cos_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 92 'load' 'cos_tab_V_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_6 : Operation 93 [2/2] (2.32ns)   --->   "%input_q_0_V_load_2 = load i38* %input_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 93 'load' 'input_q_0_V_load_2' <Predicate = (!icmp_ln182)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sin_tab_V_5_addr = getelementptr [96 x i21]* @sin_tab_V_5, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 94 'getelementptr' 'sin_tab_V_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i21* %sin_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 95 'load' 'sin_tab_V_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_6 : Operation 96 [2/2] (2.32ns)   --->   "%rotated_q_0_V_load = load i38* %rotated_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 96 'load' 'rotated_q_0_V_load' <Predicate = (!icmp_ln182)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_6 : Operation 97 [2/2] (2.32ns)   --->   "%input_k_0_V_load_2 = load i38* %input_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 97 'load' 'input_k_0_V_load_2' <Predicate = (!icmp_ln182)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_6 : Operation 98 [2/2] (2.32ns)   --->   "%rotated_k_0_V_load = load i38* %rotated_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 98 'load' 'rotated_k_0_V_load' <Predicate = (!icmp_ln182)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1831, i32 %tmp_s)" [./layer.h:188]   --->   Operation 99 'specregionend' 'empty_109' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:180]   --->   Operation 100 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i21* %cos_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 101 'load' 'cos_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_7 : Operation 102 [1/2] (2.32ns)   --->   "%input_q_0_V_load_2 = load i38* %input_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 102 'load' 'input_q_0_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i21* %sin_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 103 'load' 'sin_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 96> <ROM>
ST_7 : Operation 104 [1/2] (2.32ns)   --->   "%rotated_q_0_V_load = load i38* %rotated_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 104 'load' 'rotated_q_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_7 : Operation 105 [1/2] (2.32ns)   --->   "%input_k_0_V_load_2 = load i38* %input_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 105 'load' 'input_k_0_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_7 : Operation 106 [1/2] (2.32ns)   --->   "%rotated_k_0_V_load = load i38* %rotated_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 106 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>

State 8 <SV = 5> <Delay = 8.69>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %input_q_0_V_load_2 to i58" [./layer.h:184]   --->   Operation 107 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i21 %cos_tab_V_5_load to i58" [./layer.h:184]   --->   Operation 108 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i58 %sext_ln1118, %sext_ln1118_6" [./layer.h:184]   --->   Operation 109 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i38 %rotated_q_0_V_load to i58" [./layer.h:184]   --->   Operation 110 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %sin_tab_V_5_load to i58" [./layer.h:184]   --->   Operation 111 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (8.69ns)   --->   "%mul_ln1118_4 = mul i58 %sext_ln1118_7, %sext_ln1118_8" [./layer.h:184]   --->   Operation 112 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i38 %input_k_0_V_load_2 to i58" [./layer.h:186]   --->   Operation 113 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (8.69ns)   --->   "%mul_ln1118_5 = mul i58 %sext_ln1118_9, %sext_ln1118_6" [./layer.h:186]   --->   Operation 114 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i38 %rotated_k_0_V_load to i58" [./layer.h:186]   --->   Operation 115 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (8.69ns)   --->   "%mul_ln1118_6 = mul i58 %sext_ln1118_10, %sext_ln1118_8" [./layer.h:186]   --->   Operation 116 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 5.68>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1832) nounwind" [./layer.h:182]   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%output_q_0_V_addr = getelementptr [24 x i38]* %output_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 118 'getelementptr' 'output_q_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_k_0_V_addr = getelementptr [24 x i38]* %output_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 119 'getelementptr' 'output_k_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (3.36ns)   --->   "%add_ln1192 = add i58 %mul_ln1118_4, %mul_ln1118" [./layer.h:184]   --->   Operation 120 'add' 'add_ln1192' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192, i32 20, i32 57)" [./layer.h:184]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (2.32ns)   --->   "store i38 %trunc_ln, i38* %output_q_0_V_addr, align 8" [./layer.h:184]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_9 : Operation 123 [1/1] (3.36ns)   --->   "%add_ln1192_1 = add i58 %mul_ln1118_6, %mul_ln1118_5" [./layer.h:186]   --->   Operation 123 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_1, i32 20, i32 57)" [./layer.h:186]   --->   Operation 124 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (2.32ns)   --->   "store i38 %trunc_ln708_s, i38* %output_k_0_V_addr, align 8" [./layer.h:186]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 24> <RAM>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:182]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_q_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_k_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_q_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_k_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rotated_q_0_V        (alloca           ) [ 0011111111]
rotated_k_0_V        (alloca           ) [ 0011111111]
br_ln168             (br               ) [ 0111100000]
i_0                  (phi              ) [ 0010000000]
icmp_ln168           (icmp             ) [ 0011100000]
empty                (speclooptripcount) [ 0000000000]
i                    (add              ) [ 0111100000]
br_ln168             (br               ) [ 0000000000]
specloopname_ln168   (specloopname     ) [ 0000000000]
tmp_65               (bitconcatenate   ) [ 0000000000]
tmp_66               (bitconcatenate   ) [ 0000000000]
zext_ln1265          (zext             ) [ 0000000000]
sub_ln1265           (sub              ) [ 0001100000]
tmp                  (specregionbegin  ) [ 0001100000]
br_ln170             (br               ) [ 0011100000]
br_ln180             (br               ) [ 0011111111]
k_0_0                (phi              ) [ 0001000000]
zext_ln170           (zext             ) [ 0000000000]
icmp_ln170           (icmp             ) [ 0011100000]
empty_107            (speclooptripcount) [ 0000000000]
add_ln170            (add              ) [ 0011100000]
br_ln170             (br               ) [ 0000000000]
zext_ln203           (zext             ) [ 0000000000]
add_ln203            (add              ) [ 0000000000]
sext_ln203           (sext             ) [ 0000100000]
input_q_0_V_addr_1   (getelementptr    ) [ 0000100000]
input_k_0_V_addr_1   (getelementptr    ) [ 0000100000]
add_ln171            (add              ) [ 0000000000]
zext_ln1265_3        (zext             ) [ 0000000000]
add_ln1265           (add              ) [ 0000000000]
sext_ln1265          (sext             ) [ 0000100000]
input_q_0_V_addr     (getelementptr    ) [ 0000100000]
input_k_0_V_addr     (getelementptr    ) [ 0000100000]
empty_106            (specregionend    ) [ 0000000000]
br_ln168             (br               ) [ 0111100000]
specloopname_ln170   (specloopname     ) [ 0000000000]
rotated_q_0_V_addr   (getelementptr    ) [ 0000000000]
rotated_k_0_V_addr   (getelementptr    ) [ 0000000000]
rotated_q_0_V_addr_1 (getelementptr    ) [ 0000000000]
rotated_k_0_V_addr_1 (getelementptr    ) [ 0000000000]
input_q_0_V_load     (load             ) [ 0000000000]
sub_ln703            (sub              ) [ 0000000000]
store_ln171          (store            ) [ 0000000000]
input_k_0_V_load     (load             ) [ 0000000000]
sub_ln703_38         (sub              ) [ 0000000000]
store_ln172          (store            ) [ 0000000000]
input_q_0_V_load_1   (load             ) [ 0000000000]
store_ln173          (store            ) [ 0000000000]
input_k_0_V_load_1   (load             ) [ 0000000000]
store_ln174          (store            ) [ 0000000000]
br_ln170             (br               ) [ 0011100000]
i14_0                (phi              ) [ 0000010000]
icmp_ln180           (icmp             ) [ 0000011111]
empty_108            (speclooptripcount) [ 0000000000]
i_2                  (add              ) [ 0010011111]
br_ln180             (br               ) [ 0000000000]
specloopname_ln180   (specloopname     ) [ 0000000000]
tmp_67               (bitconcatenate   ) [ 0000000000]
tmp_68               (bitconcatenate   ) [ 0000000000]
zext_ln1116          (zext             ) [ 0000000000]
sub_ln1116           (sub              ) [ 0000001111]
tmp_s                (specregionbegin  ) [ 0000001111]
br_ln182             (br               ) [ 0000011111]
ret_ln190            (ret              ) [ 0000000000]
k16_0_0              (phi              ) [ 0000001000]
icmp_ln182           (icmp             ) [ 0000011111]
empty_110            (speclooptripcount) [ 0000000000]
add_ln182            (add              ) [ 0000011111]
br_ln182             (br               ) [ 0000000000]
zext_ln183           (zext             ) [ 0000000000]
zext_ln1116_1        (zext             ) [ 0000000000]
add_ln1116           (add              ) [ 0000000000]
sext_ln1116          (sext             ) [ 0000000111]
input_q_0_V_addr_2   (getelementptr    ) [ 0000000100]
input_k_0_V_addr_2   (getelementptr    ) [ 0000000100]
rotated_q_0_V_addr_2 (getelementptr    ) [ 0000000100]
rotated_k_0_V_addr_2 (getelementptr    ) [ 0000000100]
cos_tab_V_5_addr     (getelementptr    ) [ 0000000100]
sin_tab_V_5_addr     (getelementptr    ) [ 0000000100]
empty_109            (specregionend    ) [ 0000000000]
br_ln180             (br               ) [ 0010011111]
cos_tab_V_5_load     (load             ) [ 0000000010]
input_q_0_V_load_2   (load             ) [ 0000000010]
sin_tab_V_5_load     (load             ) [ 0000000010]
rotated_q_0_V_load   (load             ) [ 0000000010]
input_k_0_V_load_2   (load             ) [ 0000000010]
rotated_k_0_V_load   (load             ) [ 0000000010]
sext_ln1118          (sext             ) [ 0000000000]
sext_ln1118_6        (sext             ) [ 0000000000]
mul_ln1118           (mul              ) [ 0000000001]
sext_ln1118_7        (sext             ) [ 0000000000]
sext_ln1118_8        (sext             ) [ 0000000000]
mul_ln1118_4         (mul              ) [ 0000000001]
sext_ln1118_9        (sext             ) [ 0000000000]
mul_ln1118_5         (mul              ) [ 0000000001]
sext_ln1118_10       (sext             ) [ 0000000000]
mul_ln1118_6         (mul              ) [ 0000000001]
specloopname_ln182   (specloopname     ) [ 0000000000]
output_q_0_V_addr    (getelementptr    ) [ 0000000000]
output_k_0_V_addr    (getelementptr    ) [ 0000000000]
add_ln1192           (add              ) [ 0000000000]
trunc_ln             (partselect       ) [ 0000000000]
store_ln184          (store            ) [ 0000000000]
add_ln1192_1         (add              ) [ 0000000000]
trunc_ln708_s        (partselect       ) [ 0000000000]
store_ln186          (store            ) [ 0000000000]
br_ln182             (br               ) [ 0000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_q_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_q_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_k_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_k_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_q_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_q_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_k_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_k_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1827"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1829"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1830"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1831"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="rotated_q_0_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_q_0_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rotated_k_0_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_k_0_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_q_0_V_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="38" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_q_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_k_0_V_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="38" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_k_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_q_0_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="38" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_q_0_V_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_k_0_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="38" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_k_0_V_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="38" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="38" slack="0"/>
<pin id="125" dir="1" index="7" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_q_0_V_load/3 input_q_0_V_load_1/3 input_q_0_V_load_2/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="38" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="38" slack="0"/>
<pin id="130" dir="1" index="7" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_k_0_V_load/3 input_k_0_V_load_1/3 input_k_0_V_load_2/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rotated_q_0_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="1"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rotated_k_0_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="1"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="rotated_q_0_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="1"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="rotated_k_0_V_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="1"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="38" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="168" dir="0" index="4" bw="5" slack="0"/>
<pin id="169" dir="0" index="5" bw="38" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="38" slack="1"/>
<pin id="171" dir="1" index="7" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln171/4 store_ln173/4 rotated_q_0_V_load/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="38" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="5" slack="0"/>
<pin id="175" dir="0" index="5" bw="38" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="38" slack="1"/>
<pin id="177" dir="1" index="7" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln172/4 store_ln174/4 rotated_k_0_V_load/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_q_0_V_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="38" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_q_0_V_addr_2/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="input_k_0_V_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="38" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_k_0_V_addr_2/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rotated_q_0_V_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr_2/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="rotated_k_0_V_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr_2/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cos_tab_V_5_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="21" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_tab_V_5_addr/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_tab_V_5_load/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sin_tab_V_5_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="21" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_tab_V_5_addr/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_tab_V_5_load/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="output_q_0_V_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="38" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="3"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_q_0_V_addr/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="output_k_0_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="38" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="3"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_k_0_V_addr/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln184_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="38" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln186_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="38" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/9 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="k_0_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_0_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i14_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i14_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i14_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i14_0/5 "/>
</bind>
</comp>

<comp id="295" class="1005" name="k16_0_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k16_0_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="k16_0_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k16_0_0/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln168_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_65_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_66_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln1265_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1265_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln170_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln170_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln170_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln203_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln203_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln203_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln171_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln1265_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_3/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln1265_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1265_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln703_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="38" slack="0"/>
<pin id="399" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln703_38_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="38" slack="0"/>
<pin id="406" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_38/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln180_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_67_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_68_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln1116_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln1116_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln182_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln182_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln183_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln1116_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln1116_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="1"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln1116_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln1118_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="38" slack="1"/>
<pin id="485" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln1118_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="21" slack="1"/>
<pin id="488" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mul_ln1118_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="38" slack="0"/>
<pin id="491" dir="0" index="1" bw="21" slack="0"/>
<pin id="492" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln1118_7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="38" slack="1"/>
<pin id="497" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1118_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="21" slack="1"/>
<pin id="500" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mul_ln1118_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="38" slack="0"/>
<pin id="503" dir="0" index="1" bw="21" slack="0"/>
<pin id="504" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln1118_9_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="38" slack="1"/>
<pin id="509" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="mul_ln1118_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="38" slack="0"/>
<pin id="512" dir="0" index="1" bw="21" slack="0"/>
<pin id="513" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln1118_10_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="38" slack="1"/>
<pin id="518" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mul_ln1118_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="38" slack="0"/>
<pin id="521" dir="0" index="1" bw="21" slack="0"/>
<pin id="522" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_6/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln1192_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="58" slack="1"/>
<pin id="527" dir="0" index="1" bw="58" slack="1"/>
<pin id="528" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="38" slack="0"/>
<pin id="531" dir="0" index="1" bw="58" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="7" slack="0"/>
<pin id="534" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1192_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="58" slack="1"/>
<pin id="542" dir="0" index="1" bw="58" slack="1"/>
<pin id="543" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln708_s_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="38" slack="0"/>
<pin id="546" dir="0" index="1" bw="58" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="0" index="3" bw="7" slack="0"/>
<pin id="549" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/9 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="563" class="1005" name="sub_ln1265_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="1"/>
<pin id="565" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln170_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln170 "/>
</bind>
</comp>

<comp id="577" class="1005" name="sext_ln203_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="583" class="1005" name="input_q_0_V_addr_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="1"/>
<pin id="585" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_addr_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="input_k_0_V_addr_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_addr_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="sext_ln1265_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1265 "/>
</bind>
</comp>

<comp id="599" class="1005" name="input_q_0_V_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="1"/>
<pin id="601" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="input_k_0_V_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="1"/>
<pin id="606" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="i_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sub_ln1116_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="1"/>
<pin id="619" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1116 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln182_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln182 "/>
</bind>
</comp>

<comp id="630" class="1005" name="sext_ln1116_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="3"/>
<pin id="632" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="636" class="1005" name="input_q_0_V_addr_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="1"/>
<pin id="638" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_addr_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="input_k_0_V_addr_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_addr_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="rotated_q_0_V_addr_2_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_V_addr_2 "/>
</bind>
</comp>

<comp id="651" class="1005" name="rotated_k_0_V_addr_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="1"/>
<pin id="653" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_V_addr_2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="cos_tab_V_5_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="1"/>
<pin id="658" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_tab_V_5_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="sin_tab_V_5_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="1"/>
<pin id="663" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_tab_V_5_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="cos_tab_V_5_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="21" slack="1"/>
<pin id="668" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="cos_tab_V_5_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="input_q_0_V_load_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="38" slack="1"/>
<pin id="673" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_load_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="sin_tab_V_5_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="21" slack="1"/>
<pin id="678" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sin_tab_V_5_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="rotated_q_0_V_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="38" slack="1"/>
<pin id="683" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_V_load "/>
</bind>
</comp>

<comp id="686" class="1005" name="input_k_0_V_load_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="38" slack="1"/>
<pin id="688" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_load_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="rotated_k_0_V_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="38" slack="1"/>
<pin id="693" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_V_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="mul_ln1118_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="58" slack="1"/>
<pin id="698" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="701" class="1005" name="mul_ln1118_4_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="58" slack="1"/>
<pin id="703" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="706" class="1005" name="mul_ln1118_5_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="58" slack="1"/>
<pin id="708" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln1118_6_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="58" slack="1"/>
<pin id="713" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="82" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="131"><net_src comp="89" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="132" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="138" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="110" pin="7"/><net_sink comp="156" pin=4"/></net>

<net id="173"><net_src comp="144" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="178"><net_src comp="116" pin="7"/><net_sink comp="162" pin=4"/></net>

<net id="179"><net_src comp="150" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="180" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="194" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="234"><net_src comp="187" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="235"><net_src comp="200" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="236" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="243" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="266" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="266" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="266" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="266" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="318" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="277" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="277" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="277" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="277" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="379"><net_src comp="344" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="110" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="116" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="414"><net_src comp="288" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="288" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="288" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="288" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="14" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="299" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="299" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="299" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="469"><net_src comp="299" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="486" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="498" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="539"><net_src comp="529" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="72" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="554"><net_src comp="544" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="561"><net_src comp="312" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="566"><net_src comp="338" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="575"><net_src comp="354" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="580"><net_src comp="369" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="586"><net_src comp="82" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="591"><net_src comp="89" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="596"><net_src comp="390" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="602"><net_src comp="96" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="607"><net_src comp="103" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="615"><net_src comp="416" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="620"><net_src comp="442" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="628"><net_src comp="454" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="633"><net_src comp="475" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="639"><net_src comp="180" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="644"><net_src comp="187" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="649"><net_src comp="194" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="654"><net_src comp="200" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="659"><net_src comp="206" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="664"><net_src comp="220" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="669"><net_src comp="213" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="674"><net_src comp="110" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="679"><net_src comp="227" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="684"><net_src comp="156" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="689"><net_src comp="116" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="694"><net_src comp="162" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="699"><net_src comp="489" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="704"><net_src comp="501" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="709"><net_src comp="510" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="714"><net_src comp="519" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="540" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_q_0_V | {9 }
	Port: output_k_0_V | {9 }
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
 - Input state : 
	Port: apply_rotary_pos_emb : input_q_0_V | {3 4 6 7 }
	Port: apply_rotary_pos_emb : input_k_0_V | {3 4 6 7 }
	Port: apply_rotary_pos_emb : cos_tab_V_5 | {6 7 }
	Port: apply_rotary_pos_emb : sin_tab_V_5 | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln168 : 1
		i : 1
		br_ln168 : 2
		tmp_65 : 1
		tmp_66 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 3
		zext_ln170 : 1
		icmp_ln170 : 1
		add_ln170 : 1
		br_ln170 : 2
		zext_ln203 : 1
		add_ln203 : 2
		sext_ln203 : 3
		input_q_0_V_addr_1 : 4
		input_k_0_V_addr_1 : 4
		add_ln171 : 2
		zext_ln1265_3 : 3
		add_ln1265 : 4
		sext_ln1265 : 5
		input_q_0_V_addr : 6
		input_k_0_V_addr : 6
		input_q_0_V_load : 7
		input_k_0_V_load : 7
		input_q_0_V_load_1 : 5
		input_k_0_V_load_1 : 5
	State 4
		sub_ln703 : 1
		store_ln171 : 2
		sub_ln703_38 : 1
		store_ln172 : 2
		store_ln173 : 1
		store_ln174 : 1
	State 5
		icmp_ln180 : 1
		i_2 : 1
		br_ln180 : 2
		tmp_67 : 1
		tmp_68 : 1
		zext_ln1116 : 2
		sub_ln1116 : 3
	State 6
		icmp_ln182 : 1
		add_ln182 : 1
		br_ln182 : 2
		zext_ln183 : 1
		zext_ln1116_1 : 1
		add_ln1116 : 2
		sext_ln1116 : 3
		input_q_0_V_addr_2 : 4
		input_k_0_V_addr_2 : 4
		rotated_q_0_V_addr_2 : 4
		rotated_k_0_V_addr_2 : 4
		cos_tab_V_5_addr : 2
		cos_tab_V_5_load : 3
		input_q_0_V_load_2 : 5
		sin_tab_V_5_addr : 2
		sin_tab_V_5_load : 3
		rotated_q_0_V_load : 5
		input_k_0_V_load_2 : 5
		rotated_k_0_V_load : 5
	State 7
	State 8
		mul_ln1118 : 1
		mul_ln1118_4 : 1
		mul_ln1118_5 : 1
		mul_ln1118_6 : 1
	State 9
		trunc_ln : 1
		store_ln184 : 2
		trunc_ln708_s : 1
		store_ln186 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_312       |    0    |    0    |    10   |
|          |    add_ln170_fu_354   |    0    |    0    |    12   |
|          |    add_ln203_fu_364   |    0    |    0    |    15   |
|          |    add_ln171_fu_375   |    0    |    0    |    13   |
|    add   |   add_ln1265_fu_385   |    0    |    0    |    15   |
|          |       i_2_fu_416      |    0    |    0    |    10   |
|          |    add_ln182_fu_454   |    0    |    0    |    13   |
|          |   add_ln1116_fu_470   |    0    |    0    |    15   |
|          |   add_ln1192_fu_525   |    0    |    0    |    65   |
|          |  add_ln1192_1_fu_540  |    0    |    0    |    65   |
|----------|-----------------------|---------|---------|---------|
|          |   sub_ln1265_fu_338   |    0    |    0    |    15   |
|    sub   |    sub_ln703_fu_396   |    0    |    0    |    45   |
|          |  sub_ln703_38_fu_403  |    0    |    0    |    45   |
|          |   sub_ln1116_fu_442   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1118_fu_489   |    3    |    0    |    27   |
|    mul   |  mul_ln1118_4_fu_501  |    3    |    0    |    27   |
|          |  mul_ln1118_5_fu_510  |    3    |    0    |    27   |
|          |  mul_ln1118_6_fu_519  |    3    |    0    |    27   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln168_fu_306   |    0    |    0    |    8    |
|   icmp   |   icmp_ln170_fu_348   |    0    |    0    |    9    |
|          |   icmp_ln180_fu_410   |    0    |    0    |    8    |
|          |   icmp_ln182_fu_448   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_65_fu_318     |    0    |    0    |    0    |
|bitconcatenate|     tmp_66_fu_326     |    0    |    0    |    0    |
|          |     tmp_67_fu_422     |    0    |    0    |    0    |
|          |     tmp_68_fu_430     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln1265_fu_334  |    0    |    0    |    0    |
|          |   zext_ln170_fu_344   |    0    |    0    |    0    |
|          |   zext_ln203_fu_360   |    0    |    0    |    0    |
|   zext   |  zext_ln1265_3_fu_381 |    0    |    0    |    0    |
|          |   zext_ln1116_fu_438  |    0    |    0    |    0    |
|          |   zext_ln183_fu_460   |    0    |    0    |    0    |
|          |  zext_ln1116_1_fu_466 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln203_fu_369   |    0    |    0    |    0    |
|          |   sext_ln1265_fu_390  |    0    |    0    |    0    |
|          |   sext_ln1116_fu_475  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_483  |    0    |    0    |    0    |
|   sext   |  sext_ln1118_6_fu_486 |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_495 |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_498 |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_507 |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_516 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_529    |    0    |    0    |    0    |
|          |  trunc_ln708_s_fu_544 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    12   |    0    |   495   |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|rotated_k_0_V|    3   |    0   |    0   |    0   |
|rotated_q_0_V|    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    6   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln170_reg_572     |    3   |
|      add_ln182_reg_625     |    4   |
|  cos_tab_V_5_addr_reg_656  |    7   |
|  cos_tab_V_5_load_reg_666  |   21   |
|        i14_0_reg_284       |    2   |
|         i_0_reg_262        |    2   |
|         i_2_reg_612        |    2   |
|          i_reg_558         |    2   |
| input_k_0_V_addr_1_reg_588 |    5   |
| input_k_0_V_addr_2_reg_641 |    5   |
|  input_k_0_V_addr_reg_604  |    5   |
| input_k_0_V_load_2_reg_686 |   38   |
| input_q_0_V_addr_1_reg_583 |    5   |
| input_q_0_V_addr_2_reg_636 |    5   |
|  input_q_0_V_addr_reg_599  |    5   |
| input_q_0_V_load_2_reg_671 |   38   |
|       k16_0_0_reg_295      |    4   |
|        k_0_0_reg_273       |    3   |
|    mul_ln1118_4_reg_701    |   58   |
|    mul_ln1118_5_reg_706    |   58   |
|    mul_ln1118_6_reg_711    |   58   |
|     mul_ln1118_reg_696     |   58   |
|rotated_k_0_V_addr_2_reg_651|    5   |
| rotated_k_0_V_load_reg_691 |   38   |
|rotated_q_0_V_addr_2_reg_646|    5   |
| rotated_q_0_V_load_reg_681 |   38   |
|     sext_ln1116_reg_630    |   64   |
|     sext_ln1265_reg_593    |   64   |
|     sext_ln203_reg_577     |   64   |
|  sin_tab_V_5_addr_reg_661  |    7   |
|  sin_tab_V_5_load_reg_676  |   21   |
|     sub_ln1116_reg_617     |    6   |
|     sub_ln1265_reg_563     |    6   |
+----------------------------+--------+
|            Total           |   706  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_162 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_213 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_227 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   || 14.4265 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |    0   |   495  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   706  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   12   |   14   |   706  |   603  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
