#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  2 17:10:01 2022
# Process ID: 5232
# Current directory: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log soc_up_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_up_top.tcl
# Log file: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/soc_up_top.vds
# Journal file: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_up_top.tcl -notrace
Command: synth_design -top soc_up_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11896 
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_base [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-2490] overwriting previous definition of module asym_bwe_bb [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7959]
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_dpdistram [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8020]
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_dprom [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8160]
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_sdpram [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_spram [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_sprom [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8637]
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_memory_tdpram [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
WARNING: [Synth 8-2507] parameter declaration becomes local in DCache with formal parameter declaration list [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in DCache with formal parameter declaration list [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in DCache with formal parameter declaration list [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in DCache with formal parameter declaration list [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in DCache with formal parameter declaration list [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in Icache with formal parameter declaration list [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 970.984 ; gain = 243.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_up_top' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:219]
INFO: [Synth 8-6157] synthesizing module 'ex_ila' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/ex_ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_ila' (2#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/ex_ila_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:236]
INFO: [Synth 8-6157] synthesizing module 'pc_ila' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/pc_ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pc_ila' (3#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/pc_ila_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:253]
INFO: [Synth 8-6157] synthesizing module 'complex_ila' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/complex_ila_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'complex_ila' (4#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/complex_ila_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AXI_Interface' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v:760]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v:1365]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v:1451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/axi_crossbar_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar' (5#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/axi_crossbar_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Interface' (6#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v:760]
INFO: [Synth 8-6157] synthesizing module 'Icache' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ASSOC_NUM bound to: 2 - type: integer 
	Parameter WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 32768 - type: integer 
	Parameter BLOCK_NUMS bound to: 256 - type: integer 
	Parameter BYTES_PER_WORD bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter LOOKUP bound to: 2'b00 
	Parameter MISS bound to: 2'b01 
	Parameter REFILL bound to: 2'b10 
	Parameter REFILLDONE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "8" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v:47]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "8" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v:48]
INFO: [Synth 8-6157] synthesizing module 'simple_port_ram' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:86]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (7#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (8#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'simple_port_ram' (9#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:86]
INFO: [Synth 8-6157] synthesizing module 'simple_port_lutram' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:3]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 5376 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 5376 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 21 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 21 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 21 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 0 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 5376 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 21 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 21 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 21 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 0 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 21 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 21 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 21 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 21 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 21 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 21 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 21 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (9#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (10#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'simple_port_lutram' (11#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:3]
INFO: [Synth 8-6157] synthesizing module 'PLRU' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v:3]
	Parameter ASSOC_NUM bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PLRU' (12#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v:3]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v:221]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Icache' (13#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCache' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CACHELINE_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_WIDTH bound to: 68 - type: integer 
	Parameter ASSOC_NUM bound to: 2 - type: integer 
	Parameter WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 32768 - type: integer 
	Parameter BLOCK_NUMS bound to: 256 - type: integer 
	Parameter BYTES_PER_WORD bound to: 4 - type: integer 
	Parameter INDEX_WIDTH bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter TAG_WIDTH bound to: 20 - type: integer 
	Parameter WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter DIRTY_WIDTH bound to: 1 - type: integer 
	Parameter LOOKUP bound to: 3'b000 
	Parameter MISSDIRTY bound to: 3'b001 
	Parameter WRITEBACK bound to: 3'b010 
	Parameter MISSCLEAN bound to: 3'b011 
	Parameter REFILL bound to: 3'b100 
	Parameter REFILLDONE bound to: 3'b101 
	Parameter UNCACHE_LOOKUP bound to: 3'b000 
	Parameter UNCACHE_LOAD bound to: 3'b001 
	Parameter WRITE_FIFO bound to: 3'b010 
	Parameter UNCACHE_RETURN bound to: 3'b011 
	Parameter UNCACHE_DONE bound to: 3'b100 
	Parameter WRITE_IDLE bound to: 1'b0 
	Parameter WRITE_START bound to: 1'b1 
	Parameter FIFO_IDLE bound to: 2'b00 
	Parameter FIFO_WAIT bound to: 2'b01 
	Parameter FIFO_RETURN bound to: 2'b10 
	Parameter CACHEINST_IDLE bound to: 2'b00 
	Parameter CACHEINST_LOOKUP bound to: 2'b01 
	Parameter CACHEINST_WAIT bound to: 2'b10 
	Parameter CACHEINST_DONE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "6" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:107]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "6" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:109]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "6" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:110]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "6" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:111]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "6" *) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:112]
INFO: [Synth 8-6157] synthesizing module 'simple_port_lutram__parameterized0' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:3]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 0 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 0 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (13#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (13#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'simple_port_lutram__parameterized0' (13#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/FIFO.v:1]
	Parameter FIFO_WIDTH bound to: 68 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (14#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/FIFO.v:1]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:525]
WARNING: [Synth 8-6014] Unused sequential element writebuffer_data_hit_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:299]
WARNING: [Synth 8-6014] Unused sequential element writebuffer_data_tag_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:300]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'DCache' (15#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v:3]
INFO: [Synth 8-6157] synthesizing module 'pre_if_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PREIF_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'ITLB_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v:3]
	Parameter ITLB_IDLE bound to: 1'b0 
	Parameter ITLB_START bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element ITLB_Buffer_c0_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v:123]
WARNING: [Synth 8-6014] Unused sequential element ITLB_Buffer_d0_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v:124]
WARNING: [Synth 8-6014] Unused sequential element ITLB_Buffer_c1_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v:127]
WARNING: [Synth 8-6014] Unused sequential element ITLB_Buffer_d1_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ITLB_stage' (16#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pre_if_stage' (17#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PREIF_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/IF_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'BPU' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v:3]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter PHT_NUMS bound to: 256 - type: integer 
	Parameter W_Taken bound to: 2'b00 
	Parameter S_Taken bound to: 2'b01 
	Parameter WN_Taken bound to: 2'b10 
	Parameter SN_Taken bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v:49]
INFO: [Synth 8-6157] synthesizing module 'simple_port_ram__parameterized0' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:86]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter MEMORY_SIZE bound to: 14336 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
	Parameter MEMORY_SIZE bound to: 14336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 56 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 56 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 56 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 14336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 56 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 56 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 56 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 56 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 56 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 56 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 56 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 56 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 56 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 56 - type: integer 
	Parameter rstb_loop_iter bound to: 56 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 56 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (17#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (17#1) [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'simple_port_ram__parameterized0' (17#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v:86]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'BPU' (18#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v:3]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (19#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/IF_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ID_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v:15]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (20#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v:15]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v:2]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (21#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (22#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (23#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ID_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/EXE_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:3]
	Parameter MUL_IDLE bound to: 2'b00 
	Parameter MUL_STAGE1 bound to: 2'b01 
	Parameter MUL_STAGE2 bound to: 2'b10 
	Parameter MUL_STAGE3 bound to: 2'b11 
	Parameter DIV_IDLE bound to: 1'b0 
	Parameter DIV_START bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'cloclz_cnt' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/cloclz_cnt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cloclz_cnt' (24#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/cloclz_cnt.v:1]
INFO: [Synth 8-6157] synthesizing module 'trap' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/trap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'trap' (25#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/trap.v:3]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (26#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/multiplier_stub.v:6]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:222]
INFO: [Synth 8-6157] synthesizing module 'mydiv' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/mydiv_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mydiv' (27#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/mydiv_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mydiv_unsigned' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/mydiv_unsigned_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mydiv_unsigned' (28#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/mydiv_unsigned_stub.v:6]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:308]
INFO: [Synth 8-6155] done synthesizing module 'alu' (29#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (30#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/EXE_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'm1_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/M1_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'CP0_Reg' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v:3]
	Parameter TLBNUM bound to: 16 - type: integer 
	Parameter Config_reset_val bound to: -2147483517 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element CP0_PageMask_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v:288]
INFO: [Synth 8-6155] done synthesizing module 'CP0_Reg' (31#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'DTLB_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v:3]
	Parameter DTLB_IDLE bound to: 1'b0 
	Parameter DTLB_START bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element DTLB_Buffer_index_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v:209]
INFO: [Synth 8-6155] done synthesizing module 'DTLB_stage' (32#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'm1_stage' (33#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/M1_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/MEM_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (34#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/MEM_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/WB_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (35#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/WB_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'tlb' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tlb.v:1]
	Parameter TLBNUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tlb' (36#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tlb.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_pc_ila'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:236]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ex_ila'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:219]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm1_stage'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:583]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pre_if_stage'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:446]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_complex_ila'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:253]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'wb_stage'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:705]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'exe_stage'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:551]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'id_stage'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:506]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_tlb'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:733]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_DCache'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:403]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mem_stage'. This will prevent further optimization [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:678]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (37#1) [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:2]
WARNING: [Synth 8-7023] instance 'cpu_mid' of module 'mycpu_top' has 43 connections declared, but only 39 given [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:577]
INFO: [Synth 8-6157] synthesizing module 'axi_slave_mux' [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v:37]
INFO: [Synth 8-6157] synthesizing module 'nb_sync_fifo_mux' [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v:1034]
	Parameter FIFO_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nb_sync_fifo_mux' (38#1) [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v:1034]
WARNING: [Synth 8-6014] Unused sequential element rd_data_pre_sel_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v:987]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave_mux' (39#1) [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v:37]
INFO: [Synth 8-6157] synthesizing module 'spi_flash_ctrl' [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:34]
	Parameter S_IDLE bound to: 10'b0000000001 
	Parameter S_IOREAD bound to: 10'b0000000010 
	Parameter S_CSTURN bound to: 10'b0000000100 
	Parameter S_ADDR bound to: 10'b0000001000 
	Parameter S_DATA bound to: 10'b0000010000 
	Parameter S_WAITBUS bound to: 10'b0000100000 
	Parameter S_PDENTER bound to: 10'b0001000000 
	Parameter S_PDEXIT bound to: 10'b0010000000 
	Parameter S_STARTUP bound to: 10'b0100000000 
	Parameter S_PWRDOWN bound to: 10'b1000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:317]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:317]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:434]
INFO: [Synth 8-155] case statement is not full and has no default [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:434]
INFO: [Synth 8-6157] synthesizing module 'simple_spi_top' [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:526]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:601]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:601]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo4' [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:839]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo4' (40#1) [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:839]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:688]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:688]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:721]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:721]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi_top' (41#1) [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:526]
INFO: [Synth 8-6155] done synthesizing module 'spi_flash_ctrl' (42#1) [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:34]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:316]
INFO: [Synth 8-6157] synthesizing module 'lcd' [E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v:12]
INFO: [Synth 8-6157] synthesizing module 'init_img_rom' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/init_img_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'init_img_rom' (43#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/init_img_rom_stub.v:6]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (17) of module 'init_img_rom' [E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v:93]
INFO: [Synth 8-6155] done synthesizing module 'lcd' (44#1) [E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v:12]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:274]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:275]
WARNING: [Synth 8-6014] Unused sequential element buf_burst_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:276]
WARNING: [Synth 8-6014] Unused sequential element buf_lock_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:277]
WARNING: [Synth 8-6014] Unused sequential element buf_cache_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:278]
WARNING: [Synth 8-6014] Unused sequential element buf_prot_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:279]
WARNING: [Synth 8-3848] Net num_data in module/entity confreg does not have driver. [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:229]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (45#1) [E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v:53]
WARNING: [Synth 8-689] width (2) of port connection 's_awlock' does not match port width (1) of module 'confreg' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:927]
WARNING: [Synth 8-689] width (2) of port connection 's_arlock' does not match port width (1) of module 'confreg' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:947]
INFO: [Synth 8-6157] synthesizing module 'ethernet_top' [E:/study/game/code/test/display/soc_up/rtl/MAC/ethernet_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_top' [E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'RegFile2_64x16' [E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v:411]
	Parameter BITS bound to: 16 - type: integer 
	Parameter word_depth bound to: 64 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegFile2_64x16' (46#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v:411]
INFO: [Synth 8-6157] synthesizing module 'MAC_AXI' [E:/study/game/code/test/display/soc_up/rtl/MAC/mac_axi.v:34]
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter TFIFODEPTH bound to: 9 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter TCDEPTH bound to: 1 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'MAC' [E:/study/game/code/test/display/soc_up/rtl/MAC/mac.v:34]
	Parameter CSRWIDTH bound to: 32 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter TFIFODEPTH bound to: 9 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter TCDEPTH bound to: 1 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'DMA' [E:/study/game/code/test/display/soc_up/rtl/MAC/dma.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'DMA' (47#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/dma.v:34]
INFO: [Synth 8-6157] synthesizing module 'TLSM' [E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
WARNING: [Synth 8-6014] Unused sequential element ft22_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v:673]
INFO: [Synth 8-6155] done synthesizing module 'TLSM' (48#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v:34]
INFO: [Synth 8-6157] synthesizing module 'TFIFO' [E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter CACHEDEPTH bound to: 1 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
	Parameter CCWIDTH bound to: 48 - type: integer 
	Parameter CSWIDTH bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TFIFO' (49#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'TC' [E:/study/game/code/test/display/soc_up/rtl/MAC/tc.v:34]
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'TC' (50#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/tc.v:34]
INFO: [Synth 8-6157] synthesizing module 'BD' [E:/study/game/code/test/display/soc_up/rtl/MAC/bd.v:34]
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'BD' (51#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/bd.v:34]
INFO: [Synth 8-6157] synthesizing module 'RC' [E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v:34]
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'RC' (52#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'RFIFO' [E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter CACHEDEPTH bound to: 2 - type: integer 
	Parameter CSWIDTH bound to: 23 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wadg_0_r_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v:384]
WARNING: [Synth 8-6014] Unused sequential element wadg_r_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v:385]
WARNING: [Synth 8-6014] Unused sequential element wad_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v:412]
WARNING: [Synth 8-6014] Unused sequential element stat_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v:424]
INFO: [Synth 8-6155] done synthesizing module 'RFIFO' (53#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'RLSM' [E:/study/game/code/test/display/soc_up/rtl/MAC/rlsm.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'RLSM' (54#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/rlsm.v:34]
INFO: [Synth 8-6157] synthesizing module 'CSR' [E:/study/game/code/test/display/soc_up/rtl/MAC/csr.v:34]
	Parameter CSRWIDTH bound to: 32 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'CSR' (55#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/csr.v:34]
INFO: [Synth 8-6157] synthesizing module 'RSTC' [E:/study/game/code/test/display/soc_up/rtl/MAC/rstc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RSTC' (56#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/rstc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (57#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/mac.v:34]
INFO: [Synth 8-6157] synthesizing module 'MAC2AXI' [E:/study/game/code/test/display/soc_up/rtl/MAC/mac2axi.v:34]
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter MACDATAWIDTH bound to: 32 - type: integer 
	Parameter MACADDRESSWIDTH bound to: 32 - type: integer 
	Parameter CSRDATAWIDTH bound to: 32 - type: integer 
	Parameter CSRADDRESSWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MACDATA2AXI' [E:/study/game/code/test/display/soc_up/rtl/MAC/macdata2axi.v:34]
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter MACDATAWIDTH bound to: 32 - type: integer 
	Parameter MACADDRESSWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACDATA2AXI' (58#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/macdata2axi.v:34]
INFO: [Synth 8-6157] synthesizing module 'MACCSR2AXI' [E:/study/game/code/test/display/soc_up/rtl/MAC/maccsr2axi.v:34]
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter CSRDATAWIDTH bound to: 32 - type: integer 
	Parameter CSRADDRESSWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACCSR2AXI' (59#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/maccsr2axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC2AXI' (60#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/mac2axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC_AXI' (61#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/mac_axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (62#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'dpram_512x32' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/dpram_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dpram_512x32' (63#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/dpram_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_top' (64#1) [E:/study/game/code/test/display/soc_up/rtl/MAC/ethernet_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_33' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/clk_pll_33_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_33' (65#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/clk_pll_33_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (66#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_0' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_0' (67#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_axi_32' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/mig_axi_32_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_axi_32' (68#1) [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-5232-LAPTOP-S513OG68/realtime/mig_axi_32_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_axi' of module 'mig_axi_32' has 66 connections declared, but only 65 given [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:1322]
INFO: [Synth 8-6157] synthesizing module 'dma_master' [E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v:39]
	Parameter READ_IDLE bound to: 4'b0000 
	Parameter READ_READY bound to: 4'b0001 
	Parameter GET_ORDER bound to: 4'b0010 
	Parameter READ_ORDER bound to: 4'b0011 
	Parameter FINISH_READ_ORDER bound to: 4'b0100 
	Parameter R_DDR_WAIT bound to: 4'b0101 
	Parameter READ_DDR bound to: 4'b0110 
	Parameter READ_DDR_END bound to: 4'b0111 
	Parameter READ_DEV bound to: 4'b1000 
	Parameter READ_DEV_END bound to: 4'b1001 
	Parameter READ_STEP_END bound to: 4'b1010 
	Parameter WRITE_IDLE bound to: 4'b0000 
	Parameter W_DDR_WAIT bound to: 4'b0001 
	Parameter WRITE_DDR bound to: 4'b0010 
	Parameter WRITE_DDR_END bound to: 4'b0011 
	Parameter W_DMA_WAIT bound to: 4'b0100 
	Parameter WRITE_DMA bound to: 4'b0101 
	Parameter WRITE_DMA_END bound to: 4'b0110 
	Parameter WRITE_STEP_END bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element write_dma_to_ddr_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v:436]
INFO: [Synth 8-6155] done synthesizing module 'dma_master' (69#1) [E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_misc' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v:36]
	Parameter ADDR_APB bound to: 20 - type: integer 
	Parameter DATA_APB bound to: 8 - type: integer 
	Parameter L_ADDR bound to: 64 - type: integer 
	Parameter L_ID bound to: 8 - type: integer 
	Parameter L_DATA bound to: 128 - type: integer 
	Parameter L_MASK bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge' [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v:36]
	Parameter L_ADDR_APB bound to: 20 - type: integer 
	Parameter CSR_RW_SM_IDLE bound to: 4'b0001 
	Parameter CSR_RW_SM_GET_AXI_ADDR bound to: 4'b0010 
	Parameter CSR_RW_SM_SEND_AXI_RSP bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v:233]
WARNING: [Synth 8-6014] Unused sequential element apb_wr_size_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v:201]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge' (70#1) [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v:36]
INFO: [Synth 8-6157] synthesizing module 'apb_mux2' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v:36]
	Parameter ADDR_APB bound to: 20 - type: integer 
	Parameter DATA_APB bound to: 8 - type: integer 
	Parameter DATA_APB_32 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arb_2_1' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v:182]
INFO: [Synth 8-6155] done synthesizing module 'arb_2_1' (71#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v:182]
INFO: [Synth 8-6155] done synthesizing module 'apb_mux2' (72#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v:36]
INFO: [Synth 8-6157] synthesizing module 'UART_TOP' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v:39]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_transmitter.v:36]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
	Parameter s_send_guard1 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v:36]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/raminfr.v:34]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (73#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/raminfr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (74#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (75#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_transmitter.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_sync_flops.v:34]
	Parameter Tp bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (76#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_sync_flops.v:34]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v:36]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v:36]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (77#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v:36]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v:115]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (78#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (79#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'UART_TOP' (80#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'nand_module' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/nand_module.v:34]
INFO: [Synth 8-6157] synthesizing module 'NAND_top' [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v:34]
	Parameter NAND_IDLE bound to: 5'b00000 
	Parameter COMMAND_IN bound to: 5'b00001 
	Parameter ADDR_4_RD_WR bound to: 5'b00010 
	Parameter ADDR_4_ERASE_ID bound to: 5'b01010 
	Parameter READ_START bound to: 5'b00011 
	Parameter READ_WAIT bound to: 5'b00100 
	Parameter READ_WAIT_2 bound to: 5'b00110 
	Parameter READ_TRANSFER bound to: 5'b00111 
	Parameter WRITE_START bound to: 5'b10000 
	Parameter WRITE_DATA bound to: 5'b10001 
	Parameter PROGRAM bound to: 5'b10010 
	Parameter PROGRAM_FAIL bound to: 5'b10011 
	Parameter READ_ID bound to: 5'b10100 
	Parameter READ_STATUS bound to: 5'b10101 
	Parameter ID_TO_STATUS bound to: 5'b10110 
	Parameter ERASE bound to: 5'b10111 
	Parameter WAIT_ERASE bound to: 5'b11000 
	Parameter ERASE_FAIL bound to: 5'b11001 
	Parameter RESET bound to: 5'b11010 
	Parameter WAIT_RESET bound to: 5'b11011 
WARNING: [Synth 8-6014] Unused sequential element NAND_ACK_reg was removed.  [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v:424]
INFO: [Synth 8-6155] done synthesizing module 'NAND_top' (81#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v:34]
INFO: [Synth 8-6155] done synthesizing module 'nand_module' (82#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/nand_module.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_misc' (83#1) [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v:36]
WARNING: [Synth 8-3848] Net EJTAG_TDO in module/entity soc_up_top does not have driver. [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:91]
WARNING: [Synth 8-3848] Net UART_RI in module/entity soc_up_top does not have driver. [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:541]
INFO: [Synth 8-6155] done synthesizing module 'soc_up_top' (84#1) [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:36]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[19]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[18]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[17]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[16]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[15]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[14]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[13]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[12]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[11]
WARNING: [Synth 8-3331] design nand_module has unconnected port nand_dma_ack_i
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[7]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[6]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port lcr[7]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[31]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[30]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[29]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[28]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[27]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[26]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[25]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[24]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[23]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[22]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[21]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[20]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awburst[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awburst[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlock[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlock[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_wlast
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[31]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[30]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[29]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[28]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[27]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[26]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[25]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[24]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[23]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[22]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[21]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[20]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arburst[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arburst[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlock[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlock[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[3]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[2]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[3]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[2]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port order_addr_in[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port order_addr_in[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[3]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[1]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[3]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[1]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awsize_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awsize_i[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.297 ; gain = 518.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.637 ; gain = 538.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1266.637 ; gain = 538.852
---------------------------------------------------------------------------------
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[0]' of module 'RTL_REG_SYNC17'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_inst_tag_reg' of module 'RTL_REG_SYNC22'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_inst_index_reg' of module 'RTL_REG_SYNC21'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_data_valid_reg' of module 'RTL_REG_SYNC17'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_data_tag_reg' of module 'RTL_REG_SYNC22'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_data_index_reg' of module 'RTL_REG_SYNC21'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_data_offset_reg' of module 'RTL_REG_SYNC7'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'reqbuffer_data_wdata_reg' of module 'RTL_REG_SYNC5'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1266.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc] for cell 'mig_axi'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc] for cell 'mig_axi'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/axi_interconnect_0/axi_interconnect_0_in_context.xdc] for cell 'mig_axi_interconnect'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/axi_interconnect_0/axi_interconnect_0_in_context.xdc] for cell 'mig_axi_interconnect'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_pll_1'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_pll_1'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33/clk_pll_33_in_context.xdc] for cell 'clk_pll_33'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33/clk_pll_33_in_context.xdc] for cell 'clk_pll_33'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_tx'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_tx'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_rx'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_rx'
Parsing XDC File [e:/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/axi_crossbar/axi_crossbar_in_context.xdc] for cell 'cpu_mid/U_AXI_Interface/U_axi_crossbar'
Finished Parsing XDC File [e:/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/axi_crossbar/axi_crossbar_in_context.xdc] for cell 'cpu_mid/U_AXI_Interface/U_axi_crossbar'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'cpu_mid/exe_stage/u_alu/U_multiplier'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/multiplier/multiplier/multiplier_in_context.xdc] for cell 'cpu_mid/exe_stage/u_alu/U_multiplier'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/mydiv/mydiv/mydiv_in_context.xdc] for cell 'cpu_mid/exe_stage/u_alu/u_mydiv'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/mydiv/mydiv/mydiv_in_context.xdc] for cell 'cpu_mid/exe_stage/u_alu/u_mydiv'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/mydiv_unsigned/mydiv_unsigned/mydiv_unsigned_in_context.xdc] for cell 'cpu_mid/exe_stage/u_alu/u_mydiv_unsigned'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/mydiv_unsigned/mydiv_unsigned/mydiv_unsigned_in_context.xdc] for cell 'cpu_mid/exe_stage/u_alu/u_mydiv_unsigned'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila/ex_ila_in_context.xdc] for cell 'cpu_mid/U_ex_ila'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila/ex_ila_in_context.xdc] for cell 'cpu_mid/U_ex_ila'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila/pc_ila_in_context.xdc] for cell 'cpu_mid/U_pc_ila'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila/pc_ila_in_context.xdc] for cell 'cpu_mid/U_pc_ila'
Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila/complex_ila_in_context.xdc] for cell 'cpu_mid/U_complex_ila'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila/complex_ila_in_context.xdc] for cell 'cpu_mid/U_complex_ila'
Parsing XDC File [e:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/init_img_rom/init_img_rom/init_img_rom_in_context.xdc] for cell 'CONFREG/mylcd/init_image_module'
Finished Parsing XDC File [e:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/init_img_rom/init_img_rom/init_img_rom_in_context.xdc] for cell 'CONFREG/mylcd/init_image_module'
Parsing XDC File [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc]
WARNING: [Vivado 12-584] No ports matched 'ct_int'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'ct_sda'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'ct_scl'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'ct_rstn'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'ct_int'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'ct_sda'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'ct_scl'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'ct_rstn'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'gpio0'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'gpio1'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'gpio2'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'gpio3'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'gpio4'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'gpio0'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'gpio1'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'gpio2'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'gpio3'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'gpio4'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:198]
WARNING: [Vivado 12-507] No nets matched 'EJTAG_TCK_IBUF'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:240]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:245]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:245]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:245]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:245]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:246]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:246]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:247]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:247]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:248]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:248]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:249]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:249]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:250]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:250]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:251]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc:251]
Finished Parsing XDC File [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_up_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/study/game/code/test/display/soc_up/vivado_xpr/soc_up.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_up_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_up_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[0].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[0].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[1].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[1].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[2].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[2].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[3].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[0].genblk1[3].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[0].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[0].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[1].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[1].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[2].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[2].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[3].dcache_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_DCache/genblk6[1].genblk1[3].dcache_ram_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[0].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[0].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[1].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[1].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[2].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[2].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[3].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[0].genblk1[3].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[0].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[0].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[1].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[1].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[2].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[2].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[3].ram_bank/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/U_Icache/genblk4[1].genblk1[3].ram_bank/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/if_stage/u_BPU/PHT_ram_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu_mid/if_stage/u_BPU/PHT_ram_data/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_up_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_up_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1498.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1498.969 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mig_axi_interconnect' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu_mid/U_AXI_Interface/U_axi_crossbar' at clock pin 'aclk' is different from the actual clock period '30.303', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu_mid/exe_stage/u_alu/U_multiplier' at clock pin 'CLK' is different from the actual clock period '30.303', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu_mid/exe_stage/u_alu/u_mydiv' at clock pin 'aclk' is different from the actual clock period '30.303', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu_mid/exe_stage/u_alu/u_mydiv_unsigned' at clock pin 'aclk' is different from the actual clock period '30.303', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc, line 93).
Applied set_property DONT_TOUCH = true for mig_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mig_axi_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll_33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ETHERNET_TOP/dpram_512x32_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ETHERNET_TOP/dpram_512x32_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_AXI_Interface/U_axi_crossbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/exe_stage/u_alu/U_multiplier. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/exe_stage/u_alu/u_mydiv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/exe_stage/u_alu/u_mydiv_unsigned. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_ex_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_pc_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_complex_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CONFREG/mylcd/init_image_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[0].genblk1[0].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[0].genblk1[1].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[0].genblk1[2].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[0].genblk1[3].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[1].genblk1[0].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[1].genblk1[1].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[1].genblk1[2].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_Icache/\genblk4[1].genblk1[3].ram_bank /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[0].genblk1[0].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[0].genblk1[1].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[0].genblk1[2].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[0].genblk1[3].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[1].genblk1[0].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[1].genblk1[1].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[1].genblk1[2].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/U_DCache/\genblk6[1].genblk1[3].dcache_ram_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_mid/if_stage/u_BPU/PHT_ram_data/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'I_RD_state_reg' in module 'AXI_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'D_RD_state_reg' in module 'AXI_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'D_WR_state_reg' in module 'AXI_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'U_RD_state_reg' in module 'AXI_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'U_WR_state_reg' in module 'AXI_Interface'
INFO: [Synth 8-5544] ROM "AXI_I_RData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_D_RData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'icache_state_reg' in module 'Icache'
INFO: [Synth 8-802] inferred FSM for state register 'CacheInst_state_reg' in module 'DCache'
INFO: [Synth 8-802] inferred FSM for state register 'fifo_state_reg' in module 'DCache'
INFO: [Synth 8-802] inferred FSM for state register 'uncache_state_reg' in module 'DCache'
INFO: [Synth 8-802] inferred FSM for state register 'dcache_state_reg' in module 'DCache'
INFO: [Synth 8-5587] ROM size for "CacheInst_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "CacheInst_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 's_axis_dividend_tvalidu_reg' into 's_axis_divisor_tvalidu_reg' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:285]
INFO: [Synth 8-4471] merging register 's_axis_dividend_tvalid_reg' into 's_axis_divisor_tvalid_reg' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:269]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v:130]
INFO: [Synth 8-802] inferred FSM for state register 'mul_state_reg' in module 'alu'
INFO: [Synth 8-4471] merging register 'CP0_Config1_DS_reg[15:13]' into 'CP0_Config1_IS_reg[24:22]' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v:507]
INFO: [Synth 8-4471] merging register 'CP0_Config1_DL_reg[12:10]' into 'CP0_Config1_IL_reg[21:19]' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v:508]
INFO: [Synth 8-4471] merging register 'CP0_Config1_DA_reg[9:7]' into 'CP0_Config1_IA_reg[18:16]' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v:509]
INFO: [Synth 8-5546] ROM "ITLB_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "common_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'spi_flash_ctrl'
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dsm_reg' in module 'DMA'
INFO: [Synth 8-802] inferred FSM for state register 'lsm_reg' in module 'TLSM'
INFO: [Synth 8-5544] ROM "addv_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifobe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v:586]
INFO: [Synth 8-5544] ROM "tlev_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tsm_reg' in module 'TC'
INFO: [Synth 8-5544] ROM "pmux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v:434]
INFO: [Synth 8-802] inferred FSM for state register 'rsm_reg' in module 'RC'
INFO: [Synth 8-5544] ROM "bcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tpsm_reg' in module 'CSR'
INFO: [Synth 8-802] inferred FSM for state register 'rpsm_reg' in module 'CSR'
INFO: [Synth 8-5544] ROM "tapcnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v:630]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v:482]
INFO: [Synth 8-4471] merging register 'axi_s_rvalid_reg' into 'axi_s_rlast_reg' [E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v:203]
INFO: [Synth 8-802] inferred FSM for state register 'csr_rw_sm_reg' in module 'axi2apb_bridge'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v:97]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v:133]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v:533]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "HOLD_NUM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HOLD_NUM" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                              000
                 iSTATE0 |                          1000000 |                              001
                 iSTATE1 |                          0100000 |                              010
                 iSTATE2 |                          0010000 |                              011
                 iSTATE3 |                          0001000 |                              100
                 iSTATE4 |                          0000100 |                              101
                 iSTATE5 |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'I_RD_state_reg' using encoding 'one-hot' in module 'AXI_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                              000
                 iSTATE0 |                          1000000 |                              001
                 iSTATE1 |                          0100000 |                              010
                 iSTATE2 |                          0010000 |                              011
                 iSTATE3 |                          0001000 |                              100
                 iSTATE4 |                          0000100 |                              101
                 iSTATE5 |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_RD_state_reg' using encoding 'one-hot' in module 'AXI_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000010 |                              000
                 iSTATE0 |                         10000000 |                              001
                 iSTATE1 |                         01000000 |                              010
                 iSTATE2 |                         00100000 |                              011
                 iSTATE3 |                         00010000 |                              100
                 iSTATE4 |                         00001000 |                              101
                 iSTATE5 |                         00000100 |                              110
                 iSTATE6 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_WR_state_reg' using encoding 'one-hot' in module 'AXI_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'U_RD_state_reg' using encoding 'one-hot' in module 'AXI_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'U_WR_state_reg' using encoding 'one-hot' in module 'AXI_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  LOOKUP |                             0010 |                               00
                    MISS |                             1000 |                               01
                  REFILL |                             0100 |                               10
              REFILLDONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icache_state_reg' using encoding 'one-hot' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  LOOKUP |                           000001 |                              000
               MISSDIRTY |                           100000 |                              001
               WRITEBACK |                           010000 |                              010
               MISSCLEAN |                           001000 |                              011
                  REFILL |                           000100 |                              100
              REFILLDONE |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcache_state_reg' using encoding 'one-hot' in module 'DCache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               FIFO_IDLE |                              001 |                               00
               FIFO_WAIT |                              100 |                               01
             FIFO_RETURN |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fifo_state_reg' using encoding 'one-hot' in module 'DCache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          UNCACHE_LOOKUP |                            00001 |                              000
            UNCACHE_LOAD |                            01000 |                              001
          UNCACHE_RETURN |                            10000 |                              011
            UNCACHE_DONE |                            00010 |                              100
              WRITE_FIFO |                            00100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uncache_state_reg' using encoding 'one-hot' in module 'DCache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CACHEINST_IDLE |                               00 |                               00
        CACHEINST_LOOKUP |                               01 |                               01
          CACHEINST_WAIT |                               10 |                               10
          CACHEINST_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CacheInst_state_reg' using encoding 'sequential' in module 'DCache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                MUL_IDLE |                             0001 |                               00
              MUL_STAGE1 |                             0010 |                               01
              MUL_STAGE2 |                             0100 |                               10
              MUL_STAGE3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mul_state_reg' using encoding 'one-hot' in module 'alu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               S_PWRDOWN |                       1000000000 |                       1000000000
                S_PDEXIT |                       0010000000 |                       0010000000
               S_STARTUP |                       0100000000 |                       0100000000
                  S_IDLE |                       0000000001 |                       0000000001
                S_IOREAD |                       0000000010 |                       0000000010
               S_WAITBUS |                       0000100000 |                       0000100000
                S_CSTURN |                       0000000100 |                       0000000100
                  S_ADDR |                       0000001000 |                       0000001000
                  S_DATA |                       0000010000 |                       0000010000
               S_PDENTER |                       0001000000 |                       0001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_state_reg' in module 'spi_flash_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DSM_IDLE |                              001 |                               00
                  iSTATE |                              010 |                               10
*
                 DSM_CH1 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dsm_reg' using encoding 'one-hot' in module 'DMA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LSM_IDLE |                        000000001 |                             0000
                LSM_DES0 |                        000000010 |                             0010
                LSM_DES1 |                        100000000 |                             0011
                LSM_DES2 |                        010000000 |                             0100
                LSM_BUF1 |                        000100000 |                             0110
                LSM_DES3 |                        001000000 |                             0101
                LSM_BUF2 |                        000010000 |                             0111
                 LSM_NXT |                        000001000 |                             1010
                  iSTATE |                        000000100 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lsm_reg' using encoding 'one-hot' in module 'TLSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TSM_IDLE_TCSMT |                        000000001 |                             0000
                TSM_PREA |                        100000000 |                             0001
                 TSM_SFD |                        010000000 |                             0010
                TSM_INFO |                        001000000 |                             0011
                 TSM_PAD |                        000100000 |                             0100
                 TSM_CRC |                        000010000 |                             0101
                 TSM_JAM |                        000001000 |                             0111
               TSM_FLUSH |                        000000100 |                             1000
                  iSTATE |                        000000010 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tsm_reg' using encoding 'one-hot' in module 'TC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RSM_IDLE_RCSMT |                       0001000000 |                             0000
                 RSM_SFD |                       0010000000 |                             0001
                RSM_DEST |                       0000100000 |                             0010
              RSM_SOURCE |                       0000000001 |                             0011
              RSM_LENGTH |                       0000001000 |                             0100
                RSM_INFO |                       0000010000 |                             0101
                RSM_SUCC |                       0000000010 |                             0110
                 RSM_INT |                       0100000000 |                             0111
                RSM_INT1 |                       1000000000 |                             1000
                  iSTATE |                       0000000100 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsm_reg' using encoding 'one-hot' in module 'RC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PSM_STOP |                              001 |                               10
                  iSTATE |                              100 |                               00
*
             PSM_SUSPEND |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tpsm_reg' using encoding 'one-hot' in module 'CSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PSM_STOP |                              001 |                               10
                  iSTATE |                              010 |                               00
*
             PSM_SUSPEND |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rpsm_reg' using encoding 'one-hot' in module 'CSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          CSR_RW_SM_IDLE |                             0001 |                             0001
  CSR_RW_SM_GET_AXI_ADDR |                             0010 |                             0010
  CSR_RW_SM_SEND_AXI_RSP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_rw_sm_reg' in module 'axi2apb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
           s_send_guard1 |                              101 |                              110
             s_send_stop |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:37 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mycpu_top__GB0   |           1|     35158|
|2     |mycpu_top__GB1   |           1|     17879|
|3     |soc_up_top__GCB0 |           1|     19950|
|4     |soc_up_top__GCB1 |           1|     19557|
|5     |dma_master       |           1|     12113|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 9     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 159   
	   3 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 6     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	              347 Bit    Registers := 1     
	              179 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	              117 Bit    Registers := 1     
	               71 Bit    Registers := 2     
	               68 Bit    Registers := 32    
	               56 Bit    Registers := 3     
	               48 Bit    Registers := 4     
	               43 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 178   
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               20 Bit    Registers := 43    
	               19 Bit    Registers := 22    
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 29    
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 53    
	                3 Bit    Registers := 89    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 1137  
+---RAMs : 
	               5K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 2     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	   9 Input     56 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 9     
	  20 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   6 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input     38 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 14    
	   3 Input     38 Bit        Muxes := 1     
	  20 Input     38 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 273   
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 9     
	  18 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 7     
	  20 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 81    
	   2 Input     19 Bit        Muxes := 36    
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 20    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 26    
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 5     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 70    
	  10 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 44    
	   9 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  26 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 131   
	   4 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 35    
	   3 Input      7 Bit        Muxes := 10    
	   4 Input      7 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 1     
	  34 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 31    
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 12    
	   5 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 49    
	   6 Input      5 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 4     
	   7 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 72    
	   4 Input      4 Bit        Muxes := 18    
	  17 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 169   
	   3 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 66    
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1497  
	   5 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 59    
	   7 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_up_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ITLB_stage 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pre_if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module id_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cloclz_cnt 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input      6 Bit        Muxes := 1     
	  34 Input      6 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module exe_stage 
Detailed RTL Component Info : 
+---Registers : 
	              347 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CP0_Reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
Module DTLB_stage 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module m1_stage 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mem_stage 
Detailed RTL Component Info : 
+---Registers : 
	              117 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module wb_stage 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tlb 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 32    
	               19 Bit    Registers := 18    
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 32    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 64    
	   2 Input     19 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 144   
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module simple_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
Module BPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               68 Bit    Registers := 32    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module xpm_memory_base__parameterized1__1 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_memory_base__parameterized0__3 
Detailed RTL Component Info : 
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---RAMs : 
	               5K Bit         RAMs := 1     
Module PLRU__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DCache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module xpm_memory_base__parameterized0__1 
Detailed RTL Component Info : 
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---RAMs : 
	               5K Bit         RAMs := 1     
Module PLRU__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLRU__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_memory_base__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_port_ram__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Icache 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_Interface 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 12    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mycpu_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dma_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 113   
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 21    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 165   
Module axi2apb_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
Module arb_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module apb_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module raminfr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 16    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module raminfr__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module NAND_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	  20 Input     48 Bit        Muxes := 1     
	   5 Input     38 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 14    
	   3 Input     38 Bit        Muxes := 1     
	  20 Input     38 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 47    
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 160   
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 27    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module nand_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
Module RegFile2_64x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module DMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module TLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   9 Input     56 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module TFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               48 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  26 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module BD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module RC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 61    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     44 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 21    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   4 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
Module RFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               23 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module RLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module CSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 113   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 2     
Module RSTC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MACDATA2AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MACCSR2AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lcd 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 8     
Module spi_fifo4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spi_fifo4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module simple_spi_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
Module spi_flash_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 40    
	  11 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 14    
	   4 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module nb_sync_fifo_mux__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module nb_sync_fifo_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_slave_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "CacheInst_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ITLB_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "common_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[0] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[0]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[1] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[1]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[2] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[2]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[3] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[3]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[4] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[4]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[5] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[5]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[6] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[6]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[7] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[7]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[8] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[8]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[9] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[9]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[10] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[10]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[11] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[11]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[12] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[12]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[13] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[13]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[14] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[14]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[15] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[15]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IA_reg[16]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[16] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[16]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IA_reg[17]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[17] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[17]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IA_reg[18]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[18] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[18]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IL_reg[19]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[19] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[19]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IL_reg[20]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[20] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[20]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IL_reg[21]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[21] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[21]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IS_reg[22]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[22] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[22]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IS_reg[23]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[23] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[23]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_IS_reg[24]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[24] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[24]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[25]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[25] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[25]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[26]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[26] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[26]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[27]' (FDSE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[27] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[27]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config1_MMUSize_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[28] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[28]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[29]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[29] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[29]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Cause_CE_reg[1] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_MMUSize_reg[30]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Prid_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[30] )
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Prid_reg[30]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Prid_reg[31]'
INFO: [Synth 8-3886] merging instance 'm1_stage/u_CP0_Reg/CP0_Config1_M_reg[31]' (FDRE) to 'm1_stage/u_CP0_Reg/CP0_Prid_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m1_stage/\u_CP0_Reg/CP0_Config_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m1_stage/\u_CP0_Reg/CP0_EBase_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m1_stage/\u_CP0_Reg/CP0_Prid_reg[31] )
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[228]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[236]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[232]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[240]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[230]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[238]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[234]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[242]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[229]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[237]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[233]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[241]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[231]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[239]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'exe_stage/ds_to_es_bus_r_reg[235]' (FDRE) to 'exe_stage/ds_to_es_bus_r_reg[243]'
INFO: [Synth 8-3886] merging instance 'U_AXI_Interface/D_RD_Addr_reg[0]' (FDRE) to 'U_AXI_Interface/D_RD_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_AXI_Interface/D_RD_Addr_reg[1]' (FDRE) to 'U_AXI_Interface/D_RD_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_AXI_Interface/D_RD_Addr_reg[2]' (FDRE) to 'U_AXI_Interface/D_RD_Addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_AXI_Interface/D_RD_Addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'U_AXI_Interface/I_RD_Addr_reg[0]' (FDRE) to 'U_AXI_Interface/I_RD_Addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_AXI_Interface/I_RD_Addr_reg[1]' (FDRE) to 'U_AXI_Interface/I_RD_Addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_AXI_Interface/I_RD_Addr_reg[2]' (FDRE) to 'U_AXI_Interface/I_RD_Addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_AXI_Interface/I_RD_Addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'U_Icache/genblk4[1].genblk1[3].ram_bank/valid_reg' (FDE) to 'U_Icache/genblk4[1].genblk1[2].ram_bank/valid_reg'
INFO: [Synth 8-3886] merging instance 'U_Icache/genblk4[1].genblk1[2].ram_bank/valid_reg' (FDE) to 'U_Icache/genblk4[1].genblk1[1].ram_bank/valid_reg'
INFO: [Synth 8-3886] merging instance 'U_Icache/genblk4[1].genblk1[1].ram_bank/valid_reg' (FDE) to 'U_Icache/genblk4[1].genblk1[0].ram_bank/valid_reg'
INFO: [Synth 8-3886] merging instance 'U_Icache/genblk4[0].genblk1[3].ram_bank/valid_reg' (FDE) to 'U_Icache/genblk4[0].genblk1[2].ram_bank/valid_reg'
INFO: [Synth 8-3886] merging instance 'U_Icache/genblk4[0].genblk1[2].ram_bank/valid_reg' (FDE) to 'U_Icache/genblk4[0].genblk1[1].ram_bank/valid_reg'
INFO: [Synth 8-3886] merging instance 'U_Icache/genblk4[0].genblk1[1].ram_bank/valid_reg' (FDE) to 'U_Icache/genblk4[0].genblk1[0].ram_bank/valid_reg'
INFO: [Synth 8-5544] ROM "APB_DEV/uart0/regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "APB_DEV/uart0/regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "APB_DEV/uart0/regs/block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\APB_DEV/nand_module/NAND /\addr_in_die_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\APB_DEV/nand_module/nand_type_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\APB_DEV/nand_module/nand_type_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'APB_DEV/uart0/regs/delayed_modem_signals_reg[0]' (FDR) to 'APB_DEV/uart0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/uart0/regs/delayed_modem_signals_reg[1]' (FDR) to 'APB_DEV/uart0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/nand_type_r2_reg[0]' (FDE) to 'APB_DEV/nand_module/nand_type_r1_reg[0]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/nand_type_r2_reg[1]' (FDE) to 'APB_DEV/nand_module/nand_type_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/NAND/COMMAND_reg[1]' (FDRE) to 'APB_DEV/nand_module/NAND/COMMAND_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\APB_DEV/AA_axi2apb_bridge_cpu/csr_rw_sm_reg[2] )
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/NAND/nand_command_reg[17]' (FDE) to 'APB_DEV/nand_module/NAND/nand_command_reg[18]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/NAND/nand_command_reg[18]' (FDE) to 'APB_DEV/nand_module/NAND/nand_command_reg[19]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/NAND/nand_command_reg[19]' (FDE) to 'APB_DEV/nand_module/NAND/nand_command_reg[29]'
INFO: [Synth 8-3886] merging instance 'APB_DEV/nand_module/NAND/nand_command_reg[29]' (FDE) to 'APB_DEV/nand_module/NAND/nand_command_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\APB_DEV/nand_module/NAND /\nand_command_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\APB_DEV/nand_module/nand_type_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\APB_DEV/nand_module/nand_type_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'APB_DEV/uart0/regs/delayed_modem_signals_reg[2]' (FDR) to 'APB_DEV/uart0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-5544] ROM "addv_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlev_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsm_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/rad_r_reg[8]' (FDR) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/iradg_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TLSM/\fifobe_reg[0] )
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/lastbe_reg[0]' (FDSE) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TLSM/firstbe_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TLSM/\firstbe_reg[3] )
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/brel_reg[5]' (FDR) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/brel_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TC/\brel_reg[6] )
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/brel_reg[4]' (FDR) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/brel_reg[3]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsr_dma1_reg' (FD) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RSTC/rstcsr_r1_reg'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[28]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[24]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[20]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[16]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[12]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[8]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[4]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[0]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[30]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[29]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[27]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[25]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[27]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[21]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[27]'
INFO: [Synth 8-3886] merging instance 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[17]' (FDS) to 'ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SPI/simple_spi/ack_o_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SPI/simple_spi/spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI/pdreq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONFREG/scan_data_reg[3] )
WARNING: [Synth 8-3917] design dma_master has port arid[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arid[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port arlock[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arlock[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port rready driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port awid[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awid[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awsize[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port awlock[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awlock[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awcache[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port wid[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port wid[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_master has port bready driven by constant 1
WARNING: [Synth 8-3917] design dma_master has port apb_addr[31] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:04:47 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|CP0_Reg     | CP0_Cause_ExcCode | 32x5          | LUT            | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|soc_up_top__GCB1 | ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                                                  | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives                | 
+---------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+---------------------------+
|\if_stage/u_BPU/PHT_ram_data/xpm_memory_sdpram_inst /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 56             | RAM64X1D x 8	RAM64M x 72	 | 
|U_DCache/\genblk6[0].dcache_ram_dirty/xpm_memory_spram_inst/xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 1              | RAM256X1S x 1	            | 
|U_DCache/\genblk6[0].dcache_ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst               | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|U_DCache/\genblk6[1].dcache_ram_dirty/xpm_memory_spram_inst/xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 1              | RAM256X1S x 1	            | 
|U_DCache/\genblk6[1].dcache_ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst               | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|U_DCache/\genblk6[0].genblk1[0].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[0].genblk1[1].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[0].genblk1[2].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[0].genblk1[3].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[0].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[1].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[2].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[3].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst                      | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|\U_Icache/genblk4[1].ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst                      | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|\U_Icache/genblk4[0].genblk1[0].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].genblk1[1].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].genblk1[2].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].genblk1[3].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[0].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[1].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[2].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[3].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|soc_up_top__GCB0                                                                             | APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M x 2	               | 
|soc_up_top__GCB0                                                                             | APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|soc_up_top__GCB1                                                                             | SPI/simple_spi/wfifo/mem_reg                         | Implied        | 4 x 8                | RAM32M x 2	               | 
|soc_up_top__GCB1                                                                             | SPI/simple_spi/rfifo/mem_reg                         | Implied        | 4 x 8                | RAM32M x 2	               | 
+---------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mycpu_top__GB0   |           1|     23406|
|2     |mycpu_top__GB1   |           1|     20350|
|3     |soc_up_top__GCB0 |           1|     10459|
|4     |soc_up_top__GCB1 |           1|     14201|
|5     |dma_master       |           1|     10387|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:05:03 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:05:25 . Memory (MB): peak = 1508.699 ; gain = 780.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|soc_up_top__GCB1 | ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                                                  | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives                | 
+---------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+---------------------------+
|\if_stage/u_BPU/PHT_ram_data/xpm_memory_sdpram_inst /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 56             | RAM64X1D x 8	RAM64M x 72	 | 
|U_DCache/\genblk6[0].dcache_ram_dirty/xpm_memory_spram_inst/xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 1              | RAM256X1S x 1	            | 
|U_DCache/\genblk6[0].dcache_ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst               | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|U_DCache/\genblk6[1].dcache_ram_dirty/xpm_memory_spram_inst/xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 1              | RAM256X1S x 1	            | 
|U_DCache/\genblk6[1].dcache_ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst               | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|U_DCache/\genblk6[0].genblk1[0].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[0].genblk1[1].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[0].genblk1[2].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[0].genblk1[3].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[0].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[1].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[2].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|U_DCache/\genblk6[1].genblk1[3].dcache_ram_data /xpm_memory_sdpram_inst/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst                      | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|\U_Icache/genblk4[1].ram_tag/xpm_memory_spram_inst/xpm_memory_base_inst                      | gen_wr_a.gen_word_narrow.mem_reg                     | Implied        | 256 x 21             | RAM256X1S x 21	           | 
|\U_Icache/genblk4[0].genblk1[0].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].genblk1[1].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].genblk1[2].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[0].genblk1[3].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[0].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[1].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[2].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|\U_Icache/genblk4[1].genblk1[3].ram_bank/xpm_memory_sdpram_inst /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                     | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|soc_up_top__GCB0                                                                             | APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M x 2	               | 
|soc_up_top__GCB0                                                                             | APB_DEV/uart0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|soc_up_top__GCB1                                                                             | SPI/simple_spi/wfifo/mem_reg                         | Implied        | 4 x 8                | RAM32M x 2	               | 
|soc_up_top__GCB1                                                                             | SPI/simple_spi/rfifo/mem_reg                         | Implied        | 4 x 8                | RAM32M x 2	               | 
+---------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mycpu_top__GB0   |           1|     23405|
|2     |mycpu_top__GB1   |           1|     20349|
|3     |soc_up_top__GCB0 |           1|     10459|
|4     |soc_up_top__GCB1 |           1|     14120|
|5     |dma_master       |           1|     10372|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
