# do run.do
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Copying /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:43:09 on Feb 26,2025
# vlog -mfcu -lint agent.sv 
# ** Note: (vlog-2286) agent.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package agent_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 14:43:10 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:43:52 on Feb 26,2025
# vlog -mfcu -lint coverage.sv 
# ** Note: (vlog-2286) coverage.sv(13): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package coverage_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 14:43:53 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:44:06 on Feb 26,2025
# vlog -mfcu -lint driver.sv 
# ** Note: (vlog-2286) driver.sv(11): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package driver_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 14:44:06 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:44:24 on Feb 26,2025
# vlog -mfcu -lint environment.sv 
# ** Note: (vlog-2286) environment.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 14:44:25 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:47:43 on Feb 26,2025
# vlog -mfcu -lint environment.sv 
# ** Note: (vlog-2286) environment.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(42): (vlog-2623) Undefined variable: JAL.
# ** Warning: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(42): (vlog-2623) Undefined variable: AUIPC.
# ** Warning: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(43): (vlog-2623) Undefined variable: RTYPE.
# ** Warning: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(43): (vlog-2623) Undefined variable: BRANCH.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(50): (vlog-2730) Undefined variable: 'RTYPE'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(50): (vlog-2730) Undefined variable: 'ITYPE'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(54): (vlog-2730) Undefined variable: 'BRANCH'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(60): (vlog-2730) Undefined variable: 'JAL'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(60): (vlog-2730) Undefined variable: 'JALR'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(69): (vlog-2730) Undefined variable: 'LUI'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(70): (vlog-2730) Undefined variable: 'AUIPC'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(74): (vlog-2730) Undefined variable: 'STORE'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(75): (vlog-2730) Undefined variable: 'SYSTEM'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(75): (vlog-2730) Undefined variable: 'FENCE'.
# ** Error: ** while parsing file included at environment.sv(6)
# ** at scoreboard.sv(76): (vlog-2730) Undefined variable: 'LOAD'.
# End time: 14:47:44 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 11, Warnings: 4
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint environment.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:52:09 on Feb 26,2025
# vlog -mfcu -lint environment.sv 
# End time: 14:52:09 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:52:39 on Feb 26,2025
# vlog -mfcu -lint interface.sv 
# -- Compiling interface alu_if
# 
# Top level modules:
# 	--none--
# End time: 14:52:39 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:53:02 on Feb 26,2025
# vlog -mfcu -lint scoreboard.sv 
# ** Note: (vlog-2286) scoreboard.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package scoreboard_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 14:53:03 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Break key hit
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:01:34 on Feb 26,2025
# vlog -mfcu -lint scoreboard.sv 
# ** Note: (vlog-2286) scoreboard.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package scoreboard_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 15:01:34 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Control-C interrupt
# 
# MACRO ./run.do PAUSED at line 9
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:01:41 on Feb 26,2025
# vlog -mfcu -lint scoreboard.sv 
# ** Note: (vlog-2286) scoreboard.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package scoreboard_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 15:01:41 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:04:38 on Feb 26,2025
# vlog -mfcu -lint sequencer.sv 
# ** Note: (vlog-2286) sequencer.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package sequencer_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:04:39 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:04:55 on Feb 26,2025
# vlog -mfcu -lint test.sv 
# ** Note: (vlog-2286) test.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: test.sv(11): Invalid type 'alu_env'. Please check the type of the variable 'env'.
# ** Error: test.sv(19): (vlog-2730) Undefined variable: 'env'.
# ** Error: test.sv(19): (vlog-2164) Class or package 'alu_env' not found.
# ** Error: test.sv(19): (vlog-2730) Undefined variable: 'alu_env'.
# ** Error: (vlog-13069) test.sv(19): near "::": syntax error, unexpected ::, expecting ';'.
# End time: 15:04:55 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint test.sv"
# Break key hit
# Break key hit
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:08:17 on Feb 26,2025
# vlog -mfcu -lint test.sv 
# ** Note: (vlog-2286) test.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: test.sv(10): Invalid type 'alu_env'. Please check the type of the variable 'env'.
# ** Error: test.sv(18): (vlog-2730) Undefined variable: 'env'.
# ** Error: test.sv(18): (vlog-2164) Class or package 'alu_env' not found.
# ** Error: test.sv(18): (vlog-2730) Undefined variable: 'alu_env'.
# ** Error: (vlog-13069) test.sv(18): near "::": syntax error, unexpected ::, expecting ';'.
# ** Error: (vlog-13069) test.sv(22): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: test.sv(24): (vlog-2730) Undefined variable: 'seq'.
# ** Error: test.sv(24): (vlog-2164) Class or package 'alu_sequence' not found.
# ** Error: test.sv(24): (vlog-2730) Undefined variable: 'alu_sequence'.
# ** Error: (vlog-13069) test.sv(24): near "::": syntax error, unexpected ::, expecting ';'.
# End time: 15:08:17 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:12:13 on Feb 26,2025
# vlog -mfcu -lint environment.sv 
# ** Note: (vlog-2286) environment.sv(6): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 15:12:14 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:12:30 on Feb 26,2025
# vlog -mfcu -lint test.sv 
# ** Note: (vlog-2286) test.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: (vlog-13069) test.sv(22): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: test.sv(24): (vlog-2730) Undefined variable: 'seq'.
# ** Error: test.sv(24): (vlog-2164) Class or package 'alu_sequence' not found.
# ** Error: test.sv(24): (vlog-2730) Undefined variable: 'alu_sequence'.
# ** Error: (vlog-13069) test.sv(24): near "::": syntax error, unexpected ::, expecting ';'.
# End time: 15:12:31 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:13:27 on Feb 26,2025
# vlog -mfcu -lint test.sv 
# ** Note: (vlog-2286) test.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package test_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 15:13:28 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:15:39 on Feb 26,2025
# vlog -mfcu -lint test.sv 
# ** Note: (vlog-2286) test.sv(14): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package test_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 15:15:40 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:15:56 on Feb 26,2025
# vlog -mfcu -lint top.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:15:56 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:16:13 on Feb 26,2025
# vlog -mfcu -lint transaction.sv 
# ** Note: (vlog-2286) transaction.sv(11): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package transaction_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:16:14 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:16:32 on Feb 26,2025
# vlog -mfcu -lint agent.sv coverage.sv driver.sv environment.sv interface.sv monitor.sv rv32i_alu.sv rv32i_alu_header.sv scoreboard.sv sequencer.sv test.sv top.sv transaction.sv 
# ** Note: (vlog-2286) agent.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(9): Enum literal name 'ADD' already exists at sequencer.sv(9).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(10): Enum literal name 'SUB' already exists at sequencer.sv(10).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(11): Enum literal name 'AND' already exists at sequencer.sv(11).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(12): Enum literal name 'OR' already exists at sequencer.sv(12).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(13): Enum literal name 'XOR' already exists at sequencer.sv(13).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(14): Enum literal name 'SLL' already exists at sequencer.sv(14).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(15): Enum literal name 'SRL' already exists at sequencer.sv(15).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(16): Enum literal name 'SRA' already exists at sequencer.sv(16).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(17): Enum literal name 'SLT' already exists at sequencer.sv(17).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(18): Enum literal name 'SLTU' already exists at sequencer.sv(18).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(19): Enum literal name 'EQ' already exists at sequencer.sv(19).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(20): Enum literal name 'NEQ' already exists at sequencer.sv(20).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(21): Enum literal name 'GE' already exists at sequencer.sv(21).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(23): Enum literal name 'GEU' already exists at sequencer.sv(22).
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(23): (vlog-2426) Typedef 'alu_operation_e' multiply defined. Previous definition found at 'sequencer.sv(23)'.
# ** Error: ** while parsing file included at test.sv(23)
# ** at sequencer.sv(25): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(25)'.
# End time: 15:16:32 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint *.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:17:19 on Feb 26,2025
# vlog -mfcu -lint agent.sv coverage.sv driver.sv environment.sv interface.sv monitor.sv rv32i_alu.sv rv32i_alu_header.sv scoreboard.sv sequencer.sv test.sv top.sv transaction.sv 
# ** Note: (vlog-2286) agent.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(9): Enum literal name 'ADD' already exists at sequencer.sv(9).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(10): Enum literal name 'SUB' already exists at sequencer.sv(10).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(11): Enum literal name 'AND' already exists at sequencer.sv(11).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(12): Enum literal name 'OR' already exists at sequencer.sv(12).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(13): Enum literal name 'XOR' already exists at sequencer.sv(13).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(14): Enum literal name 'SLL' already exists at sequencer.sv(14).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(15): Enum literal name 'SRL' already exists at sequencer.sv(15).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(16): Enum literal name 'SRA' already exists at sequencer.sv(16).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(17): Enum literal name 'SLT' already exists at sequencer.sv(17).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(18): Enum literal name 'SLTU' already exists at sequencer.sv(18).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(19): Enum literal name 'EQ' already exists at sequencer.sv(19).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(20): Enum literal name 'NEQ' already exists at sequencer.sv(20).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(21): Enum literal name 'GE' already exists at sequencer.sv(21).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): Enum literal name 'GEU' already exists at sequencer.sv(22).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): (vlog-2426) Typedef 'alu_operation_e' multiply defined. Previous definition found at 'sequencer.sv(23)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(25): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(25)'.
# End time: 15:17:19 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint *.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:17:48 on Feb 26,2025
# vlog -mfcu -lint agent.sv coverage.sv 
# ** Note: (vlog-2286) agent.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package agent_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:17:48 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:18:06 on Feb 26,2025
# vlog -mfcu -lint agent.sv coverage.sv driver.sv environment.sv 
# ** Note: (vlog-2286) agent.sv(3): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package agent_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# 
# Top level modules:
# 	--none--
# End time: 15:18:07 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:19:33 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(9): Enum literal name 'ADD' already exists at sequencer.sv(9).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(10): Enum literal name 'SUB' already exists at sequencer.sv(10).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(11): Enum literal name 'AND' already exists at sequencer.sv(11).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(12): Enum literal name 'OR' already exists at sequencer.sv(12).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(13): Enum literal name 'XOR' already exists at sequencer.sv(13).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(14): Enum literal name 'SLL' already exists at sequencer.sv(14).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(15): Enum literal name 'SRL' already exists at sequencer.sv(15).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(16): Enum literal name 'SRA' already exists at sequencer.sv(16).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(17): Enum literal name 'SLT' already exists at sequencer.sv(17).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(18): Enum literal name 'SLTU' already exists at sequencer.sv(18).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(19): Enum literal name 'EQ' already exists at sequencer.sv(19).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(20): Enum literal name 'NEQ' already exists at sequencer.sv(20).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(21): Enum literal name 'GE' already exists at sequencer.sv(21).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): Enum literal name 'GEU' already exists at sequencer.sv(22).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): (vlog-2426) Typedef 'alu_operation_e' multiply defined. Previous definition found at 'sequencer.sv(23)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(25): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(25)'.
# End time: 15:19:33 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:20:28 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(10): Enum literal name 'ADD' already exists at sequencer.sv(10).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(11): Enum literal name 'SUB' already exists at sequencer.sv(11).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(12): Enum literal name 'AND' already exists at sequencer.sv(12).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(13): Enum literal name 'OR' already exists at sequencer.sv(13).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(14): Enum literal name 'XOR' already exists at sequencer.sv(14).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(15): Enum literal name 'SLL' already exists at sequencer.sv(15).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(16): Enum literal name 'SRL' already exists at sequencer.sv(16).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(17): Enum literal name 'SRA' already exists at sequencer.sv(17).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(18): Enum literal name 'SLT' already exists at sequencer.sv(18).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(19): Enum literal name 'SLTU' already exists at sequencer.sv(19).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(20): Enum literal name 'EQ' already exists at sequencer.sv(20).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(21): Enum literal name 'NEQ' already exists at sequencer.sv(21).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(22): Enum literal name 'GE' already exists at sequencer.sv(22).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(24): Enum literal name 'GEU' already exists at sequencer.sv(23).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(24): (vlog-2426) Typedef 'alu_operation_e' multiply defined. Previous definition found at 'sequencer.sv(24)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(26): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(26)'.
# End time: 15:20:28 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:21:58 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(9): Enum literal name 'ADD' already exists at sequencer.sv(9).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(10): Enum literal name 'SUB' already exists at sequencer.sv(10).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(11): Enum literal name 'AND' already exists at sequencer.sv(11).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(12): Enum literal name 'OR' already exists at sequencer.sv(12).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(13): Enum literal name 'XOR' already exists at sequencer.sv(13).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(14): Enum literal name 'SLL' already exists at sequencer.sv(14).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(15): Enum literal name 'SRL' already exists at sequencer.sv(15).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(16): Enum literal name 'SRA' already exists at sequencer.sv(16).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(17): Enum literal name 'SLT' already exists at sequencer.sv(17).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(18): Enum literal name 'SLTU' already exists at sequencer.sv(18).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(19): Enum literal name 'EQ' already exists at sequencer.sv(19).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(20): Enum literal name 'NEQ' already exists at sequencer.sv(20).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(21): Enum literal name 'GE' already exists at sequencer.sv(21).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): Enum literal name 'GEU' already exists at sequencer.sv(22).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): (vlog-2426) Typedef 'alu_operation_e' multiply defined. Previous definition found at 'sequencer.sv(23)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(29): Enum literal name 'R_TYPE' already exists at sequencer.sv(29).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(30): Enum literal name 'I_TYPE' already exists at sequencer.sv(30).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(31): Enum literal name 'LOAD' already exists at sequencer.sv(31).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(32): Enum literal name 'STORE' already exists at sequencer.sv(32).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(33): Enum literal name 'BRANCH' already exists at sequencer.sv(33).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(34): Enum literal name 'JAL' already exists at sequencer.sv(34).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(35): Enum literal name 'JALR' already exists at sequencer.sv(35).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(36): Enum literal name 'LUI' already exists at sequencer.sv(36).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(37): Enum literal name 'AUIPC' already exists at sequencer.sv(37).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(38): Enum literal name 'SYSTEM' already exists at sequencer.sv(38).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(40): Enum literal name 'FENCE' already exists at sequencer.sv(39).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(40): (vlog-2426) Typedef 'opcode_type_e' multiply defined. Previous definition found at 'sequencer.sv(40)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(43): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(43)'.
# End time: 15:21:58 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:22:54 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: (vlog-13069) sequencer.sv(130): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: sequencer.sv(133): Illegal declaration after the statement near line '130'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(14): Enum literal name 'R_TYPE' already exists at sequencer.sv(14).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(15): Enum literal name 'I_TYPE' already exists at sequencer.sv(15).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(16): Enum literal name 'LOAD' already exists at sequencer.sv(16).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(17): Enum literal name 'STORE' already exists at sequencer.sv(17).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(18): Enum literal name 'BRANCH' already exists at sequencer.sv(18).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(19): Enum literal name 'JAL' already exists at sequencer.sv(19).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(20): Enum literal name 'JALR' already exists at sequencer.sv(20).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(21): Enum literal name 'LUI' already exists at sequencer.sv(21).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(22): Enum literal name 'AUIPC' already exists at sequencer.sv(22).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): Enum literal name 'SYSTEM' already exists at sequencer.sv(23).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(25): Enum literal name 'FENCE' already exists at sequencer.sv(24).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(25): (vlog-2426) Typedef 'opcode_type_e' multiply defined. Previous definition found at 'sequencer.sv(25)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(28): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(28)'.
# ** Error: (vlog-13069) ** while parsing file included at test.sv(24)
# ** at sequencer.sv(130): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(133): Illegal declaration after the statement near line '130'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 15:22:54 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:23:12 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: (vlog-13069) sequencer.sv(111): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: sequencer.sv(114): Illegal declaration after the statement near line '111'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(9): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(9)'.
# ** Error: (vlog-13069) ** while parsing file included at test.sv(24)
# ** at sequencer.sv(111): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(114): Illegal declaration after the statement near line '111'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 15:23:13 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:23:23 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: (vlog-13069) sequencer.sv(111): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: sequencer.sv(114): Illegal declaration after the statement near line '111'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(9): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(9)'.
# ** Error: (vlog-13069) ** while parsing file included at test.sv(24)
# ** at sequencer.sv(111): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(114): Illegal declaration after the statement near line '111'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 15:23:23 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:25:05 on Feb 26,2025
# vlog -mfcu -lint t sequencer.sv 
# ** Error: (vlog-7) Failed to open design unit file "t" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:25:05 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint t sequencer.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:31:04 on Feb 26,2025
# vlog -mfcu -lint t sequencer.sv 
# ** Error: (vlog-7) Failed to open design unit file "t" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:31:04 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint t sequencer.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:31:27 on Feb 26,2025
# vlog -mfcu -lint sequencer.sv 
# ** Note: (vlog-2286) sequencer.sv(12): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package sequencer_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 15:31:28 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:31:41 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(23): Enum literal name 'ADD' already exists at sequencer.sv(23).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(24): Enum literal name 'SUB' already exists at sequencer.sv(24).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(25): Enum literal name 'AND' already exists at sequencer.sv(25).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(26): Enum literal name 'OR' already exists at sequencer.sv(26).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(27): Enum literal name 'XOR' already exists at sequencer.sv(27).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(28): Enum literal name 'SLL' already exists at sequencer.sv(28).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(29): Enum literal name 'SRL' already exists at sequencer.sv(29).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(30): Enum literal name 'SRA' already exists at sequencer.sv(30).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(31): Enum literal name 'SLT' already exists at sequencer.sv(31).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(32): Enum literal name 'SLTU' already exists at sequencer.sv(32).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(33): Enum literal name 'EQ' already exists at sequencer.sv(33).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(34): Enum literal name 'NEQ' already exists at sequencer.sv(34).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(35): Enum literal name 'GE' already exists at sequencer.sv(35).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(37): Enum literal name 'GEU' already exists at sequencer.sv(36).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(37): (vlog-2426) Typedef 'alu_operation_e' multiply defined. Previous definition found at 'sequencer.sv(37)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(43): Enum literal name 'R_TYPE' already exists at sequencer.sv(43).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(44): Enum literal name 'I_TYPE' already exists at sequencer.sv(44).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(45): Enum literal name 'LOAD' already exists at sequencer.sv(45).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(46): Enum literal name 'STORE' already exists at sequencer.sv(46).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(47): Enum literal name 'BRANCH' already exists at sequencer.sv(47).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(48): Enum literal name 'JAL' already exists at sequencer.sv(48).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(49): Enum literal name 'JALR' already exists at sequencer.sv(49).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(50): Enum literal name 'LUI' already exists at sequencer.sv(50).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(51): Enum literal name 'AUIPC' already exists at sequencer.sv(51).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(52): Enum literal name 'SYSTEM' already exists at sequencer.sv(52).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(54): Enum literal name 'FENCE' already exists at sequencer.sv(53).
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(54): (vlog-2426) Typedef 'opcode_type_e' multiply defined. Previous definition found at 'sequencer.sv(54)'.
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(60): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(60)'.
# End time: 15:31:41 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:39:49 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ** while parsing file included at test.sv(24)
# ** at sequencer.sv(24): (vlog-2426) Typedef 'alu_sequence' multiply defined. Previous definition found at 'sequencer.sv(24)'.
# End time: 15:39:49 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
# Error in macro ./run.do line 9
# /home/niko/intelFPGA_pro/24.3.1/questa_fe/linux_x86_64/vlog failed.
#     while executing
# "vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv"
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:41:41 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(1): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(22): (vlog-2875) Task "check_transaction" is being called in function "write".
# -- Compiling module top
# -- Compiling module rv32i_alu
# 
# Top level modules:
# 	top
# End time: 15:41:41 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
