#include "modbus_master.h"

#define	ON	1
#define	OFF	0

volatile uint8_t cc_stream_file, cc_buffer[MAX_DATA], cc_buffer_tx[MAX_DATA]; // RX and TX command buffers

volatile M_data M = {
	.blink_lock = false,
	.power_on = true,
};

C_data C = {
	.mcmd = G_ID,
	.cstate = CLEAR,
	.modbus_command = G_ID,
	.req_length = 0,
	.trace = 0,
	.config_ok = false,
	.id_ok = false,
	.passwd_ok = false,
};

volatile struct V_type V = {
	.StartTime = 1,
	.TimeUsed = 1,
	.pacing = 1,
	.pwm_update = true,
	.pwm_stop = true,
	.fault_active = false,
	.fault_count = 0,
	.dmt_sosc_flag = false,
};

/*
 * send and receive MODBUS templates for 3-phase energy monitor EM540
 * https://www.gavazzionline.com/pdf/EM540_DS_ENG.pdf
 * https://gavazzi.se/app/uploads/2022/03/em500-cp-v1r3-eng.pdf
 */
const uint8_t
// transmit frames for commands
modbus_em_id[] = {MADDR, READ_HOLDING_REGISTERS, 0x00, 0x0b, 0x00, 0x01}, // Carlo Gavazzi Controls identification code
modbus_em_version[] = {MADDR, READ_HOLDING_REGISTERS, 0x03, 0x02, 0x00, 0x01}, // Firmware version and revision code
modbus_em_data[] = {MADDR, READ_HOLDING_REGISTERS, 0x00, 0x00, 0x00, 33}, // last number is 16-bit words wanted from the start register address
modbus_em_config[] = {MADDR, WRITE_SINGLE_REGISTER, 0x10, 0x02, 0x00, 0x02}, // System configuration, Value 2 = ?2P? (2-phase with neutral)
modbus_em_passwd[] = {MADDR, WRITE_SINGLE_REGISTER, 0x10, 0x00, 0x00, 0x00}, // Password configuration, set to no password = 0
// receive frames prototypes for received data checking
em_id[] = {MADDR, READ_HOLDING_REGISTERS, 0x00, 0x00, 0x00, 0x00, 0x00},
em_version[] = {MADDR, READ_HOLDING_REGISTERS, 0x00, 0x00, 0x00, 0x00, 0x00},
em_data[] = {MADDR, READ_HOLDING_REGISTERS, 0x00, // number of 16-bit words returned, IN BYTES
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00}, // crc
em_config[] = {MADDR, WRITE_SINGLE_REGISTER, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
em_passwd[] = {MADDR, WRITE_SINGLE_REGISTER, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};

union MREG rvalue;
EM_data em;

static void half_dup_tx(bool);
static void half_dup_rx(bool);
static bool serial_trmt(void);
static uint16_t modbus_rtu_send_msg_crc(volatile uint8_t *, uint16_t);
static uint16_t crc16_receive(C_data *);
static void log_crc_error(uint16_t, uint16_t);

/*
 * add the required CRC bytes to a MODBUS message
 */
static uint16_t modbus_rtu_send_msg_crc(volatile uint8_t *req, uint16_t req_length)
{
	uint16_t crc;

	crc = crc16(req, req_length);
	req[req_length++] = crc >> (uint16_t) 8;
	req[req_length++] = crc & 0x00FF;

	return req_length;
}

/*
 * constructs a properly formatted RTU message with CRC from a program memory array to the data memory array buffer
 */
uint16_t modbus_rtu_send_msg(void *cc_buffer, const void *modbus_cc_mode, uint16_t req_length)
{
	memcpy((void*) cc_buffer, (const void *) modbus_cc_mode, req_length);
	/*
	 * add the CRC and increase message size by two bytes for the CRC16
	 */
	return modbus_rtu_send_msg_crc((volatile uint8_t *) cc_buffer, req_length);
}

/*
 * calculate a CRC16 from the data buffer
 */
uint16_t crc16(volatile uint8_t *buffer, uint16_t buffer_length)
{
	uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
	uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
	uint8_t i; /* will index into CRC lookup */
	uint16_t crc16t;

	/* pass through message buffer */
	while (buffer_length--) {
		i = crc_hi ^ *buffer++; /* calculate the CRC  */
		crc_hi = crc_lo ^ table_crc_hi[i];
		crc_lo = table_crc_lo[i];
	}

	crc16t = (uint16_t) crc_hi << (uint16_t) 8 | (uint16_t) crc_lo;
	return crc16t;
}

/*
 * callback for UART received character from MODBUS client
 * for each RX byte received on the RS485 serial port
 */
void my_modbus_rx_32(void)
{
	static uint8_t m_data = 0;

	V.rx = true;
	/*
	 * process received controller data stream
	 */
	m_data = U5RXB; // receiver data buffer
	cc_buffer[M.recv_count] = m_data;
	if (++M.recv_count >= MAX_DATA) {
		M.recv_count = 0; // reset buffer position
	}
}

uint8_t init_stream_params(void)
{
	M.config = false;
	return 0;
}

/*
 * state machine hardware timers interrupt ISR functions setup
 */
void init_mb_master_timers(void)
{
	TMR5_SetInterruptHandler(timer_500ms_tick);
	TMR5_StartTimer();
	TMR6_SetInterruptHandler(timer_2ms_tick);
	TMR6_StartTimer();
}

/*
 * helper functions
 * received CRC16 bytes from client
 */
static uint16_t crc16_receive(C_data * client)
{
	uint16_t crc16r;

	crc16r = ((uint16_t) cc_buffer[client->req_length - 2] << (uint16_t) 8) | ((uint16_t) cc_buffer[client->req_length - 1] & 0x00ff);
	return crc16r;
}

static void log_crc_error(uint16_t c_crc, uint16_t c_crc_rec)
{
	M.crc_calc = c_crc;
	M.crc_data = c_crc_rec;
	M.crc_error++;
	M.error++;
}

/*
 * reorder 16-bit word bytes for int32_t 
 * https://control.com/forums/threads/endianness-for-32-bit-data.48584/
 * https://ctlsys.com/support/common_modbus_protocol_misconceptions/
 * https://iotech.force.com/edgexpert/s/article/Byte-and-Word-Swapping-in-Modbus
 * 
 * "Little Endian" slaves or "Big Endian" slaves
 * Byte endianness with Word endianness?
 * Lions and Tigers and Bears!
 */
int32_t mb32_swap(int32_t value)
{
	uint8_t i;
	union MREG32 dvalue;

	// program it simple and easy to understand way, let the compiler optimize the expressions
	dvalue.value = value;
	i = dvalue.bytes[0];
	dvalue.bytes[0] = dvalue.bytes[1];
	dvalue.bytes[1] = i;
	i = dvalue.bytes[2];
	dvalue.bytes[2] = dvalue.bytes[3];
	dvalue.bytes[3] = i;
	return dvalue.value;
}

/*
 * Simple MODBUS master state machine
 * this needs to run in the main programming loop
 * to handle RS485 serial I/O exchanges
 */
int8_t master_controller_work(C_data * client)
{
	static uint32_t spacing = 0;

	if (spacing++ <SPACING && !V.rx) {
		return T_spacing;
	}
	spacing = 0;

	client->trace = T_begin;
	switch (client->cstate) {
	case CLEAR:
		client->trace = T_clear;
		clear_2hz();
		clear_10hz();
		client->cstate = INIT;
		client->modbus_command = client->mcmd++; // sequence modbus commands to client
		if (client->modbus_command == G_CONFIG && client->config_ok) { // skip if we have valid data from client
			client->modbus_command = client->mcmd++;
		}
		if (client->modbus_command == G_PASSWD && client->passwd_ok) { // skip if we have valid data from client
			client->modbus_command = client->mcmd++;
		}
		if (client->mcmd > G_LAST) {
			client->mcmd = G_ID;
		}
		/*
		 * command specific tx buffer setup
		 */
		switch (client->modbus_command) {
		case G_PASSWD: // write code request
			client->trace = T_passwd;
#ifdef	MB_EM540
			client->req_length = modbus_rtu_send_msg((void*) cc_buffer_tx, (const void *) modbus_em_passwd, sizeof(modbus_em_passwd));
#endif
			break;
		case G_CONFIG: // write code request
			client->trace = T_config;
#ifdef	MB_EM540
			client->req_length = modbus_rtu_send_msg((void*) cc_buffer_tx, (const void *) modbus_em_config, sizeof(modbus_em_config));
#endif
			break;
		case G_DATA: // read code request
			client->trace = T_data;
#ifdef	MB_EM540
			client->req_length = modbus_rtu_send_msg((void*) cc_buffer_tx, (const void *) modbus_em_data, sizeof(modbus_em_data));
#endif
			break;
		case G_LAST: // end of command sequences
			client->cstate = CLEAR;
			client->mcmd = G_ID;
			break;
		case G_ID: // operating mode request
			client->trace = T_id;
		default:
#ifdef	MB_EM540
			client->req_length = modbus_rtu_send_msg((void*) cc_buffer_tx, (const void *) modbus_em_id, sizeof(modbus_em_id));
#endif
			break;
		}
		break;
	case INIT:
		client->trace = T_init;
		/*
		 * MODBUS master query speed
		 */
#ifdef	FASTQ 
		if (get_10hz(false) >= CDELAY) {
#else
		if (get_2hz(false) >= QDELAY) {
#endif
			half_dup_tx(false); // no delays here
			M.recv_count = 0;
			client->cstate = SEND;
			clear_500hz();
			client->trace = T_init_d;
		}
		break;
	case SEND:
		client->trace = T_send;
		if (get_500hz(false) >= TDELAY) {
			for (int8_t i = 0; i < client->req_length; i++) {
				Swrite(cc_buffer_tx[i]);
			}
			client->cstate = RECV;
			clear_500hz(); // state machine execute background timer clear
			client->trace = T_send_d;
			M.sends++;
			V.rx = false;
		}
		break;
	case RECV:
		client->trace = T_recv;
		if (serial_trmt()) { // check for serial UART transmit shift register and buffer empty
			clear_500hz(); // clear timer until buffer empty
		}
		if (get_500hz(false) >= TDELAY) { // state machine execute timer test
			uint16_t c_crc, c_crc_rec;

			client->trace = T_recv_r;
			half_dup_rx(false); // no delays here

			/*
			 * check received response data for size and format for each command sent
			 */
			switch (client->modbus_command) {
			case G_PASSWD: // check for controller password codes
#ifdef	MB_EM540
				client->req_length = sizeof(em_passwd);
				if (DBUG_R((M.recv_count >= client->req_length) && (cc_buffer[0] == MADDR) && (cc_buffer[1] == WRITE_SINGLE_REGISTER))) {
					c_crc = crc16(cc_buffer, client->req_length - 2);
					c_crc_rec = crc16_receive(client);
					if (DBUG_R c_crc == c_crc_rec) {
						client->passwd_ok = true;
					} else {
						client->passwd_ok = false;
						log_crc_error(c_crc, c_crc_rec);
					}
					client->cstate = CLEAR;
					client->mcmd = G_LAST;
				} else {
					if (get_500hz(false) >= RDELAY) {
						client->cstate = CLEAR;
						MM_ERROR_C;
						client->mcmd = G_ID;
						M.to_error++;
						M.error++;
						MM_ERROR_S;
					}
				}
#endif
				break;
			case G_CONFIG: // check for controller configuration codes
#ifdef	MB_EM540
				client->req_length = sizeof(em_config);
				if (DBUG_R((M.recv_count >= client->req_length) && (cc_buffer[0] == MADDR) && (cc_buffer[1] == WRITE_SINGLE_REGISTER))) {
					c_crc = crc16(cc_buffer, client->req_length - 2);
					c_crc_rec = crc16_receive(client);
					if (DBUG_R c_crc == c_crc_rec) {

						client->config_ok = true;
					} else {
						client->config_ok = false;
						log_crc_error(c_crc, c_crc_rec);
					}
					client->cstate = CLEAR;
				} else {
					if (get_500hz(false) >= RDELAY) {
						client->cstate = CLEAR;
						MM_ERROR_C;
						client->mcmd = G_ID;
						M.to_error++;
						M.error++;
						MM_ERROR_S;
					}
				}
#endif
				break;
			case G_DATA: // check for controller data codes
#ifdef	MB_EM540
				client->req_length = sizeof(em_data);
				if (DBUG_R((M.recv_count >= client->req_length) && (cc_buffer[0] == MADDR) && (cc_buffer[1] == READ_HOLDING_REGISTERS))) {
					c_crc = crc16(cc_buffer, client->req_length - 2);
					c_crc_rec = crc16_receive(client);
					if (DBUG_R c_crc == c_crc_rec) {
						client->data_ok = true;
						/*
						 * move from receive buffer to data structure and munge the data into the correct local 32-bit format from MODBUS client
						 */
						memcpy((void*) &em, (void*) &cc_buffer[3], sizeof(em));
						em.vl1l2 = mb32_swap(em.vl1l2);
						em.vl2l3 = mb32_swap(em.vl2l3);
						em.vl3l1 = mb32_swap(em.vl3l1);
						em.al1 = mb32_swap(em.al1);
						em.al2 = mb32_swap(em.al2);
						em.al3 = mb32_swap(em.al3);
						em.wl1 = mb32_swap(em.wl1);
						em.wl2 = mb32_swap(em.wl2);
						em.wl3 = mb32_swap(em.wl3);
						em.val1 = mb32_swap(em.val1);
						em.val2 = mb32_swap(em.val2);
						em.val3 = mb32_swap(em.val3);
						em.varl1 = mb32_swap(em.varl1);
						em.varl2 = mb32_swap(em.varl2);
						em.varl3 = mb32_swap(em.varl3);
						client->data_prev = client->data_count;
						client->data_count++;
						MM_ERROR_C;
					} else {
						MM_ERROR_C;
						client->data_ok = false;
						log_crc_error(c_crc, c_crc_rec);
						MM_ERROR_S;
					}
					client->cstate = CLEAR;
				} else {
					if (get_500hz(false) >= RDELAY) {
						client->cstate = CLEAR;
						MM_ERROR_C;
						client->mcmd = G_ID;
						M.to_error++;
						M.error++;
						MM_ERROR_S;
					}
				}
#endif
				break;
			case G_ID: // check for client module type
			default:
#ifdef	MB_EM540
				client->req_length = sizeof(em_id);
				if (DBUG_R((M.recv_count >= client->req_length) && (cc_buffer[0] == MADDR) && (cc_buffer[1] == READ_HOLDING_REGISTERS))) {
					c_crc = crc16(cc_buffer, client->req_length - 2);
					c_crc_rec = crc16_receive(client);
					if (DBUG_R c_crc == c_crc_rec) {
						MM_ERROR_C;
						client->id_ok = true;
					} else {
						MM_ERROR_C;
						client->id_ok = false;
						client->config_ok = false;
						client->passwd_ok = false;
						client->data_ok = false;
						log_crc_error(c_crc, c_crc_rec);
						MM_ERROR_S;
					}
					client->cstate = CLEAR;
				} else {
					if (get_500hz(false) >= RDELAY) {
						MM_ERROR_C;
						client->cstate = CLEAR;
						client->mcmd = G_ID;
						M.to_error++;
						M.error++;
						client->id_ok = false;
						client->config_ok = false;
						client->passwd_ok = false;
						client->data_ok = false;
						MM_ERROR_S;
					}
				}
#endif
				break;
			}
		}
		break;
	default:
		break;
	}
	return client->trace;
}

/*
 * state machine no busy wait timers
 */
void clear_2hz(void)
{
	M.clock_2hz = 0;
}

void clear_10hz(void)
{
	M.clock_10hz = 0;
}

void clear_500hz(void)
{
	M.clock_500hz = 0;
}

uint32_t get_2hz(uint8_t mode)
{
	static uint32_t tmp = 0;

	if (mode) {
		return tmp;
	}

	tmp = M.clock_2hz;
	return tmp;
}

uint32_t get_10hz(uint8_t mode)
{
	static uint32_t tmp = 0;

	if (mode) {
		return tmp;
	}

	tmp = M.clock_10hz;
	return tmp;
}

uint32_t get_500hz(uint8_t mode)
{
	static uint32_t tmp = 0;

	if (mode) {
		return tmp;
	}

	tmp = M.clock_500hz;
	return tmp;
}

// switch RS transceiver to transmit mode and wait if not tx

static void half_dup_tx(bool delay)
{
	if (DERE_GetValue()) {
		return;
	}
	DERE_SetHigh(); // enable modbus transmitter
	if (delay) {
		delay_ms(2); // busy waits
	}
}

// switch RS transceiver to receive mode and wait if not rx

static void half_dup_rx(bool delay)
{
	if (!DERE_GetValue()) {
		return;
	}
	if (delay) {
		delay_ms(2); // busy waits
	}
	DERE_SetLow(); // enable modbus receiver	
}

// ISR function for TMR8

void timer_500ms_tick(void)
{
	M.clock_2hz++;
	M.clock_blinks++;
}

// ISR function for TMR9

void timer_2ms_tick(void)
{
	M.clock_500hz++;
	M.clock_10hz++;
}

/*
 * check if we are done with interrupt background buffered transmission of serial data with FIFO
 * 
 * TRMT: Transmit Shift Register is Empty bit (read-only)
 * 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
 * 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer
 * 
 * ? 8-level deep First-In-First-Out (FIFO) transmit data buffer, ? 8-level deep FIFO receive data buffer
 * Interrupt is generated and asserted while the transmit buffer is empty
 * 
 * so this will return 'true' after the buffer is empty 'interrupt' and after the last bit is on the wire
 */

static bool serial_trmt(void)
{
	return !(Strmt); // note, we invert the TRMT bit so it's true while transmitting
}

void mb_tx_test(C_data * client)
{
	if (TimerDone(TMR_MBTEST)) {
		StartTimer(TMR_MBTEST, 500);
		client->req_length = modbus_rtu_send_msg((void*) cc_buffer_tx, (const void *) modbus_em_passwd, sizeof(modbus_em_passwd));
		for (int8_t i = 0; i < client->req_length; i++) {
			if (UART5_is_tx_ready()) {
				Swrite(cc_buffer_tx[i]);
			}
		}
	}
}