# Matrix-Multiplier
Data-path and controller design of 128 x 128 Matrix Multiplier, each element of 16-bit width using Verilog HDL. This Matrix Multiplier Unit consists of 128x128 16-bit Multiply and Add units for matrix operations
This design takes 128 clock cycles(does not include input loading and output delivery)
Software and Language used : Vivado, Verilog HDL.
