
cli_and_motors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08008950  08008950  00009950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f34  08008f34  0000a080  2**0
                  CONTENTS
  4 .ARM          00000008  08008f34  08008f34  00009f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f3c  08008f3c  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f3c  08008f3c  00009f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f40  08008f40  00009f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08008f44  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d60  20000080  08008fc4  0000a080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004de0  08008fc4  0000ade0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c68e  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046fb  00000000  00000000  0002673e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  0002ae40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f1  00000000  00000000  0002c5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af2b  00000000  00000000  0002d799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc84  00000000  00000000  000486c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bdd4  00000000  00000000  00065348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010111c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000684c  00000000  00000000  00101160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001079ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008938 	.word	0x08008938

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08008938 	.word	0x08008938

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <FreeRTOS_CLIRegisterCommand>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
    {
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFAIL;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
        CLI_Definition_List_Item_t * pxNewListItem;

        /* Check the parameter is not NULL. */
        configASSERT( pxCommandToRegister != NULL );
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d10b      	bne.n	80005aa <FreeRTOS_CLIRegisterCommand+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000596:	f383 8811 	msr	BASEPRI, r3
 800059a:	f3bf 8f6f 	isb	sy
 800059e:	f3bf 8f4f 	dsb	sy
 80005a2:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005a4:	bf00      	nop
 80005a6:	bf00      	nop
 80005a8:	e7fd      	b.n	80005a6 <FreeRTOS_CLIRegisterCommand+0x26>

        /* Create a new list item that will reference the command being registered. */
        pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 80005aa:	2008      	movs	r0, #8
 80005ac:	f006 ff1e 	bl	80073ec <pvPortMalloc>
 80005b0:	6138      	str	r0, [r7, #16]
        configASSERT( pxNewListItem != NULL );
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d10b      	bne.n	80005d0 <FreeRTOS_CLIRegisterCommand+0x50>
	__asm volatile
 80005b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005bc:	f383 8811 	msr	BASEPRI, r3
 80005c0:	f3bf 8f6f 	isb	sy
 80005c4:	f3bf 8f4f 	dsb	sy
 80005c8:	60bb      	str	r3, [r7, #8]
}
 80005ca:	bf00      	nop
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <FreeRTOS_CLIRegisterCommand+0x4c>

        if( pxNewListItem != NULL )
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d005      	beq.n	80005e2 <FreeRTOS_CLIRegisterCommand+0x62>
        {
            prvRegisterCommand( pxCommandToRegister, pxNewListItem );
 80005d6:	6939      	ldr	r1, [r7, #16]
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f000 f8e7 	bl	80007ac <prvRegisterCommand>
            xReturn = pdPASS;
 80005de:	2301      	movs	r3, #1
 80005e0:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 80005e2:	697b      	ldr	r3, [r7, #20]
    }
 80005e4:	4618      	mov	r0, r3
 80005e6:	3718      	adds	r7, #24
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput,
                                       char * pcWriteBuffer,
                                       size_t xWriteBufferLen )
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b088      	sub	sp, #32
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn = pdTRUE;
 80005f8:	2301      	movs	r3, #1
 80005fa:	61fb      	str	r3, [r7, #28]
    size_t xCommandStringLength;

    /* Note:  This function is not re-entrant.  It must not be called from more
     * thank one task. */

    if( pxCommand == NULL )
 80005fc:	4b3a      	ldr	r3, [pc, #232]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d141      	bne.n	8000688 <FreeRTOS_CLIProcessCommand+0x9c>
    {
        /* Search for the command string in the list of registered commands. */
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000604:	4b38      	ldr	r3, [pc, #224]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000606:	4a39      	ldr	r2, [pc, #228]	@ (80006ec <FreeRTOS_CLIProcessCommand+0x100>)
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	e037      	b.n	800067c <FreeRTOS_CLIProcessCommand+0x90>
        {
            pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 800060c:	4b36      	ldr	r3, [pc, #216]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	61bb      	str	r3, [r7, #24]
            xCommandStringLength = strlen( pcRegisteredCommandString );
 8000616:	69b8      	ldr	r0, [r7, #24]
 8000618:	f7ff fde2 	bl	80001e0 <strlen>
 800061c:	6178      	str	r0, [r7, #20]

            /* To ensure the string lengths match exactly, so as not to pick up
             * a sub-string of a longer command, check the byte after the expected
             * end of the string is either the end of the string or a space before
             * a parameter. */
            if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	69b9      	ldr	r1, [r7, #24]
 8000622:	68f8      	ldr	r0, [r7, #12]
 8000624:	f007 fc45 	bl	8007eb2 <strncmp>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d121      	bne.n	8000672 <FreeRTOS_CLIProcessCommand+0x86>
            {
                if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 800062e:	68fa      	ldr	r2, [r7, #12]
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	4413      	add	r3, r2
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b20      	cmp	r3, #32
 8000638:	d005      	beq.n	8000646 <FreeRTOS_CLIProcessCommand+0x5a>
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	4413      	add	r3, r2
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d115      	bne.n	8000672 <FreeRTOS_CLIProcessCommand+0x86>
                {
                    /* The command has been found.  Check it has the expected
                     * number of parameters.  If cExpectedNumberOfParameters is -1,
                     * then there could be a variable number of parameters and no
                     * check is made. */
                    if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 8000646:	4b28      	ldr	r3, [pc, #160]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	db18      	blt.n	8000686 <FreeRTOS_CLIProcessCommand+0x9a>
                    {
                        if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 8000654:	68f8      	ldr	r0, [r7, #12]
 8000656:	f000 f911 	bl	800087c <prvGetNumberOfParameters>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	4b22      	ldr	r3, [pc, #136]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000668:	429a      	cmp	r2, r3
 800066a:	d00c      	beq.n	8000686 <FreeRTOS_CLIProcessCommand+0x9a>
                        {
                            xReturn = pdFALSE;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]
                        }
                    }

                    break;
 8000670:	e009      	b.n	8000686 <FreeRTOS_CLIProcessCommand+0x9a>
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	4a1b      	ldr	r2, [pc, #108]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800067a:	6013      	str	r3, [r2, #0]
 800067c:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1c3      	bne.n	800060c <FreeRTOS_CLIProcessCommand+0x20>
 8000684:	e000      	b.n	8000688 <FreeRTOS_CLIProcessCommand+0x9c>
                    break;
 8000686:	bf00      	nop
                }
            }
        }
    }

    if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8000688:	4b17      	ldr	r3, [pc, #92]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d00b      	beq.n	80006a8 <FreeRTOS_CLIProcessCommand+0xbc>
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d108      	bne.n	80006a8 <FreeRTOS_CLIProcessCommand+0xbc>
    {
        /* The command was found, but the number of parameters with the command
         * was incorrect. */
        strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	4915      	ldr	r1, [pc, #84]	@ (80006f0 <FreeRTOS_CLIProcessCommand+0x104>)
 800069a:	68b8      	ldr	r0, [r7, #8]
 800069c:	f007 fc1b 	bl	8007ed6 <strncpy>
        pxCommand = NULL;
 80006a0:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	e01a      	b.n	80006de <FreeRTOS_CLIProcessCommand+0xf2>
    }
    else if( pxCommand != NULL )
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00f      	beq.n	80006d0 <FreeRTOS_CLIProcessCommand+0xe4>
    {
        /* Call the callback function that is registered to this command. */
        xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 80006b0:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	689b      	ldr	r3, [r3, #8]
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	6879      	ldr	r1, [r7, #4]
 80006bc:	68b8      	ldr	r0, [r7, #8]
 80006be:	4798      	blx	r3
 80006c0:	61f8      	str	r0, [r7, #28]

        /* If xReturn is pdFALSE, then no further strings will be returned
         * after this one, and	pxCommand can be reset to NULL ready to search
         * for the next entered command. */
        if( xReturn == pdFALSE )
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d10a      	bne.n	80006de <FreeRTOS_CLIProcessCommand+0xf2>
        {
            pxCommand = NULL;
 80006c8:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	e006      	b.n	80006de <FreeRTOS_CLIProcessCommand+0xf2>
        }
    }
    else
    {
        /* pxCommand was NULL, the command was not found. */
        strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	4908      	ldr	r1, [pc, #32]	@ (80006f4 <FreeRTOS_CLIProcessCommand+0x108>)
 80006d4:	68b8      	ldr	r0, [r7, #8]
 80006d6:	f007 fbfe 	bl	8007ed6 <strncpy>
        xReturn = pdFALSE;
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80006de:	69fb      	ldr	r3, [r7, #28]
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	3720      	adds	r7, #32
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	2000009c 	.word	0x2000009c
 80006ec:	20000000 	.word	0x20000000
 80006f0:	08008988 	.word	0x08008988
 80006f4:	080089e0 	.word	0x080089e0

080006f8 <FreeRTOS_CLIGetParameter>:
/*-----------------------------------------------------------*/

const char * FreeRTOS_CLIGetParameter( const char * pcCommandString,
                                       UBaseType_t uxWantedParameter,
                                       BaseType_t * pxParameterStringLength )
{
 80006f8:	b480      	push	{r7}
 80006fa:	b087      	sub	sp, #28
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
    UBaseType_t uxParametersFound = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
    const char * pcReturn = NULL;
 8000708:	2300      	movs	r3, #0
 800070a:	613b      	str	r3, [r7, #16]

    *pxParameterStringLength = 0;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]

    while( uxParametersFound < uxWantedParameter )
 8000712:	e03b      	b.n	800078c <FreeRTOS_CLIGetParameter+0x94>
    {
        /* Index the character pointer past the current word.  If this is the start
         * of the command string then the first word is the command itself. */
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
        {
            pcCommandString++;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	3301      	adds	r3, #1
 8000718:	60fb      	str	r3, [r7, #12]
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <FreeRTOS_CLIGetParameter+0x3a>
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b20      	cmp	r3, #32
 8000728:	d1f4      	bne.n	8000714 <FreeRTOS_CLIGetParameter+0x1c>
        }

        /* Find the start of the next string. */
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 800072a:	e002      	b.n	8000732 <FreeRTOS_CLIGetParameter+0x3a>
        {
            pcCommandString++;
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	3301      	adds	r3, #1
 8000730:	60fb      	str	r3, [r7, #12]
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d003      	beq.n	8000742 <FreeRTOS_CLIGetParameter+0x4a>
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b20      	cmp	r3, #32
 8000740:	d0f4      	beq.n	800072c <FreeRTOS_CLIGetParameter+0x34>
        }

        /* Was a string found? */
        if( *pcCommandString != 0x00 )
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d025      	beq.n	8000796 <FreeRTOS_CLIGetParameter+0x9e>
        {
            /* Is this the start of the required parameter? */
            uxParametersFound++;
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	3301      	adds	r3, #1
 800074e:	617b      	str	r3, [r7, #20]

            if( uxParametersFound == uxWantedParameter )
 8000750:	697a      	ldr	r2, [r7, #20]
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	429a      	cmp	r2, r3
 8000756:	d119      	bne.n	800078c <FreeRTOS_CLIGetParameter+0x94>
            {
                /* How long is the parameter? */
                pcReturn = pcCommandString;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	613b      	str	r3, [r7, #16]

                while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800075c:	e007      	b.n	800076e <FreeRTOS_CLIGetParameter+0x76>
                {
                    ( *pxParameterStringLength )++;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	1c5a      	adds	r2, r3, #1
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	601a      	str	r2, [r3, #0]
                    pcCommandString++;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3301      	adds	r3, #1
 800076c:	60fb      	str	r3, [r7, #12]
                while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d003      	beq.n	800077e <FreeRTOS_CLIGetParameter+0x86>
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b20      	cmp	r3, #32
 800077c:	d1ef      	bne.n	800075e <FreeRTOS_CLIGetParameter+0x66>
                }

                if( *pxParameterStringLength == 0 )
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d109      	bne.n	800079a <FreeRTOS_CLIGetParameter+0xa2>
                {
                    pcReturn = NULL;
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
                }

                break;
 800078a:	e006      	b.n	800079a <FreeRTOS_CLIGetParameter+0xa2>
    while( uxParametersFound < uxWantedParameter )
 800078c:	697a      	ldr	r2, [r7, #20]
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	429a      	cmp	r2, r3
 8000792:	d3c2      	bcc.n	800071a <FreeRTOS_CLIGetParameter+0x22>
 8000794:	e002      	b.n	800079c <FreeRTOS_CLIGetParameter+0xa4>
            }
        }
        else
        {
            break;
 8000796:	bf00      	nop
 8000798:	e000      	b.n	800079c <FreeRTOS_CLIGetParameter+0xa4>
                break;
 800079a:	bf00      	nop
        }
    }

    return pcReturn;
 800079c:	693b      	ldr	r3, [r7, #16]
}
 800079e:	4618      	mov	r0, r3
 80007a0:	371c      	adds	r7, #28
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
	...

080007ac <prvRegisterCommand>:
/*-----------------------------------------------------------*/

static void prvRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister,
                                CLI_Definition_List_Item_t * pxCliDefinitionListItemBuffer )
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
    static CLI_Definition_List_Item_t * pxLastCommandInList = &xRegisteredCommands;

    /* Check the parameters are not NULL. */
    configASSERT( pxCommandToRegister != NULL );
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10b      	bne.n	80007d4 <prvRegisterCommand+0x28>
	__asm volatile
 80007bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007c0:	f383 8811 	msr	BASEPRI, r3
 80007c4:	f3bf 8f6f 	isb	sy
 80007c8:	f3bf 8f4f 	dsb	sy
 80007cc:	60fb      	str	r3, [r7, #12]
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <prvRegisterCommand+0x24>
    configASSERT( pxCliDefinitionListItemBuffer != NULL );
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d10b      	bne.n	80007f2 <prvRegisterCommand+0x46>
	__asm volatile
 80007da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007de:	f383 8811 	msr	BASEPRI, r3
 80007e2:	f3bf 8f6f 	isb	sy
 80007e6:	f3bf 8f4f 	dsb	sy
 80007ea:	60bb      	str	r3, [r7, #8]
}
 80007ec:	bf00      	nop
 80007ee:	bf00      	nop
 80007f0:	e7fd      	b.n	80007ee <prvRegisterCommand+0x42>

    taskENTER_CRITICAL();
 80007f2:	f006 fcd9 	bl	80071a8 <vPortEnterCritical>
    {
        /* Reference the command being registered from the newly created
         * list item. */
        pxCliDefinitionListItemBuffer->pxCommandLineDefinition = pxCommandToRegister;
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	601a      	str	r2, [r3, #0]

        /* The new list item will get added to the end of the list, so
         * pxNext has nowhere to point. */
        pxCliDefinitionListItemBuffer->pxNext = NULL;
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	2200      	movs	r2, #0
 8000800:	605a      	str	r2, [r3, #4]

        /* Add the newly created list item to the end of the already existing
         * list. */
        pxLastCommandInList->pxNext = pxCliDefinitionListItemBuffer;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <prvRegisterCommand+0x70>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	683a      	ldr	r2, [r7, #0]
 8000808:	605a      	str	r2, [r3, #4]

        /* Set the end of list marker to the new list item. */
        pxLastCommandInList = pxCliDefinitionListItemBuffer;
 800080a:	4a04      	ldr	r2, [pc, #16]	@ (800081c <prvRegisterCommand+0x70>)
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	6013      	str	r3, [r2, #0]
    }
    taskEXIT_CRITICAL();
 8000810:	f006 fcfc 	bl	800720c <vPortExitCritical>
}
 8000814:	bf00      	nop
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000008 	.word	0x20000008

08000820 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char * pcWriteBuffer,
                                  size_t xWriteBufferLen,
                                  const char * pcCommandString )
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn;

    ( void ) pcCommandString;

    if( pxCommand == NULL )
 800082c:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <prvHelpCommand+0x54>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d102      	bne.n	800083a <prvHelpCommand+0x1a>
    {
        /* Reset the pxCommand pointer back to the start of the list. */
        pxCommand = &xRegisteredCommands;
 8000834:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <prvHelpCommand+0x54>)
 8000836:	4a10      	ldr	r2, [pc, #64]	@ (8000878 <prvHelpCommand+0x58>)
 8000838:	601a      	str	r2, [r3, #0]
    }

    /* Return the next command help string, before moving the pointer on to
     * the next command in the list. */
    strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 800083a:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <prvHelpCommand+0x54>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	4619      	mov	r1, r3
 8000846:	68f8      	ldr	r0, [r7, #12]
 8000848:	f007 fb45 	bl	8007ed6 <strncpy>
    pxCommand = pxCommand->pxNext;
 800084c:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <prvHelpCommand+0x54>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	4a08      	ldr	r2, [pc, #32]	@ (8000874 <prvHelpCommand+0x54>)
 8000854:	6013      	str	r3, [r2, #0]

    if( pxCommand == NULL )
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <prvHelpCommand+0x54>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d102      	bne.n	8000864 <prvHelpCommand+0x44>
    {
        /* There are no more commands in the list, so there will be no more
         *  strings to return after this one and pdFALSE should be returned. */
        xReturn = pdFALSE;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
 8000862:	e001      	b.n	8000868 <prvHelpCommand+0x48>
    }
    else
    {
        xReturn = pdTRUE;
 8000864:	2301      	movs	r3, #1
 8000866:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8000868:	697b      	ldr	r3, [r7, #20]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200000a0 	.word	0x200000a0
 8000878:	20000000 	.word	0x20000000

0800087c <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char * pcCommandString )
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
    int8_t cParameters = 0;
 8000884:	2300      	movs	r3, #0
 8000886:	73fb      	strb	r3, [r7, #15]
    BaseType_t xLastCharacterWasSpace = pdFALSE;
 8000888:	2300      	movs	r3, #0
 800088a:	60bb      	str	r3, [r7, #8]

    /* Count the number of space delimited words in pcCommandString. */
    while( *pcCommandString != 0x00 )
 800088c:	e014      	b.n	80008b8 <prvGetNumberOfParameters+0x3c>
    {
        if( ( *pcCommandString ) == ' ' )
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b20      	cmp	r3, #32
 8000894:	d10b      	bne.n	80008ae <prvGetNumberOfParameters+0x32>
        {
            if( xLastCharacterWasSpace != pdTRUE )
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d00a      	beq.n	80008b2 <prvGetNumberOfParameters+0x36>
            {
                cParameters++;
 800089c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	3301      	adds	r3, #1
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	73fb      	strb	r3, [r7, #15]
                xLastCharacterWasSpace = pdTRUE;
 80008a8:	2301      	movs	r3, #1
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	e001      	b.n	80008b2 <prvGetNumberOfParameters+0x36>
            }
        }
        else
        {
            xLastCharacterWasSpace = pdFALSE;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60bb      	str	r3, [r7, #8]
        }

        pcCommandString++;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3301      	adds	r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
    while( *pcCommandString != 0x00 )
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1e6      	bne.n	800088e <prvGetNumberOfParameters+0x12>
    }

    /* If the command string ended with spaces, then there will have been too
     * many parameters counted. */
    if( xLastCharacterWasSpace == pdTRUE )
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d105      	bne.n	80008d2 <prvGetNumberOfParameters+0x56>
    {
        cParameters--;
 80008c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	3b01      	subs	r3, #1
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	73fb      	strb	r3, [r7, #15]
    }

    /* The value returned is one less than the number of space delimited words,
     * as the first word should be the command itself. */
    return cParameters;
 80008d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
	...

080008e4 <_write>:
extern stepperYTaskHandle;
extern rotServoTaskHandle;
extern linServoTaskHandle;

int _write(int file, char *data, int len)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
    UNUSED(file);
    // Transmit data using UART2
    for (int i = 0; i < len; i++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
 80008f4:	e00f      	b.n	8000916 <_write+0x32>
    {
        // Send the character
        USART2->DR = (uint16_t)data[i];
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	68ba      	ldr	r2, [r7, #8]
 80008fa:	4413      	add	r3, r2
 80008fc:	781a      	ldrb	r2, [r3, #0]
 80008fe:	4b0b      	ldr	r3, [pc, #44]	@ (800092c <_write+0x48>)
 8000900:	605a      	str	r2, [r3, #4]
        // Wait for the transmit buffer to be empty
        while (!(USART2->SR & USART_SR_TXE));
 8000902:	bf00      	nop
 8000904:	4b09      	ldr	r3, [pc, #36]	@ (800092c <_write+0x48>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800090c:	2b00      	cmp	r3, #0
 800090e:	d0f9      	beq.n	8000904 <_write+0x20>
    for (int i = 0; i < len; i++)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	429a      	cmp	r2, r3
 800091c:	dbeb      	blt.n	80008f6 <_write+0x12>
    }
    return len;
 800091e:	687b      	ldr	r3, [r7, #4]
}
 8000920:	4618      	mov	r0, r3
 8000922:	371c      	adds	r7, #28
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	40004400 	.word	0x40004400

08000930 <cmd_clearScreen>:
//*****************************************************************************
BaseType_t cmd_clearScreen(char *pcWriteBuffer, size_t xWriteBufferLen,
                                  const char *pcCommandString)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
    /* Remove compile time warnings about unused parameters, and check the
	write buffer is not NULL.  NOTE - for simplicity, this example assumes the
	write buffer length is adequate, so does not check for buffer overflows. */
    (void)pcCommandString;
    (void)xWriteBufferLen;
    memset(pcWriteBuffer, 0x00, xWriteBufferLen);
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	2100      	movs	r1, #0
 8000940:	68f8      	ldr	r0, [r7, #12]
 8000942:	f007 faae 	bl	8007ea2 <memset>
    printf("\033[2J\033[1;1H");
 8000946:	4804      	ldr	r0, [pc, #16]	@ (8000958 <cmd_clearScreen+0x28>)
 8000948:	f007 fa56 	bl	8007df8 <iprintf>
    return pdFALSE;
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	08008a38 	.word	0x08008a38

0800095c <cmd_toggle_led>:
//*****************************************************************************
BaseType_t cmd_toggle_led(char *pcWriteBuffer, size_t xWriteBufferLen,
                                 const char *pcCommandString)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b089      	sub	sp, #36	@ 0x24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
    (void)pcCommandString; // contains the command string
    (void)xWriteBufferLen; // contains the length of the write buffer
    
    /* Toggle the LED */
    if (flag)
 8000968:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <cmd_toggle_led+0x60>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d005      	beq.n	800097c <cmd_toggle_led+0x20>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	2120      	movs	r1, #32
 8000974:	4812      	ldr	r0, [pc, #72]	@ (80009c0 <cmd_toggle_led+0x64>)
 8000976:	f001 fb55 	bl	8002024 <HAL_GPIO_WritePin>
 800097a:	e004      	b.n	8000986 <cmd_toggle_led+0x2a>
    else
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
 800097e:	2120      	movs	r1, #32
 8000980:	480f      	ldr	r0, [pc, #60]	@ (80009c0 <cmd_toggle_led+0x64>)
 8000982:	f001 fb4f 	bl	8002024 <HAL_GPIO_WritePin>
    flag = !flag;
 8000986:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <cmd_toggle_led+0x60>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	bf0c      	ite	eq
 800098e:	2301      	moveq	r3, #1
 8000990:	2300      	movne	r3, #0
 8000992:	b2db      	uxtb	r3, r3
 8000994:	461a      	mov	r2, r3
 8000996:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <cmd_toggle_led+0x60>)
 8000998:	701a      	strb	r2, [r3, #0]

    
    /* Write the response to the buffer */
    uint8_t string[] = "LED toggled\r\n";
 800099a:	4b0a      	ldr	r3, [pc, #40]	@ (80009c4 <cmd_toggle_led+0x68>)
 800099c:	f107 0410 	add.w	r4, r7, #16
 80009a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009a2:	c407      	stmia	r4!, {r0, r1, r2}
 80009a4:	8023      	strh	r3, [r4, #0]
    strcpy(pcWriteBuffer, (char *)string);
 80009a6:	f107 0310 	add.w	r3, r7, #16
 80009aa:	4619      	mov	r1, r3
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f007 fb7b 	bl	80080a8 <strcpy>
    
    return pdFALSE;
 80009b2:	2300      	movs	r3, #0
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3724      	adds	r7, #36	@ 0x24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd90      	pop	{r4, r7, pc}
 80009bc:	2000019f 	.word	0x2000019f
 80009c0:	40020000 	.word	0x40020000
 80009c4:	08008a44 	.word	0x08008a44

080009c8 <cmd_hello>:
//*****************************************************************************
BaseType_t cmd_hello(char *pcWriteBuffer, size_t xWriteBufferLen,
    const char *pcCommandString)
{
 80009c8:	b590      	push	{r4, r7, lr}
 80009ca:	b089      	sub	sp, #36	@ 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
    (void)pcCommandString; // contains the command string
    (void)xWriteBufferLen; // contains the length of the write buffer

    /* Write the response to the buffer */
    uint8_t string[] = "Hello World!\r\n";
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <cmd_hello+0x34>)
 80009d6:	f107 0410 	add.w	r4, r7, #16
 80009da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009dc:	c407      	stmia	r4!, {r0, r1, r2}
 80009de:	8023      	strh	r3, [r4, #0]
 80009e0:	3402      	adds	r4, #2
 80009e2:	0c1b      	lsrs	r3, r3, #16
 80009e4:	7023      	strb	r3, [r4, #0]
    strcpy(pcWriteBuffer, (char *)string);
 80009e6:	f107 0310 	add.w	r3, r7, #16
 80009ea:	4619      	mov	r1, r3
 80009ec:	68f8      	ldr	r0, [r7, #12]
 80009ee:	f007 fb5b 	bl	80080a8 <strcpy>

    return pdFALSE;
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3724      	adds	r7, #36	@ 0x24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	08008a54 	.word	0x08008a54

08000a00 <cmd_add>:
//*****************************************************************************
BaseType_t cmd_add(char *pcWriteBuffer, size_t xWriteBufferLen,
                                 const char *pcCommandString)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	@ 0x38
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
    char *pcParameter1, *pcParameter2;
    BaseType_t xParameter1StringLength, xParameter2StringLength;

    /* Obtain the name of the source file, and the length of its name, from
    the command string. The name of the source file is the first parameter. */
    pcParameter1 = FreeRTOS_CLIGetParameter
 8000a0c:	f107 0320 	add.w	r3, r7, #32
 8000a10:	461a      	mov	r2, r3
 8000a12:	2101      	movs	r1, #1
 8000a14:	6878      	ldr	r0, [r7, #4]
 8000a16:	f7ff fe6f 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000a1a:	6378      	str	r0, [r7, #52]	@ 0x34
                          /* Return the first parameter. */
                          1,
                          /* Store the parameter string length. */
                          &xParameter1StringLength
                        );
    pcParameter2 = FreeRTOS_CLIGetParameter
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	461a      	mov	r2, r3
 8000a22:	2102      	movs	r1, #2
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff fe67 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000a2a:	6338      	str	r0, [r7, #48]	@ 0x30
                          2,
                          /* Store the parameter string length. */
                          &xParameter2StringLength
                        );
    // convert the string to a number
    int32_t xValue1 = strtol(pcParameter1, NULL, 10);
 8000a2c:	220a      	movs	r2, #10
 8000a2e:	2100      	movs	r1, #0
 8000a30:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a32:	f007 f813 	bl	8007a5c <strtol>
 8000a36:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int32_t xValue2 = strtol(pcParameter2, NULL, 10);
 8000a38:	220a      	movs	r2, #10
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a3e:	f007 f80d 	bl	8007a5c <strtol>
 8000a42:	62b8      	str	r0, [r7, #40]	@ 0x28
    // add the two numbers
    int32_t xResultValue = xValue1 + xValue2;
 8000a44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a48:	4413      	add	r3, r2
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    // convert the result to a string
    char cResultString[10];
    itoa(xResultValue, cResultString, 10);
 8000a4c:	f107 0310 	add.w	r3, r7, #16
 8000a50:	220a      	movs	r2, #10
 8000a52:	4619      	mov	r1, r3
 8000a54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000a56:	f006 fecf 	bl	80077f8 <itoa>
    // copy the result to the write buffer
    strcpy(pcWriteBuffer, cResultString);
 8000a5a:	f107 0310 	add.w	r3, r7, #16
 8000a5e:	4619      	mov	r1, r3
 8000a60:	68f8      	ldr	r0, [r7, #12]
 8000a62:	f007 fb21 	bl	80080a8 <strcpy>
    
    return pdFALSE;
 8000a66:	2300      	movs	r3, #0
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3738      	adds	r7, #56	@ 0x38
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <cmd_stepx>:
//*****************************************************************************
BaseType_t cmd_stepx(char *pcWriteBuffer, size_t xWriteBufferLen,
                                const char *pcCommandString)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
    char *pcParameter1;
    BaseType_t xParameter1StringLength;

    /* Obtain the name of the source file, and the length of its name, from
    the command string. The name of the source file is the first parameter. */
    pcParameter1 = FreeRTOS_CLIGetParameter
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	461a      	mov	r2, r3
 8000a82:	2101      	movs	r1, #1
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fe37 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000a8a:	61f8      	str	r0, [r7, #28]
                          /* Store the parameter string length. */
                          &xParameter1StringLength
                        );
    // convert the string to a number

    int32_t xValue1 = strtol(pcParameter1, NULL, 10);
 8000a8c:	220a      	movs	r2, #10
 8000a8e:	2100      	movs	r1, #0
 8000a90:	69f8      	ldr	r0, [r7, #28]
 8000a92:	f006 ffe3 	bl	8007a5c <strtol>
 8000a96:	61b8      	str	r0, [r7, #24]
    xTaskNotify(stepperXTaskHandle, xValue1, eSetValueWithOverwrite);
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <cmd_stepx+0x44>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	69b9      	ldr	r1, [r7, #24]
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	f005 fcfc 	bl	80064a0 <xTaskGenericNotify>
    return pdFALSE;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3720      	adds	r7, #32
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	200001a4 	.word	0x200001a4

08000ab8 <cmd_stepy>:
//*****************************************************************************
BaseType_t cmd_stepy(char *pcWriteBuffer, size_t xWriteBufferLen,
                                const char *pcCommandString)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
    char *pcParameter1;
    BaseType_t xParameter1StringLength;

    /* Obtain the name of the source file, and the length of its name, from
    the command string. The name of the source file is the first parameter. */
    pcParameter1 = FreeRTOS_CLIGetParameter
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	461a      	mov	r2, r3
 8000aca:	2101      	movs	r1, #1
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff fe13 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000ad2:	61f8      	str	r0, [r7, #28]
                         /* Store the parameter string length. */
                         &xParameter1StringLength
                        );
    // convert the string to a number

    int32_t xValue1 = strtol(pcParameter1, NULL, 10);
 8000ad4:	220a      	movs	r2, #10
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	69f8      	ldr	r0, [r7, #28]
 8000ada:	f006 ffbf 	bl	8007a5c <strtol>
 8000ade:	61b8      	str	r0, [r7, #24]
    xTaskNotify(stepperYTaskHandle, xValue1, eSetValueWithOverwrite);
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <cmd_stepy+0x44>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	69b9      	ldr	r1, [r7, #24]
 8000ae8:	2300      	movs	r3, #0
 8000aea:	2203      	movs	r2, #3
 8000aec:	f005 fcd8 	bl	80064a0 <xTaskGenericNotify>
    return pdFALSE;
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3720      	adds	r7, #32
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	200001a8 	.word	0x200001a8

08000b00 <cmd_servo_rot>:
//*****************************************************************************
BaseType_t cmd_servo_rot(char *pcWriteBuffer, size_t xWriteBufferLen,
    const char *pcCommandString)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b088      	sub	sp, #32
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
    char *pcParameter1;
    BaseType_t xParameter1StringLength;

    /* Obtain the name of the source file, and the length of its name, from
    the command string. The name of the source file is the first parameter. */
    pcParameter1 = FreeRTOS_CLIGetParameter
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	461a      	mov	r2, r3
 8000b12:	2101      	movs	r1, #1
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f7ff fdef 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000b1a:	61f8      	str	r0, [r7, #28]
                        /* Store the parameter string length. */
                        &xParameter1StringLength
                        );
    // convert the string to a number

    int32_t xValue1 = strtol(pcParameter1, NULL, 10);
 8000b1c:	220a      	movs	r2, #10
 8000b1e:	2100      	movs	r1, #0
 8000b20:	69f8      	ldr	r0, [r7, #28]
 8000b22:	f006 ff9b 	bl	8007a5c <strtol>
 8000b26:	61b8      	str	r0, [r7, #24]
    xTaskNotify(rotServoTaskHandle, xValue1, eSetValueWithOverwrite);
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <cmd_servo_rot+0x44>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	69b9      	ldr	r1, [r7, #24]
 8000b30:	2300      	movs	r3, #0
 8000b32:	2203      	movs	r2, #3
 8000b34:	f005 fcb4 	bl	80064a0 <xTaskGenericNotify>
    return pdFALSE;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3720      	adds	r7, #32
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	200001ac 	.word	0x200001ac

08000b48 <cmd_servo_lin>:
//*****************************************************************************
BaseType_t cmd_servo_lin(char *pcWriteBuffer, size_t xWriteBufferLen,
    const char *pcCommandString)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b088      	sub	sp, #32
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
    char *pcParameter1;
    BaseType_t xParameter1StringLength;

    /* Obtain the name of the source file, and the length of its name, from
    the command string. The name of the source file is the first parameter. */
    pcParameter1 = FreeRTOS_CLIGetParameter
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	461a      	mov	r2, r3
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f7ff fdcb 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000b62:	61f8      	str	r0, [r7, #28]
                        /* Store the parameter string length. */
                        &xParameter1StringLength
                        );
    // convert the string to a number

    int32_t xValue1 = strtol(pcParameter1, NULL, 10);
 8000b64:	220a      	movs	r2, #10
 8000b66:	2100      	movs	r1, #0
 8000b68:	69f8      	ldr	r0, [r7, #28]
 8000b6a:	f006 ff77 	bl	8007a5c <strtol>
 8000b6e:	61b8      	str	r0, [r7, #24]
    xTaskNotify(linServoTaskHandle, xValue1, eSetValueWithOverwrite);
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <cmd_servo_lin+0x44>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4618      	mov	r0, r3
 8000b76:	69b9      	ldr	r1, [r7, #24]
 8000b78:	2300      	movs	r3, #0
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	f005 fc90 	bl	80064a0 <xTaskGenericNotify>
    return pdFALSE;
 8000b80:	2300      	movs	r3, #0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3720      	adds	r7, #32
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200001b0 	.word	0x200001b0

08000b90 <vRegisterCLICommands>:
    {
        .pcCommand = NULL /* simply used as delimeter for end of array*/
    }
};

void vRegisterCLICommands(void){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
    //iterate thourgh the list of commands and register them
    for (int i = 0; xCommandList[i].pcCommand != NULL; i++)
 8000b96:	2300      	movs	r3, #0
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	e009      	b.n	8000bb0 <vRegisterCLICommands+0x20>
    {
        FreeRTOS_CLIRegisterCommand(&xCommandList[i]);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	011b      	lsls	r3, r3, #4
 8000ba0:	4a09      	ldr	r2, [pc, #36]	@ (8000bc8 <vRegisterCLICommands+0x38>)
 8000ba2:	4413      	add	r3, r2
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff fceb 	bl	8000580 <FreeRTOS_CLIRegisterCommand>
    for (int i = 0; xCommandList[i].pcCommand != NULL; i++)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	3301      	adds	r3, #1
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <vRegisterCLICommands+0x38>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	011b      	lsls	r3, r3, #4
 8000bb6:	4413      	add	r3, r2
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d1ee      	bne.n	8000b9c <vRegisterCLICommands+0xc>
    }
}
 8000bbe:	bf00      	nop
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	08008c7c 	.word	0x08008c7c

08000bcc <cliWrite>:
/*************************************************************************************************/
void cliWrite(const char *str)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
   printf("%s", str);
 8000bd4:	6879      	ldr	r1, [r7, #4]
 8000bd6:	4806      	ldr	r0, [pc, #24]	@ (8000bf0 <cliWrite+0x24>)
 8000bd8:	f007 f90e 	bl	8007df8 <iprintf>
   // flush stdout
   fflush(stdout);
 8000bdc:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <cliWrite+0x28>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f007 f832 	bl	8007c4c <fflush>
}
 8000be8:	bf00      	nop
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	08008bf4 	.word	0x08008bf4
 8000bf4:	20000030 	.word	0x20000030

08000bf8 <handleNewline>:
/*************************************************************************************************/
void handleNewline(const char *const pcInputString, char *cOutputBuffer, uint8_t *cInputIndex)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
    cliWrite("\r\n");
 8000c04:	480f      	ldr	r0, [pc, #60]	@ (8000c44 <handleNewline+0x4c>)
 8000c06:	f7ff ffe1 	bl	8000bcc <cliWrite>

    BaseType_t xMoreDataToFollow;
    do
    {     
        xMoreDataToFollow = FreeRTOS_CLIProcessCommand(pcInputString, cOutputBuffer, configCOMMAND_INT_MAX_OUTPUT_SIZE);
 8000c0a:	22c8      	movs	r2, #200	@ 0xc8
 8000c0c:	68b9      	ldr	r1, [r7, #8]
 8000c0e:	68f8      	ldr	r0, [r7, #12]
 8000c10:	f7ff fcec 	bl	80005ec <FreeRTOS_CLIProcessCommand>
 8000c14:	6178      	str	r0, [r7, #20]
        cliWrite(cOutputBuffer);
 8000c16:	68b8      	ldr	r0, [r7, #8]
 8000c18:	f7ff ffd8 	bl	8000bcc <cliWrite>
    } while (xMoreDataToFollow != pdFALSE);
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d1f3      	bne.n	8000c0a <handleNewline+0x12>

    cliWrite(cli_prompt);
 8000c22:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <handleNewline+0x50>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff ffd0 	bl	8000bcc <cliWrite>
    *cInputIndex = 0;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	701a      	strb	r2, [r3, #0]
    memset((void*)pcInputString, 0x00, MAX_INPUT_LENGTH);
 8000c32:	2232      	movs	r2, #50	@ 0x32
 8000c34:	2100      	movs	r1, #0
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f007 f933 	bl	8007ea2 <memset>
}
 8000c3c:	bf00      	nop
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	08008bf8 	.word	0x08008bf8
 8000c48:	2000000c 	.word	0x2000000c

08000c4c <handleBackspace>:
/*************************************************************************************************/
void handleBackspace(uint8_t *cInputIndex, char *pcInputString)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
    if (*cInputIndex > 0)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d010      	beq.n	8000c80 <handleBackspace+0x34>
    {
        (*cInputIndex)--;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	701a      	strb	r2, [r3, #0]
        pcInputString[*cInputIndex] = '\0';
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	461a      	mov	r2, r3
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	2200      	movs	r2, #0
 8000c76:	701a      	strb	r2, [r3, #0]

#if USING_VS_CODE_TERMINAL
        cliWrite((char *)backspace);
#elif USING_OTHER_TERMINAL
        cliWrite((char *)backspace_tt);
 8000c78:	4807      	ldr	r0, [pc, #28]	@ (8000c98 <handleBackspace+0x4c>)
 8000c7a:	f7ff ffa7 	bl	8000bcc <cliWrite>
#if USING_OTHER_TERMINAL
        uint8_t right[] = "\x1b\x5b\x43";
        cliWrite((char *)right);
#endif
    }
}
 8000c7e:	e006      	b.n	8000c8e <handleBackspace+0x42>
        uint8_t right[] = "\x1b\x5b\x43";
 8000c80:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <handleBackspace+0x50>)
 8000c82:	60fb      	str	r3, [r7, #12]
        cliWrite((char *)right);
 8000c84:	f107 030c 	add.w	r3, r7, #12
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff9f 	bl	8000bcc <cliWrite>
}
 8000c8e:	bf00      	nop
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000010 	.word	0x20000010
 8000c9c:	00435b1b 	.word	0x00435b1b

08000ca0 <handleCharacterInput>:
/*************************************************************************************************/
void handleCharacterInput(uint8_t *cInputIndex, char *pcInputString)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
    if (cRxedChar == '\r')
 8000caa:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <handleCharacterInput+0x64>)
 8000cac:	f993 3000 	ldrsb.w	r3, [r3]
 8000cb0:	2b0d      	cmp	r3, #13
 8000cb2:	d023      	beq.n	8000cfc <handleCharacterInput+0x5c>
    {
        return;
    }
    else if (cRxedChar == (uint8_t)0x08 || cRxedChar == (uint8_t)0x7F)
 8000cb4:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <handleCharacterInput+0x64>)
 8000cb6:	f993 3000 	ldrsb.w	r3, [r3]
 8000cba:	2b08      	cmp	r3, #8
 8000cbc:	d004      	beq.n	8000cc8 <handleCharacterInput+0x28>
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <handleCharacterInput+0x64>)
 8000cc0:	f993 3000 	ldrsb.w	r3, [r3]
 8000cc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cc6:	d104      	bne.n	8000cd2 <handleCharacterInput+0x32>
    {
        handleBackspace(cInputIndex, pcInputString);
 8000cc8:	6839      	ldr	r1, [r7, #0]
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff ffbe 	bl	8000c4c <handleBackspace>
 8000cd0:	e015      	b.n	8000cfe <handleCharacterInput+0x5e>
    }
    else
    {
        if (*cInputIndex < MAX_INPUT_LENGTH)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	2b31      	cmp	r3, #49	@ 0x31
 8000cd8:	d811      	bhi.n	8000cfe <handleCharacterInput+0x5e>
        {
            pcInputString[*cInputIndex] = cRxedChar;
 8000cda:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <handleCharacterInput+0x64>)
 8000cdc:	f993 2000 	ldrsb.w	r2, [r3]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	440b      	add	r3, r1
 8000cea:	b2d2      	uxtb	r2, r2
 8000cec:	701a      	strb	r2, [r3, #0]
            (*cInputIndex)++;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	701a      	strb	r2, [r3, #0]
 8000cfa:	e000      	b.n	8000cfe <handleCharacterInput+0x5e>
        return;
 8000cfc:	bf00      	nop
        }
    }
}
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	2000019e 	.word	0x2000019e

08000d08 <vCommandConsoleTask>:
/*************************************************************************************************/
void vCommandConsoleTask(void *pvParameters)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
    uint8_t cInputIndex = 0; // simply used to keep track of the index of the input string
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]
    uint32_t receivedValue; // used to store the received value from the notification
    UNUSED(pvParameters);
    vRegisterCLICommands();
 8000d14:	f7ff ff3c 	bl	8000b90 <vRegisterCLICommands>
    
    for (;;)
    {
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8000d18:	f107 0208 	add.w	r2, r7, #8
 8000d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d20:	2100      	movs	r1, #0
 8000d22:	2000      	movs	r0, #0
 8000d24:	f005 fb5c 	bl	80063e0 <xTaskNotifyWait>
                                  0,  // Clear all bits on exit
                                  &receivedValue, // Receives the notification value
                                  portMAX_DELAY); // Wait indefinitely
        //echo recevied char
        cRxedChar = receivedValue & 0xFF;
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	b25a      	sxtb	r2, r3
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d64 <vCommandConsoleTask+0x5c>)
 8000d2e:	701a      	strb	r2, [r3, #0]
        // cliWrite((char *)&cRxedChar);
        if (cRxedChar == '\r' || cRxedChar == '\n')
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <vCommandConsoleTask+0x5c>)
 8000d32:	f993 3000 	ldrsb.w	r3, [r3]
 8000d36:	2b0d      	cmp	r3, #13
 8000d38:	d004      	beq.n	8000d44 <vCommandConsoleTask+0x3c>
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <vCommandConsoleTask+0x5c>)
 8000d3c:	f993 3000 	ldrsb.w	r3, [r3]
 8000d40:	2b0a      	cmp	r3, #10
 8000d42:	d107      	bne.n	8000d54 <vCommandConsoleTask+0x4c>
        {
            // user pressed enter, process the command
            handleNewline(pcInputString, cOutputBuffer, &cInputIndex);
 8000d44:	f107 030f 	add.w	r3, r7, #15
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4907      	ldr	r1, [pc, #28]	@ (8000d68 <vCommandConsoleTask+0x60>)
 8000d4c:	4807      	ldr	r0, [pc, #28]	@ (8000d6c <vCommandConsoleTask+0x64>)
 8000d4e:	f7ff ff53 	bl	8000bf8 <handleNewline>
 8000d52:	e005      	b.n	8000d60 <vCommandConsoleTask+0x58>
        }
        else
        {
            // user pressed a character add it to the input string
            handleCharacterInput(&cInputIndex, pcInputString);
 8000d54:	f107 030f 	add.w	r3, r7, #15
 8000d58:	4904      	ldr	r1, [pc, #16]	@ (8000d6c <vCommandConsoleTask+0x64>)
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff ffa0 	bl	8000ca0 <handleCharacterInput>
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8000d60:	e7da      	b.n	8000d18 <vCommandConsoleTask+0x10>
 8000d62:	bf00      	nop
 8000d64:	2000019e 	.word	0x2000019e
 8000d68:	200000a4 	.word	0x200000a4
 8000d6c:	2000016c 	.word	0x2000016c

08000d70 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000d74:	4a18      	ldr	r2, [pc, #96]	@ (8000dd8 <MX_FREERTOS_Init+0x68>)
 8000d76:	2100      	movs	r1, #0
 8000d78:	4818      	ldr	r0, [pc, #96]	@ (8000ddc <MX_FREERTOS_Init+0x6c>)
 8000d7a:	f003 fdbb 	bl	80048f4 <osThreadNew>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	4a17      	ldr	r2, [pc, #92]	@ (8000de0 <MX_FREERTOS_Init+0x70>)
 8000d82:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  cmdLineTaskHandle = osThreadNew(vCommandConsoleTask, NULL, &cmdLineTask_attributes);
 8000d84:	4a17      	ldr	r2, [pc, #92]	@ (8000de4 <MX_FREERTOS_Init+0x74>)
 8000d86:	2100      	movs	r1, #0
 8000d88:	4817      	ldr	r0, [pc, #92]	@ (8000de8 <MX_FREERTOS_Init+0x78>)
 8000d8a:	f003 fdb3 	bl	80048f4 <osThreadNew>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	4a16      	ldr	r2, [pc, #88]	@ (8000dec <MX_FREERTOS_Init+0x7c>)
 8000d92:	6013      	str	r3, [r2, #0]
  stepperXTaskHandle = osThreadNew(vStepperControlX, NULL, &stepperXTask_attributes);
 8000d94:	4a16      	ldr	r2, [pc, #88]	@ (8000df0 <MX_FREERTOS_Init+0x80>)
 8000d96:	2100      	movs	r1, #0
 8000d98:	4816      	ldr	r0, [pc, #88]	@ (8000df4 <MX_FREERTOS_Init+0x84>)
 8000d9a:	f003 fdab 	bl	80048f4 <osThreadNew>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	4a15      	ldr	r2, [pc, #84]	@ (8000df8 <MX_FREERTOS_Init+0x88>)
 8000da2:	6013      	str	r3, [r2, #0]
  stepperYTaskHandle = osThreadNew(vStepperControlY, NULL, &stepperYTask_attributes);
 8000da4:	4a15      	ldr	r2, [pc, #84]	@ (8000dfc <MX_FREERTOS_Init+0x8c>)
 8000da6:	2100      	movs	r1, #0
 8000da8:	4815      	ldr	r0, [pc, #84]	@ (8000e00 <MX_FREERTOS_Init+0x90>)
 8000daa:	f003 fda3 	bl	80048f4 <osThreadNew>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4a14      	ldr	r2, [pc, #80]	@ (8000e04 <MX_FREERTOS_Init+0x94>)
 8000db2:	6013      	str	r3, [r2, #0]
  rotServoTaskHandle = osThreadNew(vServoControl, NULL, &rotServoTask_attributes);
 8000db4:	4a14      	ldr	r2, [pc, #80]	@ (8000e08 <MX_FREERTOS_Init+0x98>)
 8000db6:	2100      	movs	r1, #0
 8000db8:	4814      	ldr	r0, [pc, #80]	@ (8000e0c <MX_FREERTOS_Init+0x9c>)
 8000dba:	f003 fd9b 	bl	80048f4 <osThreadNew>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	4a13      	ldr	r2, [pc, #76]	@ (8000e10 <MX_FREERTOS_Init+0xa0>)
 8000dc2:	6013      	str	r3, [r2, #0]
  linServoTaskHandle = osThreadNew(vLinServoControl, NULL, &rotServoTask_attributes);
 8000dc4:	4a10      	ldr	r2, [pc, #64]	@ (8000e08 <MX_FREERTOS_Init+0x98>)
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4812      	ldr	r0, [pc, #72]	@ (8000e14 <MX_FREERTOS_Init+0xa4>)
 8000dca:	f003 fd93 	bl	80048f4 <osThreadNew>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	4a11      	ldr	r2, [pc, #68]	@ (8000e18 <MX_FREERTOS_Init+0xa8>)
 8000dd2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	08008d9c 	.word	0x08008d9c
 8000ddc:	08000e1d 	.word	0x08000e1d
 8000de0:	200001b4 	.word	0x200001b4
 8000de4:	08008d0c 	.word	0x08008d0c
 8000de8:	08000d09 	.word	0x08000d09
 8000dec:	200001a0 	.word	0x200001a0
 8000df0:	08008d30 	.word	0x08008d30
 8000df4:	08001101 	.word	0x08001101
 8000df8:	200001a4 	.word	0x200001a4
 8000dfc:	08008d54 	.word	0x08008d54
 8000e00:	0800117d 	.word	0x0800117d
 8000e04:	200001a8 	.word	0x200001a8
 8000e08:	08008d78 	.word	0x08008d78
 8000e0c:	0800106d 	.word	0x0800106d
 8000e10:	200001ac 	.word	0x200001ac
 8000e14:	080010b9 	.word	0x080010b9
 8000e18:	200001b0 	.word	0x200001b0

08000e1c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e24:	2001      	movs	r0, #1
 8000e26:	f003 fdf7 	bl	8004a18 <osDelay>
 8000e2a:	e7fb      	b.n	8000e24 <StartDefaultTask+0x8>

08000e2c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e32:	f107 030c 	add.w	r3, r7, #12
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	60da      	str	r2, [r3, #12]
 8000e40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	4b34      	ldr	r3, [pc, #208]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a33      	ldr	r2, [pc, #204]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b31      	ldr	r3, [pc, #196]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	607b      	str	r3, [r7, #4]
 8000e62:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	4a2c      	ldr	r2, [pc, #176]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	603b      	str	r3, [r7, #0]
 8000e7e:	4b26      	ldr	r3, [pc, #152]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a25      	ldr	r2, [pc, #148]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b23      	ldr	r3, [pc, #140]	@ (8000f18 <MX_GPIO_Init+0xec>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_out_GPIO_Port, led_out_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2120      	movs	r1, #32
 8000e9a:	4820      	ldr	r0, [pc, #128]	@ (8000f1c <MX_GPIO_Init+0xf0>)
 8000e9c:	f001 f8c2 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, stp2_dir_Pin|stp2_pul_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000ea6:	481e      	ldr	r0, [pc, #120]	@ (8000f20 <MX_GPIO_Init+0xf4>)
 8000ea8:	f001 f8bc 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, stp1_pul_Pin|stp1_dir_Pin, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000eb2:	481c      	ldr	r0, [pc, #112]	@ (8000f24 <MX_GPIO_Init+0xf8>)
 8000eb4:	f001 f8b6 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_out_Pin */
  GPIO_InitStruct.Pin = led_out_Pin;
 8000eb8:	2320      	movs	r3, #32
 8000eba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_out_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4813      	ldr	r0, [pc, #76]	@ (8000f1c <MX_GPIO_Init+0xf0>)
 8000ed0:	f000 ff24 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : stp2_dir_Pin stp2_pul_Pin */
  GPIO_InitStruct.Pin = stp2_dir_Pin|stp2_pul_Pin;
 8000ed4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000ed8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eda:	2301      	movs	r3, #1
 8000edc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee6:	f107 030c 	add.w	r3, r7, #12
 8000eea:	4619      	mov	r1, r3
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <MX_GPIO_Init+0xf4>)
 8000eee:	f000 ff15 	bl	8001d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : stp1_pul_Pin stp1_dir_Pin */
  GPIO_InitStruct.Pin = stp1_pul_Pin|stp1_dir_Pin;
 8000ef2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ef6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4806      	ldr	r0, [pc, #24]	@ (8000f24 <MX_GPIO_Init+0xf8>)
 8000f0c:	f000 ff06 	bl	8001d1c <HAL_GPIO_Init>

}
 8000f10:	bf00      	nop
 8000f12:	3720      	adds	r7, #32
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	40020000 	.word	0x40020000
 8000f20:	40020800 	.word	0x40020800
 8000f24:	40020400 	.word	0x40020400

08000f28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f2c:	f000 fd40 	bl	80019b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f30:	f000 f818 	bl	8000f64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f34:	f7ff ff7a 	bl	8000e2c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f38:	f000 fbc6 	bl	80016c8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000f3c:	f000 fae6 	bl	800150c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f40:	f003 fc8e 	bl	8004860 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f44:	f7ff ff14 	bl	8000d70 <MX_FREERTOS_Init>

  HAL_UART_Receive_IT(&huart2, (uint8_t *)&huart2.Instance->DR, 1);
 8000f48:	4b05      	ldr	r3, [pc, #20]	@ (8000f60 <main+0x38>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	3304      	adds	r3, #4
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4619      	mov	r1, r3
 8000f52:	4803      	ldr	r0, [pc, #12]	@ (8000f60 <main+0x38>)
 8000f54:	f002 fd12 	bl	800397c <HAL_UART_Receive_IT>

  /* Start scheduler */
  osKernelStart();
 8000f58:	f003 fca6 	bl	80048a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <main+0x34>
 8000f60:	2000024c 	.word	0x2000024c

08000f64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b094      	sub	sp, #80	@ 0x50
 8000f68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6a:	f107 0320 	add.w	r3, r7, #32
 8000f6e:	2230      	movs	r2, #48	@ 0x30
 8000f70:	2100      	movs	r1, #0
 8000f72:	4618      	mov	r0, r3
 8000f74:	f006 ff95 	bl	8007ea2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60bb      	str	r3, [r7, #8]
 8000f8c:	4b29      	ldr	r3, [pc, #164]	@ (8001034 <SystemClock_Config+0xd0>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f90:	4a28      	ldr	r2, [pc, #160]	@ (8001034 <SystemClock_Config+0xd0>)
 8000f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f98:	4b26      	ldr	r3, [pc, #152]	@ (8001034 <SystemClock_Config+0xd0>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <SystemClock_Config+0xd4>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fb0:	4a21      	ldr	r2, [pc, #132]	@ (8001038 <SystemClock_Config+0xd4>)
 8000fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <SystemClock_Config+0xd4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fcc:	2310      	movs	r3, #16
 8000fce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fd8:	2310      	movs	r3, #16
 8000fda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fdc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fe0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fe6:	2304      	movs	r3, #4
 8000fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fea:	f107 0320 	add.w	r3, r7, #32
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f001 f832 	bl	8002058 <HAL_RCC_OscConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ffa:	f000 f831 	bl	8001060 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffe:	230f      	movs	r3, #15
 8001000:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001002:	2302      	movs	r3, #2
 8001004:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800100a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800100e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001010:	2300      	movs	r3, #0
 8001012:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	2102      	movs	r1, #2
 800101a:	4618      	mov	r0, r3
 800101c:	f001 fa94 	bl	8002548 <HAL_RCC_ClockConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001026:	f000 f81b 	bl	8001060 <Error_Handler>
  }
}
 800102a:	bf00      	nop
 800102c:	3750      	adds	r7, #80	@ 0x50
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40023800 	.word	0x40023800
 8001038:	40007000 	.word	0x40007000

0800103c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a04      	ldr	r2, [pc, #16]	@ (800105c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d101      	bne.n	8001052 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800104e:	f000 fcd1 	bl	80019f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40000c00 	.word	0x40000c00

08001060 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001064:	b672      	cpsid	i
}
 8001066:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <Error_Handler+0x8>

0800106c <vServoControl>:
#include "main.h"
#include "cmsis_os.h"
#include "stdio.h"
#include "tim.h"

void vServoControl (void){
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
    uint32_t angle;
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001072:	210c      	movs	r1, #12
 8001074:	480e      	ldr	r0, [pc, #56]	@ (80010b0 <vServoControl+0x44>)
 8001076:	f001 fd85 	bl	8002b84 <HAL_TIM_PWM_Start>
    for (;;)
    {
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 800107a:	463a      	mov	r2, r7
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	2100      	movs	r1, #0
 8001082:	2000      	movs	r0, #0
 8001084:	f005 f9ac 	bl	80063e0 <xTaskNotifyWait>
            0,  // Clear all bits on exit
            &angle, // Receives the notification value
            portMAX_DELAY); // Wait indefinitely
        uint32_t pulse = 1000 + ((angle * 1000)/180);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800108e:	fb02 f303 	mul.w	r3, r2, r3
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <vServoControl+0x48>)
 8001096:	fba2 2303 	umull	r2, r3, r2, r3
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80010a0:	607b      	str	r3, [r7, #4]
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pulse);
 80010a2:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <vServoControl+0x44>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	641a      	str	r2, [r3, #64]	@ 0x40
    {
 80010aa:	bf00      	nop
 80010ac:	e7e5      	b.n	800107a <vServoControl+0xe>
 80010ae:	bf00      	nop
 80010b0:	20000204 	.word	0x20000204
 80010b4:	16c16c17 	.word	0x16c16c17

080010b8 <vLinServoControl>:
    }
}

void vLinServoControl (void){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
    uint32_t pctg;
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80010be:	2104      	movs	r1, #4
 80010c0:	480d      	ldr	r0, [pc, #52]	@ (80010f8 <vLinServoControl+0x40>)
 80010c2:	f001 fd5f 	bl	8002b84 <HAL_TIM_PWM_Start>
    for (;;)
    {
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 80010c6:	463a      	mov	r2, r7
 80010c8:	f04f 33ff 	mov.w	r3, #4294967295
 80010cc:	2100      	movs	r1, #0
 80010ce:	2000      	movs	r0, #0
 80010d0:	f005 f986 	bl	80063e0 <xTaskNotifyWait>
            0,  // Clear all bits on exit
            &pctg, // Receives the notification value
            portMAX_DELAY); // Wait indefinitely
        uint32_t pulse = 1000 + ((pctg * 1000)/100);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010da:	fb02 f303 	mul.w	r3, r2, r3
 80010de:	4a07      	ldr	r2, [pc, #28]	@ (80010fc <vLinServoControl+0x44>)
 80010e0:	fba2 2303 	umull	r2, r3, r2, r3
 80010e4:	095b      	lsrs	r3, r3, #5
 80010e6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80010ea:	607b      	str	r3, [r7, #4]
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);
 80010ec:	4b02      	ldr	r3, [pc, #8]	@ (80010f8 <vLinServoControl+0x40>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	639a      	str	r2, [r3, #56]	@ 0x38
    {
 80010f4:	bf00      	nop
 80010f6:	e7e6      	b.n	80010c6 <vLinServoControl+0xe>
 80010f8:	20000204 	.word	0x20000204
 80010fc:	51eb851f 	.word	0x51eb851f

08001100 <vStepperControlX>:
#include "main.h"
#include "cmsis_os.h"
#include "stdio.h"

void vStepperControlX (void){
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
    int32_t steps;
    for (;;)
    {
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8001106:	463a      	mov	r2, r7
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	2100      	movs	r1, #0
 800110e:	2000      	movs	r0, #0
 8001110:	f005 f966 	bl	80063e0 <xTaskNotifyWait>
            0,  // Clear all bits on exit
            &steps, // Receives the notification value
            portMAX_DELAY); // Wait indefinitely
        if (steps < 0)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	da09      	bge.n	800112e <vStepperControlX+0x2e>
        {
            HAL_GPIO_WritePin(stp1_dir_GPIO_Port, stp1_dir_Pin, GPIO_PIN_RESET);
 800111a:	2200      	movs	r2, #0
 800111c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001120:	4815      	ldr	r0, [pc, #84]	@ (8001178 <vStepperControlX+0x78>)
 8001122:	f000 ff7f 	bl	8002024 <HAL_GPIO_WritePin>
            steps = steps * -1;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	425b      	negs	r3, r3
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	e005      	b.n	800113a <vStepperControlX+0x3a>
        }
        else
            HAL_GPIO_WritePin(stp1_dir_GPIO_Port, stp1_dir_Pin, GPIO_PIN_SET);
 800112e:	2201      	movs	r2, #1
 8001130:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001134:	4810      	ldr	r0, [pc, #64]	@ (8001178 <vStepperControlX+0x78>)
 8001136:	f000 ff75 	bl	8002024 <HAL_GPIO_WritePin>
        
        for (uint32_t pwm = 0; pwm < steps; pwm++){
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	e014      	b.n	800116a <vStepperControlX+0x6a>
            HAL_GPIO_WritePin(stp1_pul_GPIO_Port, stp1_pul_Pin, GPIO_PIN_SET);
 8001140:	2201      	movs	r2, #1
 8001142:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001146:	480c      	ldr	r0, [pc, #48]	@ (8001178 <vStepperControlX+0x78>)
 8001148:	f000 ff6c 	bl	8002024 <HAL_GPIO_WritePin>
            osDelay(1);
 800114c:	2001      	movs	r0, #1
 800114e:	f003 fc63 	bl	8004a18 <osDelay>
            HAL_GPIO_WritePin(stp1_pul_GPIO_Port, stp1_pul_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001158:	4807      	ldr	r0, [pc, #28]	@ (8001178 <vStepperControlX+0x78>)
 800115a:	f000 ff63 	bl	8002024 <HAL_GPIO_WritePin>
            osDelay(1);
 800115e:	2001      	movs	r0, #1
 8001160:	f003 fc5a 	bl	8004a18 <osDelay>
        for (uint32_t pwm = 0; pwm < steps; pwm++){
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3301      	adds	r3, #1
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	461a      	mov	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4293      	cmp	r3, r2
 8001172:	d3e5      	bcc.n	8001140 <vStepperControlX+0x40>
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8001174:	e7c7      	b.n	8001106 <vStepperControlX+0x6>
 8001176:	bf00      	nop
 8001178:	40020400 	.word	0x40020400

0800117c <vStepperControlY>:
        }
    }
}

void vStepperControlY (void){
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
    int32_t steps;
    for (;;)
    {
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8001182:	463a      	mov	r2, r7
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	2100      	movs	r1, #0
 800118a:	2000      	movs	r0, #0
 800118c:	f005 f928 	bl	80063e0 <xTaskNotifyWait>
            0,  // Clear all bits on exit
            &steps, // Receives the notification value
            portMAX_DELAY); // Wait indefinitely
        if (steps < 0)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	da08      	bge.n	80011a8 <vStepperControlY+0x2c>
        {
            HAL_GPIO_WritePin(stp2_dir_GPIO_Port, stp2_dir_Pin, GPIO_PIN_RESET);
 8001196:	2200      	movs	r2, #0
 8001198:	2140      	movs	r1, #64	@ 0x40
 800119a:	4815      	ldr	r0, [pc, #84]	@ (80011f0 <vStepperControlY+0x74>)
 800119c:	f000 ff42 	bl	8002024 <HAL_GPIO_WritePin>
            steps = steps * -1;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	425b      	negs	r3, r3
 80011a4:	603b      	str	r3, [r7, #0]
 80011a6:	e004      	b.n	80011b2 <vStepperControlY+0x36>
        }
        else
            HAL_GPIO_WritePin(stp2_dir_GPIO_Port, stp2_dir_Pin, GPIO_PIN_SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2140      	movs	r1, #64	@ 0x40
 80011ac:	4810      	ldr	r0, [pc, #64]	@ (80011f0 <vStepperControlY+0x74>)
 80011ae:	f000 ff39 	bl	8002024 <HAL_GPIO_WritePin>
        
        for (uint32_t pwm = 0; pwm < steps; pwm++){
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	e014      	b.n	80011e2 <vStepperControlY+0x66>
            HAL_GPIO_WritePin(stp2_pul_GPIO_Port, stp2_pul_Pin, GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011be:	480c      	ldr	r0, [pc, #48]	@ (80011f0 <vStepperControlY+0x74>)
 80011c0:	f000 ff30 	bl	8002024 <HAL_GPIO_WritePin>
            osDelay(1);
 80011c4:	2001      	movs	r0, #1
 80011c6:	f003 fc27 	bl	8004a18 <osDelay>
            HAL_GPIO_WritePin(stp2_pul_GPIO_Port, stp2_pul_Pin, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011d0:	4807      	ldr	r0, [pc, #28]	@ (80011f0 <vStepperControlY+0x74>)
 80011d2:	f000 ff27 	bl	8002024 <HAL_GPIO_WritePin>
            osDelay(1);
 80011d6:	2001      	movs	r0, #1
 80011d8:	f003 fc1e 	bl	8004a18 <osDelay>
        for (uint32_t pwm = 0; pwm < steps; pwm++){
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3301      	adds	r3, #1
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d3e5      	bcc.n	80011b8 <vStepperControlY+0x3c>
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 80011ec:	e7c9      	b.n	8001182 <vStepperControlY+0x6>
 80011ee:	bf00      	nop
 80011f0:	40020800 	.word	0x40020800

080011f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <HAL_MspInit+0x54>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001202:	4a11      	ldr	r2, [pc, #68]	@ (8001248 <HAL_MspInit+0x54>)
 8001204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001208:	6453      	str	r3, [r2, #68]	@ 0x44
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <HAL_MspInit+0x54>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	603b      	str	r3, [r7, #0]
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <HAL_MspInit+0x54>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121e:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <HAL_MspInit+0x54>)
 8001220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001224:	6413      	str	r3, [r2, #64]	@ 0x40
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <HAL_MspInit+0x54>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	210f      	movs	r1, #15
 8001236:	f06f 0001 	mvn.w	r0, #1
 800123a:	f000 fcb3 	bl	8001ba4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800

0800124c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08e      	sub	sp, #56	@ 0x38
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001254:	2300      	movs	r3, #0
 8001256:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001258:	2300      	movs	r3, #0
 800125a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	4b33      	ldr	r3, [pc, #204]	@ (8001330 <HAL_InitTick+0xe4>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001264:	4a32      	ldr	r2, [pc, #200]	@ (8001330 <HAL_InitTick+0xe4>)
 8001266:	f043 0308 	orr.w	r3, r3, #8
 800126a:	6413      	str	r3, [r2, #64]	@ 0x40
 800126c:	4b30      	ldr	r3, [pc, #192]	@ (8001330 <HAL_InitTick+0xe4>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001270:	f003 0308 	and.w	r3, r3, #8
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001278:	f107 0210 	add.w	r2, r7, #16
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4611      	mov	r1, r2
 8001282:	4618      	mov	r0, r3
 8001284:	f001 fb40 	bl	8002908 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001288:	6a3b      	ldr	r3, [r7, #32]
 800128a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800128c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800128e:	2b00      	cmp	r3, #0
 8001290:	d103      	bne.n	800129a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001292:	f001 fb11 	bl	80028b8 <HAL_RCC_GetPCLK1Freq>
 8001296:	6378      	str	r0, [r7, #52]	@ 0x34
 8001298:	e004      	b.n	80012a4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800129a:	f001 fb0d 	bl	80028b8 <HAL_RCC_GetPCLK1Freq>
 800129e:	4603      	mov	r3, r0
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012a6:	4a23      	ldr	r2, [pc, #140]	@ (8001334 <HAL_InitTick+0xe8>)
 80012a8:	fba2 2303 	umull	r2, r3, r2, r3
 80012ac:	0c9b      	lsrs	r3, r3, #18
 80012ae:	3b01      	subs	r3, #1
 80012b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80012b2:	4b21      	ldr	r3, [pc, #132]	@ (8001338 <HAL_InitTick+0xec>)
 80012b4:	4a21      	ldr	r2, [pc, #132]	@ (800133c <HAL_InitTick+0xf0>)
 80012b6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80012b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <HAL_InitTick+0xec>)
 80012ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012be:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80012c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001338 <HAL_InitTick+0xec>)
 80012c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012c4:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80012c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001338 <HAL_InitTick+0xec>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <HAL_InitTick+0xec>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d2:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <HAL_InitTick+0xec>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80012d8:	4817      	ldr	r0, [pc, #92]	@ (8001338 <HAL_InitTick+0xec>)
 80012da:	f001 fb47 	bl	800296c <HAL_TIM_Base_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80012e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d11b      	bne.n	8001324 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80012ec:	4812      	ldr	r0, [pc, #72]	@ (8001338 <HAL_InitTick+0xec>)
 80012ee:	f001 fb8d 	bl	8002a0c <HAL_TIM_Base_Start_IT>
 80012f2:	4603      	mov	r3, r0
 80012f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80012f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d111      	bne.n	8001324 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001300:	2032      	movs	r0, #50	@ 0x32
 8001302:	f000 fc6b 	bl	8001bdc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b0f      	cmp	r3, #15
 800130a:	d808      	bhi.n	800131e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 800130c:	2200      	movs	r2, #0
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	2032      	movs	r0, #50	@ 0x32
 8001312:	f000 fc47 	bl	8001ba4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <HAL_InitTick+0xf4>)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6013      	str	r3, [r2, #0]
 800131c:	e002      	b.n	8001324 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001324:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001328:	4618      	mov	r0, r3
 800132a:	3738      	adds	r7, #56	@ 0x38
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40023800 	.word	0x40023800
 8001334:	431bde83 	.word	0x431bde83
 8001338:	200001b8 	.word	0x200001b8
 800133c:	40000c00 	.word	0x40000c00
 8001340:	20000018 	.word	0x20000018

08001344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <NMI_Handler+0x4>

0800134c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <HardFault_Handler+0x4>

08001354 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <MemManage_Handler+0x4>

0800135c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <BusFault_Handler+0x4>

08001364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <UsageFault_Handler+0x4>

0800136c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
	...

0800137c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001382:	480d      	ldr	r0, [pc, #52]	@ (80013b8 <USART2_IRQHandler+0x3c>)
 8001384:	f002 fb20 	bl	80039c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char rxedValue = USART2->DR & 0xFF;
 8001388:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <USART2_IRQHandler+0x40>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&huart2.Instance->DR, 1);
 800138e:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <USART2_IRQHandler+0x3c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	3304      	adds	r3, #4
 8001394:	2201      	movs	r2, #1
 8001396:	4619      	mov	r1, r3
 8001398:	4807      	ldr	r0, [pc, #28]	@ (80013b8 <USART2_IRQHandler+0x3c>)
 800139a:	f002 faef 	bl	800397c <HAL_UART_Receive_IT>
  //send the char to the command line task
  xTaskNotifyFromISR(cmdLineTaskHandle, (uint32_t)rxedValue, eSetValueWithOverwrite , NULL);
 800139e:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <USART2_IRQHandler+0x44>)
 80013a0:	6818      	ldr	r0, [r3, #0]
 80013a2:	79f9      	ldrb	r1, [r7, #7]
 80013a4:	2300      	movs	r3, #0
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	2300      	movs	r3, #0
 80013aa:	2203      	movs	r2, #3
 80013ac:	f005 f93a 	bl	8006624 <xTaskGenericNotifyFromISR>
  /* USER CODE END USART2_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	2000024c 	.word	0x2000024c
 80013bc:	40004400 	.word	0x40004400
 80013c0:	200001a0 	.word	0x200001a0

080013c4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80013c8:	4802      	ldr	r0, [pc, #8]	@ (80013d4 <TIM5_IRQHandler+0x10>)
 80013ca:	f001 fc8b 	bl	8002ce4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200001b8 	.word	0x200001b8

080013d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
 80013e8:	e00a      	b.n	8001400 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013ea:	f3af 8000 	nop.w
 80013ee:	4601      	mov	r1, r0
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	1c5a      	adds	r2, r3, #1
 80013f4:	60ba      	str	r2, [r7, #8]
 80013f6:	b2ca      	uxtb	r2, r1
 80013f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	3301      	adds	r3, #1
 80013fe:	617b      	str	r3, [r7, #20]
 8001400:	697a      	ldr	r2, [r7, #20]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	429a      	cmp	r2, r3
 8001406:	dbf0      	blt.n	80013ea <_read+0x12>
  }

  return len;
 8001408:	687b      	ldr	r3, [r7, #4]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3718      	adds	r7, #24
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800141a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800143a:	605a      	str	r2, [r3, #4]
  return 0;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <_isatty>:

int _isatty(int file)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001452:	2301      	movs	r3, #1
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001484:	4a14      	ldr	r2, [pc, #80]	@ (80014d8 <_sbrk+0x5c>)
 8001486:	4b15      	ldr	r3, [pc, #84]	@ (80014dc <_sbrk+0x60>)
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001490:	4b13      	ldr	r3, [pc, #76]	@ (80014e0 <_sbrk+0x64>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001498:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <_sbrk+0x64>)
 800149a:	4a12      	ldr	r2, [pc, #72]	@ (80014e4 <_sbrk+0x68>)
 800149c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800149e:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <_sbrk+0x64>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d207      	bcs.n	80014bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ac:	f006 fdd2 	bl	8008054 <__errno>
 80014b0:	4603      	mov	r3, r0
 80014b2:	220c      	movs	r2, #12
 80014b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ba:	e009      	b.n	80014d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014bc:	4b08      	ldr	r3, [pc, #32]	@ (80014e0 <_sbrk+0x64>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c2:	4b07      	ldr	r3, [pc, #28]	@ (80014e0 <_sbrk+0x64>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	4a05      	ldr	r2, [pc, #20]	@ (80014e0 <_sbrk+0x64>)
 80014cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ce:	68fb      	ldr	r3, [r7, #12]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3718      	adds	r7, #24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20018000 	.word	0x20018000
 80014dc:	00000400 	.word	0x00000400
 80014e0:	20000200 	.word	0x20000200
 80014e4:	20004de0 	.word	0x20004de0

080014e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014ec:	4b06      	ldr	r3, [pc, #24]	@ (8001508 <SystemInit+0x20>)
 80014ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f2:	4a05      	ldr	r2, [pc, #20]	@ (8001508 <SystemInit+0x20>)
 80014f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08e      	sub	sp, #56	@ 0x38
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	f107 0320 	add.w	r3, r7, #32
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
 8001538:	615a      	str	r2, [r3, #20]
 800153a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800153c:	4b32      	ldr	r3, [pc, #200]	@ (8001608 <MX_TIM3_Init+0xfc>)
 800153e:	4a33      	ldr	r2, [pc, #204]	@ (800160c <MX_TIM3_Init+0x100>)
 8001540:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8001542:	4b31      	ldr	r3, [pc, #196]	@ (8001608 <MX_TIM3_Init+0xfc>)
 8001544:	2254      	movs	r2, #84	@ 0x54
 8001546:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001548:	4b2f      	ldr	r3, [pc, #188]	@ (8001608 <MX_TIM3_Init+0xfc>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800154e:	4b2e      	ldr	r3, [pc, #184]	@ (8001608 <MX_TIM3_Init+0xfc>)
 8001550:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001554:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001556:	4b2c      	ldr	r3, [pc, #176]	@ (8001608 <MX_TIM3_Init+0xfc>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155c:	4b2a      	ldr	r3, [pc, #168]	@ (8001608 <MX_TIM3_Init+0xfc>)
 800155e:	2200      	movs	r2, #0
 8001560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001562:	4829      	ldr	r0, [pc, #164]	@ (8001608 <MX_TIM3_Init+0xfc>)
 8001564:	f001 fa02 	bl	800296c <HAL_TIM_Base_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800156e:	f7ff fd77 	bl	8001060 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001572:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001576:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001578:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800157c:	4619      	mov	r1, r3
 800157e:	4822      	ldr	r0, [pc, #136]	@ (8001608 <MX_TIM3_Init+0xfc>)
 8001580:	f001 fd62 	bl	8003048 <HAL_TIM_ConfigClockSource>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800158a:	f7ff fd69 	bl	8001060 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800158e:	481e      	ldr	r0, [pc, #120]	@ (8001608 <MX_TIM3_Init+0xfc>)
 8001590:	f001 fa9e 	bl	8002ad0 <HAL_TIM_PWM_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800159a:	f7ff fd61 	bl	8001060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015a6:	f107 0320 	add.w	r3, r7, #32
 80015aa:	4619      	mov	r1, r3
 80015ac:	4816      	ldr	r0, [pc, #88]	@ (8001608 <MX_TIM3_Init+0xfc>)
 80015ae:	f002 f913 	bl	80037d8 <HAL_TIMEx_MasterConfigSynchronization>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80015b8:	f7ff fd52 	bl	8001060 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015bc:	2360      	movs	r3, #96	@ 0x60
 80015be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2204      	movs	r2, #4
 80015d0:	4619      	mov	r1, r3
 80015d2:	480d      	ldr	r0, [pc, #52]	@ (8001608 <MX_TIM3_Init+0xfc>)
 80015d4:	f001 fc76 	bl	8002ec4 <HAL_TIM_PWM_ConfigChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80015de:	f7ff fd3f 	bl	8001060 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	220c      	movs	r2, #12
 80015e6:	4619      	mov	r1, r3
 80015e8:	4807      	ldr	r0, [pc, #28]	@ (8001608 <MX_TIM3_Init+0xfc>)
 80015ea:	f001 fc6b 	bl	8002ec4 <HAL_TIM_PWM_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80015f4:	f7ff fd34 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015f8:	4803      	ldr	r0, [pc, #12]	@ (8001608 <MX_TIM3_Init+0xfc>)
 80015fa:	f000 f82b 	bl	8001654 <HAL_TIM_MspPostInit>

}
 80015fe:	bf00      	nop
 8001600:	3738      	adds	r7, #56	@ 0x38
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000204 	.word	0x20000204
 800160c:	40000400 	.word	0x40000400

08001610 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0b      	ldr	r2, [pc, #44]	@ (800164c <HAL_TIM_Base_MspInit+0x3c>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d10d      	bne.n	800163e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_TIM_Base_MspInit+0x40>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	4a09      	ldr	r2, [pc, #36]	@ (8001650 <HAL_TIM_Base_MspInit+0x40>)
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	6413      	str	r3, [r2, #64]	@ 0x40
 8001632:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <HAL_TIM_Base_MspInit+0x40>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40000400 	.word	0x40000400
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a12      	ldr	r2, [pc, #72]	@ (80016bc <HAL_TIM_MspPostInit+0x68>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d11e      	bne.n	80016b4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a10      	ldr	r2, [pc, #64]	@ (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0304 	and.w	r3, r3, #4
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = lin_servo_pwm_Pin|rot_servo_pwm_Pin;
 8001692:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001696:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2302      	movs	r3, #2
 800169a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	2300      	movs	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016a4:	2302      	movs	r3, #2
 80016a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	4619      	mov	r1, r3
 80016ae:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_TIM_MspPostInit+0x70>)
 80016b0:	f000 fb34 	bl	8001d1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016b4:	bf00      	nop
 80016b6:	3720      	adds	r7, #32
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40000400 	.word	0x40000400
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020800 	.word	0x40020800

080016c8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016ce:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <MX_USART2_UART_Init+0x50>)
 80016d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016d2:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016da:	4b0e      	ldr	r3, [pc, #56]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016ee:	220c      	movs	r2, #12
 80016f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f2:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	@ (8001714 <MX_USART2_UART_Init+0x4c>)
 8001700:	f002 f8ec 	bl	80038dc <HAL_UART_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800170a:	f7ff fca9 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	2000024c 	.word	0x2000024c
 8001718:	40004400 	.word	0x40004400

0800171c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a1d      	ldr	r2, [pc, #116]	@ (80017b0 <HAL_UART_MspInit+0x94>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d133      	bne.n	80017a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <HAL_UART_MspInit+0x98>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4a1b      	ldr	r2, [pc, #108]	@ (80017b4 <HAL_UART_MspInit+0x98>)
 8001748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800174c:	6413      	str	r3, [r2, #64]	@ 0x40
 800174e:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <HAL_UART_MspInit+0x98>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_UART_MspInit+0x98>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a14      	ldr	r2, [pc, #80]	@ (80017b4 <HAL_UART_MspInit+0x98>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b12      	ldr	r3, [pc, #72]	@ (80017b4 <HAL_UART_MspInit+0x98>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001776:	230c      	movs	r3, #12
 8001778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001782:	2303      	movs	r3, #3
 8001784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001786:	2307      	movs	r3, #7
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	4619      	mov	r1, r3
 8001790:	4809      	ldr	r0, [pc, #36]	@ (80017b8 <HAL_UART_MspInit+0x9c>)
 8001792:	f000 fac3 	bl	8001d1c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2105      	movs	r1, #5
 800179a:	2026      	movs	r0, #38	@ 0x26
 800179c:	f000 fa02 	bl	8001ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017a0:	2026      	movs	r0, #38	@ 0x26
 80017a2:	f000 fa1b 	bl	8001bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	@ 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40004400 	.word	0x40004400
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40020000 	.word	0x40020000

080017bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017c0:	f7ff fe92 	bl	80014e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017c4:	480c      	ldr	r0, [pc, #48]	@ (80017f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017c6:	490d      	ldr	r1, [pc, #52]	@ (80017fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017cc:	e002      	b.n	80017d4 <LoopCopyDataInit>

080017ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017d2:	3304      	adds	r3, #4

080017d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d8:	d3f9      	bcc.n	80017ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017da:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001808 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017e0:	e001      	b.n	80017e6 <LoopFillZerobss>

080017e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e4:	3204      	adds	r2, #4

080017e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e8:	d3fb      	bcc.n	80017e2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80017ea:	f006 fc39 	bl	8008060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ee:	f7ff fb9b 	bl	8000f28 <main>
  bx  lr    
 80017f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80017f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017fc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001800:	08008f44 	.word	0x08008f44
  ldr r2, =_sbss
 8001804:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001808:	20004de0 	.word	0x20004de0

0800180c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800180c:	e7fe      	b.n	800180c <ADC_IRQHandler>

0800180e <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b084      	sub	sp, #16
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d105      	bne.n	8001828 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800181c:	b672      	cpsid	i
}
 800181e:	bf00      	nop
 8001820:	f7ff fc1e 	bl	8001060 <Error_Handler>
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8001828:	2300      	movs	r3, #0
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	e007      	b.n	800183e <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	2100      	movs	r1, #0
 8001834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	3301      	adds	r3, #1
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d9f4      	bls.n	800182e <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	721a      	strb	r2, [r3, #8]
}
 800184a:	bf00      	nop
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b084      	sub	sp, #16
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d105      	bne.n	800186c <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001860:	b672      	cpsid	i
}
 8001862:	bf00      	nop
 8001864:	f7ff fbfc 	bl	8001060 <Error_Handler>
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7a1b      	ldrb	r3, [r3, #8]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d905      	bls.n	8001880 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001874:	b672      	cpsid	i
}
 8001876:	bf00      	nop
 8001878:	f7ff fbf2 	bl	8001060 <Error_Handler>
 800187c:	bf00      	nop
 800187e:	e7fd      	b.n	800187c <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7a1b      	ldrb	r3, [r3, #8]
 8001884:	1c5a      	adds	r2, r3, #1
 8001886:	b2d1      	uxtb	r1, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	7211      	strb	r1, [r2, #8]
 800188c:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800188e:	f3ef 8211 	mrs	r2, BASEPRI
 8001892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001896:	f383 8811 	msr	BASEPRI, r3
 800189a:	f3bf 8f6f 	isb	sy
 800189e:	f3bf 8f4f 	dsb	sy
 80018a2:	60fa      	str	r2, [r7, #12]
 80018a4:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b084      	sub	sp, #16
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d105      	bne.n	80018d0 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80018c4:	b672      	cpsid	i
}
 80018c6:	bf00      	nop
 80018c8:	f7ff fbca 	bl	8001060 <Error_Handler>
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <stm32_lock_release+0x16>
  lock->nesting_level--;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	7a1b      	ldrb	r3, [r3, #8]
 80018d4:	3b01      	subs	r3, #1
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7a1b      	ldrb	r3, [r3, #8]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d905      	bls.n	80018f0 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 80018e4:	b672      	cpsid	i
}
 80018e6:	bf00      	nop
 80018e8:	f7ff fbba 	bl	8001060 <Error_Handler>
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7a1b      	ldrb	r3, [r3, #8]
 80018f4:	461a      	mov	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018fc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001904:	bf00      	nop
}
 8001906:	bf00      	nop
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d105      	bne.n	8001928 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 800191c:	f006 fb9a 	bl	8008054 <__errno>
 8001920:	4603      	mov	r3, r0
 8001922:	2216      	movs	r2, #22
 8001924:	601a      	str	r2, [r3, #0]
    return;
 8001926:	e016      	b.n	8001956 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8001928:	200c      	movs	r0, #12
 800192a:	f005 ff67 	bl	80077fc <malloc>
 800192e:	4603      	mov	r3, r0
 8001930:	461a      	mov	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d005      	beq.n	800194a <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff ff63 	bl	800180e <stm32_lock_init>
    return;
 8001948:	e005      	b.n	8001956 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 800194a:	b672      	cpsid	i
}
 800194c:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 800194e:	f7ff fb87 	bl	8001060 <Error_Handler>
 8001952:	bf00      	nop
 8001954:	e7fd      	b.n	8001952 <__retarget_lock_init_recursive+0x44>
}
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d105      	bne.n	8001976 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800196a:	b672      	cpsid	i
}
 800196c:	bf00      	nop
 800196e:	f7ff fb77 	bl	8001060 <Error_Handler>
 8001972:	bf00      	nop
 8001974:	e7fd      	b.n	8001972 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff6a 	bl	8001852 <stm32_lock_acquire>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d105      	bne.n	80019a0 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001994:	b672      	cpsid	i
}
 8001996:	bf00      	nop
 8001998:	f7ff fb62 	bl	8001060 <Error_Handler>
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff ff87 	bl	80018b6 <stm32_lock_release>
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019b4:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <HAL_Init+0x40>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a0d      	ldr	r2, [pc, #52]	@ (80019f0 <HAL_Init+0x40>)
 80019ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019c0:	4b0b      	ldr	r3, [pc, #44]	@ (80019f0 <HAL_Init+0x40>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <HAL_Init+0x40>)
 80019c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019cc:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <HAL_Init+0x40>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a07      	ldr	r2, [pc, #28]	@ (80019f0 <HAL_Init+0x40>)
 80019d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d8:	2003      	movs	r0, #3
 80019da:	f000 f8d8 	bl	8001b8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019de:	200f      	movs	r0, #15
 80019e0:	f7ff fc34 	bl	800124c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019e4:	f7ff fc06 	bl	80011f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40023c00 	.word	0x40023c00

080019f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f8:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_IncTick+0x20>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	461a      	mov	r2, r3
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <HAL_IncTick+0x24>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <HAL_IncTick+0x24>)
 8001a06:	6013      	str	r3, [r2, #0]
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	2000001c 	.word	0x2000001c
 8001a18:	200002ac 	.word	0x200002ac

08001a1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a20:	4b03      	ldr	r3, [pc, #12]	@ (8001a30 <HAL_GetTick+0x14>)
 8001a22:	681b      	ldr	r3, [r3, #0]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	200002ac 	.word	0x200002ac

08001a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a44:	4b0c      	ldr	r3, [pc, #48]	@ (8001a78 <__NVIC_SetPriorityGrouping+0x44>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a50:	4013      	ands	r3, r2
 8001a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a66:	4a04      	ldr	r2, [pc, #16]	@ (8001a78 <__NVIC_SetPriorityGrouping+0x44>)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	60d3      	str	r3, [r2, #12]
}
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a80:	4b04      	ldr	r3, [pc, #16]	@ (8001a94 <__NVIC_GetPriorityGrouping+0x18>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	0a1b      	lsrs	r3, r3, #8
 8001a86:	f003 0307 	and.w	r3, r3, #7
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	db0b      	blt.n	8001ac2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	f003 021f 	and.w	r2, r3, #31
 8001ab0:	4907      	ldr	r1, [pc, #28]	@ (8001ad0 <__NVIC_EnableIRQ+0x38>)
 8001ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab6:	095b      	lsrs	r3, r3, #5
 8001ab8:	2001      	movs	r0, #1
 8001aba:	fa00 f202 	lsl.w	r2, r0, r2
 8001abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000e100 	.word	0xe000e100

08001ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	6039      	str	r1, [r7, #0]
 8001ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	db0a      	blt.n	8001afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	490c      	ldr	r1, [pc, #48]	@ (8001b20 <__NVIC_SetPriority+0x4c>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	0112      	lsls	r2, r2, #4
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	440b      	add	r3, r1
 8001af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001afc:	e00a      	b.n	8001b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4908      	ldr	r1, [pc, #32]	@ (8001b24 <__NVIC_SetPriority+0x50>)
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	3b04      	subs	r3, #4
 8001b0c:	0112      	lsls	r2, r2, #4
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	440b      	add	r3, r1
 8001b12:	761a      	strb	r2, [r3, #24]
}
 8001b14:	bf00      	nop
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000e100 	.word	0xe000e100
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	@ 0x24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f1c3 0307 	rsb	r3, r3, #7
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	bf28      	it	cs
 8001b46:	2304      	movcs	r3, #4
 8001b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	2b06      	cmp	r3, #6
 8001b50:	d902      	bls.n	8001b58 <NVIC_EncodePriority+0x30>
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3b03      	subs	r3, #3
 8001b56:	e000      	b.n	8001b5a <NVIC_EncodePriority+0x32>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	43da      	mvns	r2, r3
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b70:	f04f 31ff 	mov.w	r1, #4294967295
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7a:	43d9      	mvns	r1, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b80:	4313      	orrs	r3, r2
         );
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3724      	adds	r7, #36	@ 0x24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff ff4c 	bl	8001a34 <__NVIC_SetPriorityGrouping>
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
 8001bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bb6:	f7ff ff61 	bl	8001a7c <__NVIC_GetPriorityGrouping>
 8001bba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	68b9      	ldr	r1, [r7, #8]
 8001bc0:	6978      	ldr	r0, [r7, #20]
 8001bc2:	f7ff ffb1 	bl	8001b28 <NVIC_EncodePriority>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bcc:	4611      	mov	r1, r2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff80 	bl	8001ad4 <__NVIC_SetPriority>
}
 8001bd4:	bf00      	nop
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff ff54 	bl	8001a98 <__NVIC_EnableIRQ>
}
 8001bf0:	bf00      	nop
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c06:	f7ff ff09 	bl	8001a1c <HAL_GetTick>
 8001c0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d008      	beq.n	8001c2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2280      	movs	r2, #128	@ 0x80
 8001c1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e052      	b.n	8001cd0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f022 0216 	bic.w	r2, r2, #22
 8001c38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	695a      	ldr	r2, [r3, #20]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d103      	bne.n	8001c5a <HAL_DMA_Abort+0x62>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d007      	beq.n	8001c6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f022 0208 	bic.w	r2, r2, #8
 8001c68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0201 	bic.w	r2, r2, #1
 8001c78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c7a:	e013      	b.n	8001ca4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c7c:	f7ff fece 	bl	8001a1c <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b05      	cmp	r3, #5
 8001c88:	d90c      	bls.n	8001ca4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2220      	movs	r2, #32
 8001c8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2203      	movs	r2, #3
 8001c94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e015      	b.n	8001cd0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1e4      	bne.n	8001c7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cb6:	223f      	movs	r2, #63	@ 0x3f
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d004      	beq.n	8001cf6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2280      	movs	r2, #128	@ 0x80
 8001cf0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e00c      	b.n	8001d10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2205      	movs	r2, #5
 8001cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f022 0201 	bic.w	r2, r2, #1
 8001d0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	@ 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	e159      	b.n	8001fec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d38:	2201      	movs	r2, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	f040 8148 	bne.w	8001fe6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d005      	beq.n	8001d6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d130      	bne.n	8001dd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	2203      	movs	r2, #3
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	68da      	ldr	r2, [r3, #12]
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001da4:	2201      	movs	r2, #1
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	091b      	lsrs	r3, r3, #4
 8001dba:	f003 0201 	and.w	r2, r3, #1
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 0303 	and.w	r3, r3, #3
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d017      	beq.n	8001e0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	2203      	movs	r2, #3
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d123      	bne.n	8001e60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	08da      	lsrs	r2, r3, #3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3208      	adds	r2, #8
 8001e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	220f      	movs	r2, #15
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	691a      	ldr	r2, [r3, #16]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	08da      	lsrs	r2, r3, #3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3208      	adds	r2, #8
 8001e5a:	69b9      	ldr	r1, [r7, #24]
 8001e5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0203 	and.w	r2, r3, #3
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 80a2 	beq.w	8001fe6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b57      	ldr	r3, [pc, #348]	@ (8002004 <HAL_GPIO_Init+0x2e8>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	4a56      	ldr	r2, [pc, #344]	@ (8002004 <HAL_GPIO_Init+0x2e8>)
 8001eac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eb2:	4b54      	ldr	r3, [pc, #336]	@ (8002004 <HAL_GPIO_Init+0x2e8>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ebe:	4a52      	ldr	r2, [pc, #328]	@ (8002008 <HAL_GPIO_Init+0x2ec>)
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	089b      	lsrs	r3, r3, #2
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a49      	ldr	r2, [pc, #292]	@ (800200c <HAL_GPIO_Init+0x2f0>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d019      	beq.n	8001f1e <HAL_GPIO_Init+0x202>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a48      	ldr	r2, [pc, #288]	@ (8002010 <HAL_GPIO_Init+0x2f4>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d013      	beq.n	8001f1a <HAL_GPIO_Init+0x1fe>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a47      	ldr	r2, [pc, #284]	@ (8002014 <HAL_GPIO_Init+0x2f8>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d00d      	beq.n	8001f16 <HAL_GPIO_Init+0x1fa>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a46      	ldr	r2, [pc, #280]	@ (8002018 <HAL_GPIO_Init+0x2fc>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d007      	beq.n	8001f12 <HAL_GPIO_Init+0x1f6>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a45      	ldr	r2, [pc, #276]	@ (800201c <HAL_GPIO_Init+0x300>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d101      	bne.n	8001f0e <HAL_GPIO_Init+0x1f2>
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	e008      	b.n	8001f20 <HAL_GPIO_Init+0x204>
 8001f0e:	2307      	movs	r3, #7
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x204>
 8001f12:	2303      	movs	r3, #3
 8001f14:	e004      	b.n	8001f20 <HAL_GPIO_Init+0x204>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e002      	b.n	8001f20 <HAL_GPIO_Init+0x204>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_GPIO_Init+0x204>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	f002 0203 	and.w	r2, r2, #3
 8001f26:	0092      	lsls	r2, r2, #2
 8001f28:	4093      	lsls	r3, r2
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f30:	4935      	ldr	r1, [pc, #212]	@ (8002008 <HAL_GPIO_Init+0x2ec>)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	3302      	adds	r3, #2
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f3e:	4b38      	ldr	r3, [pc, #224]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f62:	4a2f      	ldr	r2, [pc, #188]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f68:	4b2d      	ldr	r3, [pc, #180]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f8c:	4a24      	ldr	r2, [pc, #144]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f92:	4b23      	ldr	r3, [pc, #140]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fb6:	4a1a      	ldr	r2, [pc, #104]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fbc:	4b18      	ldr	r3, [pc, #96]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fe0:	4a0f      	ldr	r2, [pc, #60]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	61fb      	str	r3, [r7, #28]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	2b0f      	cmp	r3, #15
 8001ff0:	f67f aea2 	bls.w	8001d38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3724      	adds	r7, #36	@ 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40013800 	.word	0x40013800
 800200c:	40020000 	.word	0x40020000
 8002010:	40020400 	.word	0x40020400
 8002014:	40020800 	.word	0x40020800
 8002018:	40020c00 	.word	0x40020c00
 800201c:	40021000 	.word	0x40021000
 8002020:	40013c00 	.word	0x40013c00

08002024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	460b      	mov	r3, r1
 800202e:	807b      	strh	r3, [r7, #2]
 8002030:	4613      	mov	r3, r2
 8002032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002034:	787b      	ldrb	r3, [r7, #1]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800203a:	887a      	ldrh	r2, [r7, #2]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002040:	e003      	b.n	800204a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002042:	887b      	ldrh	r3, [r7, #2]
 8002044:	041a      	lsls	r2, r3, #16
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	619a      	str	r2, [r3, #24]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
	...

08002058 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e267      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b00      	cmp	r3, #0
 8002074:	d075      	beq.n	8002162 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002076:	4b88      	ldr	r3, [pc, #544]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f003 030c 	and.w	r3, r3, #12
 800207e:	2b04      	cmp	r3, #4
 8002080:	d00c      	beq.n	800209c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002082:	4b85      	ldr	r3, [pc, #532]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800208a:	2b08      	cmp	r3, #8
 800208c:	d112      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800208e:	4b82      	ldr	r3, [pc, #520]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002096:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800209a:	d10b      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	4b7e      	ldr	r3, [pc, #504]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d05b      	beq.n	8002160 <HAL_RCC_OscConfig+0x108>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d157      	bne.n	8002160 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e242      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020bc:	d106      	bne.n	80020cc <HAL_RCC_OscConfig+0x74>
 80020be:	4b76      	ldr	r3, [pc, #472]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a75      	ldr	r2, [pc, #468]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	e01d      	b.n	8002108 <HAL_RCC_OscConfig+0xb0>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020d4:	d10c      	bne.n	80020f0 <HAL_RCC_OscConfig+0x98>
 80020d6:	4b70      	ldr	r3, [pc, #448]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a6f      	ldr	r2, [pc, #444]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a6c      	ldr	r2, [pc, #432]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e00b      	b.n	8002108 <HAL_RCC_OscConfig+0xb0>
 80020f0:	4b69      	ldr	r3, [pc, #420]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a68      	ldr	r2, [pc, #416]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020fa:	6013      	str	r3, [r2, #0]
 80020fc:	4b66      	ldr	r3, [pc, #408]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a65      	ldr	r2, [pc, #404]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d013      	beq.n	8002138 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7ff fc84 	bl	8001a1c <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002118:	f7ff fc80 	bl	8001a1c <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b64      	cmp	r3, #100	@ 0x64
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e207      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212a:	4b5b      	ldr	r3, [pc, #364]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0f0      	beq.n	8002118 <HAL_RCC_OscConfig+0xc0>
 8002136:	e014      	b.n	8002162 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002138:	f7ff fc70 	bl	8001a1c <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002140:	f7ff fc6c 	bl	8001a1c <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b64      	cmp	r3, #100	@ 0x64
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e1f3      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002152:	4b51      	ldr	r3, [pc, #324]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0xe8>
 800215e:	e000      	b.n	8002162 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d063      	beq.n	8002236 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800216e:	4b4a      	ldr	r3, [pc, #296]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 030c 	and.w	r3, r3, #12
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00b      	beq.n	8002192 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800217a:	4b47      	ldr	r3, [pc, #284]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002182:	2b08      	cmp	r3, #8
 8002184:	d11c      	bne.n	80021c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002186:	4b44      	ldr	r3, [pc, #272]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d116      	bne.n	80021c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002192:	4b41      	ldr	r3, [pc, #260]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d005      	beq.n	80021aa <HAL_RCC_OscConfig+0x152>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d001      	beq.n	80021aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e1c7      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4937      	ldr	r1, [pc, #220]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021be:	e03a      	b.n	8002236 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d020      	beq.n	800220a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021c8:	4b34      	ldr	r3, [pc, #208]	@ (800229c <HAL_RCC_OscConfig+0x244>)
 80021ca:	2201      	movs	r2, #1
 80021cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ce:	f7ff fc25 	bl	8001a1c <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d6:	f7ff fc21 	bl	8001a1c <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e1a8      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0f0      	beq.n	80021d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f4:	4b28      	ldr	r3, [pc, #160]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	691b      	ldr	r3, [r3, #16]
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	4925      	ldr	r1, [pc, #148]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 8002204:	4313      	orrs	r3, r2
 8002206:	600b      	str	r3, [r1, #0]
 8002208:	e015      	b.n	8002236 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800220a:	4b24      	ldr	r3, [pc, #144]	@ (800229c <HAL_RCC_OscConfig+0x244>)
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002210:	f7ff fc04 	bl	8001a1c <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002218:	f7ff fc00 	bl	8001a1c <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e187      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800222a:	4b1b      	ldr	r3, [pc, #108]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d1f0      	bne.n	8002218 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	2b00      	cmp	r3, #0
 8002240:	d036      	beq.n	80022b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d016      	beq.n	8002278 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800224a:	4b15      	ldr	r3, [pc, #84]	@ (80022a0 <HAL_RCC_OscConfig+0x248>)
 800224c:	2201      	movs	r2, #1
 800224e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002250:	f7ff fbe4 	bl	8001a1c <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002258:	f7ff fbe0 	bl	8001a1c <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e167      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800226a:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <HAL_RCC_OscConfig+0x240>)
 800226c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCC_OscConfig+0x200>
 8002276:	e01b      	b.n	80022b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <HAL_RCC_OscConfig+0x248>)
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227e:	f7ff fbcd 	bl	8001a1c <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002284:	e00e      	b.n	80022a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002286:	f7ff fbc9 	bl	8001a1c <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d907      	bls.n	80022a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e150      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
 8002298:	40023800 	.word	0x40023800
 800229c:	42470000 	.word	0x42470000
 80022a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a4:	4b88      	ldr	r3, [pc, #544]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80022a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1ea      	bne.n	8002286 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 8097 	beq.w	80023ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022be:	2300      	movs	r3, #0
 80022c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c2:	4b81      	ldr	r3, [pc, #516]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10f      	bne.n	80022ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	4b7d      	ldr	r3, [pc, #500]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	4a7c      	ldr	r2, [pc, #496]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80022d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022de:	4b7a      	ldr	r3, [pc, #488]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ea:	2301      	movs	r3, #1
 80022ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ee:	4b77      	ldr	r3, [pc, #476]	@ (80024cc <HAL_RCC_OscConfig+0x474>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d118      	bne.n	800232c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022fa:	4b74      	ldr	r3, [pc, #464]	@ (80024cc <HAL_RCC_OscConfig+0x474>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a73      	ldr	r2, [pc, #460]	@ (80024cc <HAL_RCC_OscConfig+0x474>)
 8002300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002306:	f7ff fb89 	bl	8001a1c <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230e:	f7ff fb85 	bl	8001a1c <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e10c      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002320:	4b6a      	ldr	r3, [pc, #424]	@ (80024cc <HAL_RCC_OscConfig+0x474>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0f0      	beq.n	800230e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d106      	bne.n	8002342 <HAL_RCC_OscConfig+0x2ea>
 8002334:	4b64      	ldr	r3, [pc, #400]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002338:	4a63      	ldr	r2, [pc, #396]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002340:	e01c      	b.n	800237c <HAL_RCC_OscConfig+0x324>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b05      	cmp	r3, #5
 8002348:	d10c      	bne.n	8002364 <HAL_RCC_OscConfig+0x30c>
 800234a:	4b5f      	ldr	r3, [pc, #380]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 800234c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234e:	4a5e      	ldr	r2, [pc, #376]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002350:	f043 0304 	orr.w	r3, r3, #4
 8002354:	6713      	str	r3, [r2, #112]	@ 0x70
 8002356:	4b5c      	ldr	r3, [pc, #368]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235a:	4a5b      	ldr	r2, [pc, #364]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6713      	str	r3, [r2, #112]	@ 0x70
 8002362:	e00b      	b.n	800237c <HAL_RCC_OscConfig+0x324>
 8002364:	4b58      	ldr	r3, [pc, #352]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002368:	4a57      	ldr	r2, [pc, #348]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 800236a:	f023 0301 	bic.w	r3, r3, #1
 800236e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002370:	4b55      	ldr	r3, [pc, #340]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002374:	4a54      	ldr	r2, [pc, #336]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002376:	f023 0304 	bic.w	r3, r3, #4
 800237a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d015      	beq.n	80023b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002384:	f7ff fb4a 	bl	8001a1c <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800238a:	e00a      	b.n	80023a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238c:	f7ff fb46 	bl	8001a1c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800239a:	4293      	cmp	r3, r2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e0cb      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a2:	4b49      	ldr	r3, [pc, #292]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80023a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0ee      	beq.n	800238c <HAL_RCC_OscConfig+0x334>
 80023ae:	e014      	b.n	80023da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b0:	f7ff fb34 	bl	8001a1c <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b6:	e00a      	b.n	80023ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b8:	f7ff fb30 	bl	8001a1c <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e0b5      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ce:	4b3e      	ldr	r3, [pc, #248]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80023d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1ee      	bne.n	80023b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023da:	7dfb      	ldrb	r3, [r7, #23]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d105      	bne.n	80023ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e0:	4b39      	ldr	r3, [pc, #228]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80023e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e4:	4a38      	ldr	r2, [pc, #224]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80023e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 80a1 	beq.w	8002538 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023f6:	4b34      	ldr	r3, [pc, #208]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d05c      	beq.n	80024bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d141      	bne.n	800248e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b31      	ldr	r3, [pc, #196]	@ (80024d0 <HAL_RCC_OscConfig+0x478>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7ff fb04 	bl	8001a1c <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002418:	f7ff fb00 	bl	8001a1c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e087      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242a:	4b27      	ldr	r3, [pc, #156]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69da      	ldr	r2, [r3, #28]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a1b      	ldr	r3, [r3, #32]
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	019b      	lsls	r3, r3, #6
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244c:	085b      	lsrs	r3, r3, #1
 800244e:	3b01      	subs	r3, #1
 8002450:	041b      	lsls	r3, r3, #16
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002458:	061b      	lsls	r3, r3, #24
 800245a:	491b      	ldr	r1, [pc, #108]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 800245c:	4313      	orrs	r3, r2
 800245e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002460:	4b1b      	ldr	r3, [pc, #108]	@ (80024d0 <HAL_RCC_OscConfig+0x478>)
 8002462:	2201      	movs	r2, #1
 8002464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002466:	f7ff fad9 	bl	8001a1c <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246e:	f7ff fad5 	bl	8001a1c <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e05c      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002480:	4b11      	ldr	r3, [pc, #68]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0f0      	beq.n	800246e <HAL_RCC_OscConfig+0x416>
 800248c:	e054      	b.n	8002538 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800248e:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <HAL_RCC_OscConfig+0x478>)
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002494:	f7ff fac2 	bl	8001a1c <HAL_GetTick>
 8002498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800249a:	e008      	b.n	80024ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249c:	f7ff fabe 	bl	8001a1c <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e045      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <HAL_RCC_OscConfig+0x470>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f0      	bne.n	800249c <HAL_RCC_OscConfig+0x444>
 80024ba:	e03d      	b.n	8002538 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e038      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
 80024c8:	40023800 	.word	0x40023800
 80024cc:	40007000 	.word	0x40007000
 80024d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002544 <HAL_RCC_OscConfig+0x4ec>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d028      	beq.n	8002534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d121      	bne.n	8002534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d11a      	bne.n	8002534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002504:	4013      	ands	r3, r2
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800250a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800250c:	4293      	cmp	r3, r2
 800250e:	d111      	bne.n	8002534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251a:	085b      	lsrs	r3, r3, #1
 800251c:	3b01      	subs	r3, #1
 800251e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002520:	429a      	cmp	r2, r3
 8002522:	d107      	bne.n	8002534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002530:	429a      	cmp	r2, r3
 8002532:	d001      	beq.n	8002538 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e000      	b.n	800253a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800

08002548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d101      	bne.n	800255c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e0cc      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800255c:	4b68      	ldr	r3, [pc, #416]	@ (8002700 <HAL_RCC_ClockConfig+0x1b8>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	429a      	cmp	r2, r3
 8002568:	d90c      	bls.n	8002584 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800256a:	4b65      	ldr	r3, [pc, #404]	@ (8002700 <HAL_RCC_ClockConfig+0x1b8>)
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002572:	4b63      	ldr	r3, [pc, #396]	@ (8002700 <HAL_RCC_ClockConfig+0x1b8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	429a      	cmp	r2, r3
 800257e:	d001      	beq.n	8002584 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0b8      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d020      	beq.n	80025d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800259c:	4b59      	ldr	r3, [pc, #356]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	4a58      	ldr	r2, [pc, #352]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80025a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0308 	and.w	r3, r3, #8
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025b4:	4b53      	ldr	r3, [pc, #332]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	4a52      	ldr	r2, [pc, #328]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80025ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c0:	4b50      	ldr	r3, [pc, #320]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	494d      	ldr	r1, [pc, #308]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d044      	beq.n	8002668 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d107      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e6:	4b47      	ldr	r3, [pc, #284]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d119      	bne.n	8002626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e07f      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d003      	beq.n	8002606 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002602:	2b03      	cmp	r3, #3
 8002604:	d107      	bne.n	8002616 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002606:	4b3f      	ldr	r3, [pc, #252]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d109      	bne.n	8002626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e06f      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002616:	4b3b      	ldr	r3, [pc, #236]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e067      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002626:	4b37      	ldr	r3, [pc, #220]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f023 0203 	bic.w	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	4934      	ldr	r1, [pc, #208]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 8002634:	4313      	orrs	r3, r2
 8002636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002638:	f7ff f9f0 	bl	8001a1c <HAL_GetTick>
 800263c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	e00a      	b.n	8002656 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002640:	f7ff f9ec 	bl	8001a1c <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e04f      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002656:	4b2b      	ldr	r3, [pc, #172]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 020c 	and.w	r2, r3, #12
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	429a      	cmp	r2, r3
 8002666:	d1eb      	bne.n	8002640 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002668:	4b25      	ldr	r3, [pc, #148]	@ (8002700 <HAL_RCC_ClockConfig+0x1b8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	d20c      	bcs.n	8002690 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002676:	4b22      	ldr	r3, [pc, #136]	@ (8002700 <HAL_RCC_ClockConfig+0x1b8>)
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800267e:	4b20      	ldr	r3, [pc, #128]	@ (8002700 <HAL_RCC_ClockConfig+0x1b8>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d001      	beq.n	8002690 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e032      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b00      	cmp	r3, #0
 800269a:	d008      	beq.n	80026ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800269c:	4b19      	ldr	r3, [pc, #100]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	4916      	ldr	r1, [pc, #88]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d009      	beq.n	80026ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026ba:	4b12      	ldr	r3, [pc, #72]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	490e      	ldr	r1, [pc, #56]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026ce:	f000 f821 	bl	8002714 <HAL_RCC_GetSysClockFreq>
 80026d2:	4602      	mov	r2, r0
 80026d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <HAL_RCC_ClockConfig+0x1bc>)
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	091b      	lsrs	r3, r3, #4
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	490a      	ldr	r1, [pc, #40]	@ (8002708 <HAL_RCC_ClockConfig+0x1c0>)
 80026e0:	5ccb      	ldrb	r3, [r1, r3]
 80026e2:	fa22 f303 	lsr.w	r3, r2, r3
 80026e6:	4a09      	ldr	r2, [pc, #36]	@ (800270c <HAL_RCC_ClockConfig+0x1c4>)
 80026e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026ea:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <HAL_RCC_ClockConfig+0x1c8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe fdac 	bl	800124c <HAL_InitTick>

  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3710      	adds	r7, #16
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40023c00 	.word	0x40023c00
 8002704:	40023800 	.word	0x40023800
 8002708:	08008dc0 	.word	0x08008dc0
 800270c:	20000014 	.word	0x20000014
 8002710:	20000018 	.word	0x20000018

08002714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002718:	b090      	sub	sp, #64	@ 0x40
 800271a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800272c:	4b59      	ldr	r3, [pc, #356]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x180>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f003 030c 	and.w	r3, r3, #12
 8002734:	2b08      	cmp	r3, #8
 8002736:	d00d      	beq.n	8002754 <HAL_RCC_GetSysClockFreq+0x40>
 8002738:	2b08      	cmp	r3, #8
 800273a:	f200 80a1 	bhi.w	8002880 <HAL_RCC_GetSysClockFreq+0x16c>
 800273e:	2b00      	cmp	r3, #0
 8002740:	d002      	beq.n	8002748 <HAL_RCC_GetSysClockFreq+0x34>
 8002742:	2b04      	cmp	r3, #4
 8002744:	d003      	beq.n	800274e <HAL_RCC_GetSysClockFreq+0x3a>
 8002746:	e09b      	b.n	8002880 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002748:	4b53      	ldr	r3, [pc, #332]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x184>)
 800274a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800274c:	e09b      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800274e:	4b53      	ldr	r3, [pc, #332]	@ (800289c <HAL_RCC_GetSysClockFreq+0x188>)
 8002750:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002752:	e098      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002754:	4b4f      	ldr	r3, [pc, #316]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x180>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800275c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800275e:	4b4d      	ldr	r3, [pc, #308]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x180>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d028      	beq.n	80027bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800276a:	4b4a      	ldr	r3, [pc, #296]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x180>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	099b      	lsrs	r3, r3, #6
 8002770:	2200      	movs	r2, #0
 8002772:	623b      	str	r3, [r7, #32]
 8002774:	627a      	str	r2, [r7, #36]	@ 0x24
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800277c:	2100      	movs	r1, #0
 800277e:	4b47      	ldr	r3, [pc, #284]	@ (800289c <HAL_RCC_GetSysClockFreq+0x188>)
 8002780:	fb03 f201 	mul.w	r2, r3, r1
 8002784:	2300      	movs	r3, #0
 8002786:	fb00 f303 	mul.w	r3, r0, r3
 800278a:	4413      	add	r3, r2
 800278c:	4a43      	ldr	r2, [pc, #268]	@ (800289c <HAL_RCC_GetSysClockFreq+0x188>)
 800278e:	fba0 1202 	umull	r1, r2, r0, r2
 8002792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002794:	460a      	mov	r2, r1
 8002796:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800279a:	4413      	add	r3, r2
 800279c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800279e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027a0:	2200      	movs	r2, #0
 80027a2:	61bb      	str	r3, [r7, #24]
 80027a4:	61fa      	str	r2, [r7, #28]
 80027a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80027ae:	f7fd fd6f 	bl	8000290 <__aeabi_uldivmod>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	4613      	mov	r3, r2
 80027b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027ba:	e053      	b.n	8002864 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027bc:	4b35      	ldr	r3, [pc, #212]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x180>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	099b      	lsrs	r3, r3, #6
 80027c2:	2200      	movs	r2, #0
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	617a      	str	r2, [r7, #20]
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80027ce:	f04f 0b00 	mov.w	fp, #0
 80027d2:	4652      	mov	r2, sl
 80027d4:	465b      	mov	r3, fp
 80027d6:	f04f 0000 	mov.w	r0, #0
 80027da:	f04f 0100 	mov.w	r1, #0
 80027de:	0159      	lsls	r1, r3, #5
 80027e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027e4:	0150      	lsls	r0, r2, #5
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	ebb2 080a 	subs.w	r8, r2, sl
 80027ee:	eb63 090b 	sbc.w	r9, r3, fp
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80027fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002802:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002806:	ebb2 0408 	subs.w	r4, r2, r8
 800280a:	eb63 0509 	sbc.w	r5, r3, r9
 800280e:	f04f 0200 	mov.w	r2, #0
 8002812:	f04f 0300 	mov.w	r3, #0
 8002816:	00eb      	lsls	r3, r5, #3
 8002818:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800281c:	00e2      	lsls	r2, r4, #3
 800281e:	4614      	mov	r4, r2
 8002820:	461d      	mov	r5, r3
 8002822:	eb14 030a 	adds.w	r3, r4, sl
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	eb45 030b 	adc.w	r3, r5, fp
 800282c:	607b      	str	r3, [r7, #4]
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	f04f 0300 	mov.w	r3, #0
 8002836:	e9d7 4500 	ldrd	r4, r5, [r7]
 800283a:	4629      	mov	r1, r5
 800283c:	028b      	lsls	r3, r1, #10
 800283e:	4621      	mov	r1, r4
 8002840:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002844:	4621      	mov	r1, r4
 8002846:	028a      	lsls	r2, r1, #10
 8002848:	4610      	mov	r0, r2
 800284a:	4619      	mov	r1, r3
 800284c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800284e:	2200      	movs	r2, #0
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	60fa      	str	r2, [r7, #12]
 8002854:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002858:	f7fd fd1a 	bl	8000290 <__aeabi_uldivmod>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4613      	mov	r3, r2
 8002862:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002864:	4b0b      	ldr	r3, [pc, #44]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x180>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	0c1b      	lsrs	r3, r3, #16
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	3301      	adds	r3, #1
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002874:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002878:	fbb2 f3f3 	udiv	r3, r2, r3
 800287c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800287e:	e002      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002880:	4b05      	ldr	r3, [pc, #20]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x184>)
 8002882:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002884:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002888:	4618      	mov	r0, r3
 800288a:	3740      	adds	r7, #64	@ 0x40
 800288c:	46bd      	mov	sp, r7
 800288e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002892:	bf00      	nop
 8002894:	40023800 	.word	0x40023800
 8002898:	00f42400 	.word	0x00f42400
 800289c:	017d7840 	.word	0x017d7840

080028a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a4:	4b03      	ldr	r3, [pc, #12]	@ (80028b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80028a6:	681b      	ldr	r3, [r3, #0]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	20000014 	.word	0x20000014

080028b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028bc:	f7ff fff0 	bl	80028a0 <HAL_RCC_GetHCLKFreq>
 80028c0:	4602      	mov	r2, r0
 80028c2:	4b05      	ldr	r3, [pc, #20]	@ (80028d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	0a9b      	lsrs	r3, r3, #10
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	4903      	ldr	r1, [pc, #12]	@ (80028dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ce:	5ccb      	ldrb	r3, [r1, r3]
 80028d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40023800 	.word	0x40023800
 80028dc:	08008dd0 	.word	0x08008dd0

080028e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028e4:	f7ff ffdc 	bl	80028a0 <HAL_RCC_GetHCLKFreq>
 80028e8:	4602      	mov	r2, r0
 80028ea:	4b05      	ldr	r3, [pc, #20]	@ (8002900 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	0b5b      	lsrs	r3, r3, #13
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	4903      	ldr	r1, [pc, #12]	@ (8002904 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028f6:	5ccb      	ldrb	r3, [r1, r3]
 80028f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40023800 	.word	0x40023800
 8002904:	08008dd0 	.word	0x08008dd0

08002908 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	220f      	movs	r2, #15
 8002916:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002918:	4b12      	ldr	r3, [pc, #72]	@ (8002964 <HAL_RCC_GetClockConfig+0x5c>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 0203 	and.w	r2, r3, #3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002924:	4b0f      	ldr	r3, [pc, #60]	@ (8002964 <HAL_RCC_GetClockConfig+0x5c>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002930:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <HAL_RCC_GetClockConfig+0x5c>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800293c:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <HAL_RCC_GetClockConfig+0x5c>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	08db      	lsrs	r3, r3, #3
 8002942:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800294a:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <HAL_RCC_GetClockConfig+0x60>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0207 	and.w	r2, r3, #7
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	601a      	str	r2, [r3, #0]
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	40023800 	.word	0x40023800
 8002968:	40023c00 	.word	0x40023c00

0800296c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e041      	b.n	8002a02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d106      	bne.n	8002998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7fe fe3c 	bl	8001610 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3304      	adds	r3, #4
 80029a8:	4619      	mov	r1, r3
 80029aa:	4610      	mov	r0, r2
 80029ac:	f000 fc3c 	bl	8003228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d001      	beq.n	8002a24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e044      	b.n	8002aae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2202      	movs	r2, #2
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68da      	ldr	r2, [r3, #12]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 0201 	orr.w	r2, r2, #1
 8002a3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a1e      	ldr	r2, [pc, #120]	@ (8002abc <HAL_TIM_Base_Start_IT+0xb0>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d018      	beq.n	8002a78 <HAL_TIM_Base_Start_IT+0x6c>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a4e:	d013      	beq.n	8002a78 <HAL_TIM_Base_Start_IT+0x6c>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a1a      	ldr	r2, [pc, #104]	@ (8002ac0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d00e      	beq.n	8002a78 <HAL_TIM_Base_Start_IT+0x6c>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a19      	ldr	r2, [pc, #100]	@ (8002ac4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d009      	beq.n	8002a78 <HAL_TIM_Base_Start_IT+0x6c>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a17      	ldr	r2, [pc, #92]	@ (8002ac8 <HAL_TIM_Base_Start_IT+0xbc>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d004      	beq.n	8002a78 <HAL_TIM_Base_Start_IT+0x6c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a16      	ldr	r2, [pc, #88]	@ (8002acc <HAL_TIM_Base_Start_IT+0xc0>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d111      	bne.n	8002a9c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2b06      	cmp	r3, #6
 8002a88:	d010      	beq.n	8002aac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 0201 	orr.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a9a:	e007      	b.n	8002aac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 0201 	orr.w	r2, r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	40010000 	.word	0x40010000
 8002ac0:	40000400 	.word	0x40000400
 8002ac4:	40000800 	.word	0x40000800
 8002ac8:	40000c00 	.word	0x40000c00
 8002acc:	40014000 	.word	0x40014000

08002ad0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e041      	b.n	8002b66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f839 	bl	8002b6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2202      	movs	r2, #2
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4610      	mov	r0, r2
 8002b10:	f000 fb8a 	bl	8003228 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	b083      	sub	sp, #12
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
	...

08002b84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d109      	bne.n	8002ba8 <HAL_TIM_PWM_Start+0x24>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	bf14      	ite	ne
 8002ba0:	2301      	movne	r3, #1
 8002ba2:	2300      	moveq	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	e022      	b.n	8002bee <HAL_TIM_PWM_Start+0x6a>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d109      	bne.n	8002bc2 <HAL_TIM_PWM_Start+0x3e>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	bf14      	ite	ne
 8002bba:	2301      	movne	r3, #1
 8002bbc:	2300      	moveq	r3, #0
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	e015      	b.n	8002bee <HAL_TIM_PWM_Start+0x6a>
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b08      	cmp	r3, #8
 8002bc6:	d109      	bne.n	8002bdc <HAL_TIM_PWM_Start+0x58>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	bf14      	ite	ne
 8002bd4:	2301      	movne	r3, #1
 8002bd6:	2300      	moveq	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	e008      	b.n	8002bee <HAL_TIM_PWM_Start+0x6a>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	bf14      	ite	ne
 8002be8:	2301      	movne	r3, #1
 8002bea:	2300      	moveq	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e068      	b.n	8002cc8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d104      	bne.n	8002c06 <HAL_TIM_PWM_Start+0x82>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c04:	e013      	b.n	8002c2e <HAL_TIM_PWM_Start+0xaa>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b04      	cmp	r3, #4
 8002c0a:	d104      	bne.n	8002c16 <HAL_TIM_PWM_Start+0x92>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c14:	e00b      	b.n	8002c2e <HAL_TIM_PWM_Start+0xaa>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d104      	bne.n	8002c26 <HAL_TIM_PWM_Start+0xa2>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c24:	e003      	b.n	8002c2e <HAL_TIM_PWM_Start+0xaa>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2202      	movs	r2, #2
 8002c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2201      	movs	r2, #1
 8002c34:	6839      	ldr	r1, [r7, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 fda8 	bl	800378c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a23      	ldr	r2, [pc, #140]	@ (8002cd0 <HAL_TIM_PWM_Start+0x14c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d107      	bne.n	8002c56 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002cd0 <HAL_TIM_PWM_Start+0x14c>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d018      	beq.n	8002c92 <HAL_TIM_PWM_Start+0x10e>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c68:	d013      	beq.n	8002c92 <HAL_TIM_PWM_Start+0x10e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a19      	ldr	r2, [pc, #100]	@ (8002cd4 <HAL_TIM_PWM_Start+0x150>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d00e      	beq.n	8002c92 <HAL_TIM_PWM_Start+0x10e>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a17      	ldr	r2, [pc, #92]	@ (8002cd8 <HAL_TIM_PWM_Start+0x154>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d009      	beq.n	8002c92 <HAL_TIM_PWM_Start+0x10e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a16      	ldr	r2, [pc, #88]	@ (8002cdc <HAL_TIM_PWM_Start+0x158>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d004      	beq.n	8002c92 <HAL_TIM_PWM_Start+0x10e>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a14      	ldr	r2, [pc, #80]	@ (8002ce0 <HAL_TIM_PWM_Start+0x15c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d111      	bne.n	8002cb6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2b06      	cmp	r3, #6
 8002ca2:	d010      	beq.n	8002cc6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 0201 	orr.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb4:	e007      	b.n	8002cc6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40000800 	.word	0x40000800
 8002cdc:	40000c00 	.word	0x40000c00
 8002ce0:	40014000 	.word	0x40014000

08002ce4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d020      	beq.n	8002d48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01b      	beq.n	8002d48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f06f 0202 	mvn.w	r2, #2
 8002d18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fa5b 	bl	80031ea <HAL_TIM_IC_CaptureCallback>
 8002d34:	e005      	b.n	8002d42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fa4d 	bl	80031d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 fa5e 	bl	80031fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d020      	beq.n	8002d94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d01b      	beq.n	8002d94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f06f 0204 	mvn.w	r2, #4
 8002d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fa35 	bl	80031ea <HAL_TIM_IC_CaptureCallback>
 8002d80:	e005      	b.n	8002d8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 fa27 	bl	80031d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 fa38 	bl	80031fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d020      	beq.n	8002de0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f003 0308 	and.w	r3, r3, #8
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d01b      	beq.n	8002de0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f06f 0208 	mvn.w	r2, #8
 8002db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2204      	movs	r2, #4
 8002db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fa0f 	bl	80031ea <HAL_TIM_IC_CaptureCallback>
 8002dcc:	e005      	b.n	8002dda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 fa01 	bl	80031d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 fa12 	bl	80031fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d020      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f003 0310 	and.w	r3, r3, #16
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01b      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f06f 0210 	mvn.w	r2, #16
 8002dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2208      	movs	r2, #8
 8002e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f9e9 	bl	80031ea <HAL_TIM_IC_CaptureCallback>
 8002e18:	e005      	b.n	8002e26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f9db 	bl	80031d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f9ec 	bl	80031fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00c      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0201 	mvn.w	r2, #1
 8002e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fe f8f6 	bl	800103c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00c      	beq.n	8002e74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d007      	beq.n	8002e74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 fd2a 	bl	80038c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00c      	beq.n	8002e98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f9bd 	bl	8003212 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f003 0320 	and.w	r3, r3, #32
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00c      	beq.n	8002ebc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f003 0320 	and.w	r3, r3, #32
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d007      	beq.n	8002ebc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f06f 0220 	mvn.w	r2, #32
 8002eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 fcfc 	bl	80038b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e0ae      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	f200 809f 	bhi.w	8003030 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef8:	08002f2d 	.word	0x08002f2d
 8002efc:	08003031 	.word	0x08003031
 8002f00:	08003031 	.word	0x08003031
 8002f04:	08003031 	.word	0x08003031
 8002f08:	08002f6d 	.word	0x08002f6d
 8002f0c:	08003031 	.word	0x08003031
 8002f10:	08003031 	.word	0x08003031
 8002f14:	08003031 	.word	0x08003031
 8002f18:	08002faf 	.word	0x08002faf
 8002f1c:	08003031 	.word	0x08003031
 8002f20:	08003031 	.word	0x08003031
 8002f24:	08003031 	.word	0x08003031
 8002f28:	08002fef 	.word	0x08002fef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68b9      	ldr	r1, [r7, #8]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 fa04 	bl	8003340 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699a      	ldr	r2, [r3, #24]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f042 0208 	orr.w	r2, r2, #8
 8002f46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 0204 	bic.w	r2, r2, #4
 8002f56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6999      	ldr	r1, [r3, #24]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	619a      	str	r2, [r3, #24]
      break;
 8002f6a:	e064      	b.n	8003036 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fa4a 	bl	800340c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699a      	ldr	r2, [r3, #24]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6999      	ldr	r1, [r3, #24]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	021a      	lsls	r2, r3, #8
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	619a      	str	r2, [r3, #24]
      break;
 8002fac:	e043      	b.n	8003036 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68b9      	ldr	r1, [r7, #8]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f000 fa95 	bl	80034e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69da      	ldr	r2, [r3, #28]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f042 0208 	orr.w	r2, r2, #8
 8002fc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69da      	ldr	r2, [r3, #28]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0204 	bic.w	r2, r2, #4
 8002fd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69d9      	ldr	r1, [r3, #28]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	61da      	str	r2, [r3, #28]
      break;
 8002fec:	e023      	b.n	8003036 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68b9      	ldr	r1, [r7, #8]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 fadf 	bl	80035b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	69da      	ldr	r2, [r3, #28]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003008:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	69da      	ldr	r2, [r3, #28]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003018:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	69d9      	ldr	r1, [r3, #28]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	021a      	lsls	r2, r3, #8
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	61da      	str	r2, [r3, #28]
      break;
 800302e:	e002      	b.n	8003036 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	75fb      	strb	r3, [r7, #23]
      break;
 8003034:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800303e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3718      	adds	r7, #24
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_TIM_ConfigClockSource+0x1c>
 8003060:	2302      	movs	r3, #2
 8003062:	e0b4      	b.n	80031ce <HAL_TIM_ConfigClockSource+0x186>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003082:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800308a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800309c:	d03e      	beq.n	800311c <HAL_TIM_ConfigClockSource+0xd4>
 800309e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a2:	f200 8087 	bhi.w	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030aa:	f000 8086 	beq.w	80031ba <HAL_TIM_ConfigClockSource+0x172>
 80030ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b2:	d87f      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030b4:	2b70      	cmp	r3, #112	@ 0x70
 80030b6:	d01a      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0xa6>
 80030b8:	2b70      	cmp	r3, #112	@ 0x70
 80030ba:	d87b      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030bc:	2b60      	cmp	r3, #96	@ 0x60
 80030be:	d050      	beq.n	8003162 <HAL_TIM_ConfigClockSource+0x11a>
 80030c0:	2b60      	cmp	r3, #96	@ 0x60
 80030c2:	d877      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030c4:	2b50      	cmp	r3, #80	@ 0x50
 80030c6:	d03c      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0xfa>
 80030c8:	2b50      	cmp	r3, #80	@ 0x50
 80030ca:	d873      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030cc:	2b40      	cmp	r3, #64	@ 0x40
 80030ce:	d058      	beq.n	8003182 <HAL_TIM_ConfigClockSource+0x13a>
 80030d0:	2b40      	cmp	r3, #64	@ 0x40
 80030d2:	d86f      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030d4:	2b30      	cmp	r3, #48	@ 0x30
 80030d6:	d064      	beq.n	80031a2 <HAL_TIM_ConfigClockSource+0x15a>
 80030d8:	2b30      	cmp	r3, #48	@ 0x30
 80030da:	d86b      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030dc:	2b20      	cmp	r3, #32
 80030de:	d060      	beq.n	80031a2 <HAL_TIM_ConfigClockSource+0x15a>
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d867      	bhi.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d05c      	beq.n	80031a2 <HAL_TIM_ConfigClockSource+0x15a>
 80030e8:	2b10      	cmp	r3, #16
 80030ea:	d05a      	beq.n	80031a2 <HAL_TIM_ConfigClockSource+0x15a>
 80030ec:	e062      	b.n	80031b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030fe:	f000 fb25 	bl	800374c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003110:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	609a      	str	r2, [r3, #8]
      break;
 800311a:	e04f      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800312c:	f000 fb0e 	bl	800374c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800313e:	609a      	str	r2, [r3, #8]
      break;
 8003140:	e03c      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800314e:	461a      	mov	r2, r3
 8003150:	f000 fa82 	bl	8003658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2150      	movs	r1, #80	@ 0x50
 800315a:	4618      	mov	r0, r3
 800315c:	f000 fadb 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 8003160:	e02c      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800316e:	461a      	mov	r2, r3
 8003170:	f000 faa1 	bl	80036b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2160      	movs	r1, #96	@ 0x60
 800317a:	4618      	mov	r0, r3
 800317c:	f000 facb 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 8003180:	e01c      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800318e:	461a      	mov	r2, r3
 8003190:	f000 fa62 	bl	8003658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2140      	movs	r1, #64	@ 0x40
 800319a:	4618      	mov	r0, r3
 800319c:	f000 fabb 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80031a0:	e00c      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4619      	mov	r1, r3
 80031ac:	4610      	mov	r0, r2
 80031ae:	f000 fab2 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80031b2:	e003      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      break;
 80031b8:	e000      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031de:	bf00      	nop
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b083      	sub	sp, #12
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f2:	bf00      	nop
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr

080031fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr

08003212 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
	...

08003228 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a3a      	ldr	r2, [pc, #232]	@ (8003324 <TIM_Base_SetConfig+0xfc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d00f      	beq.n	8003260 <TIM_Base_SetConfig+0x38>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003246:	d00b      	beq.n	8003260 <TIM_Base_SetConfig+0x38>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a37      	ldr	r2, [pc, #220]	@ (8003328 <TIM_Base_SetConfig+0x100>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d007      	beq.n	8003260 <TIM_Base_SetConfig+0x38>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a36      	ldr	r2, [pc, #216]	@ (800332c <TIM_Base_SetConfig+0x104>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d003      	beq.n	8003260 <TIM_Base_SetConfig+0x38>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a35      	ldr	r2, [pc, #212]	@ (8003330 <TIM_Base_SetConfig+0x108>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d108      	bne.n	8003272 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a2b      	ldr	r2, [pc, #172]	@ (8003324 <TIM_Base_SetConfig+0xfc>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d01b      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003280:	d017      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a28      	ldr	r2, [pc, #160]	@ (8003328 <TIM_Base_SetConfig+0x100>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a27      	ldr	r2, [pc, #156]	@ (800332c <TIM_Base_SetConfig+0x104>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d00f      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a26      	ldr	r2, [pc, #152]	@ (8003330 <TIM_Base_SetConfig+0x108>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d00b      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a25      	ldr	r2, [pc, #148]	@ (8003334 <TIM_Base_SetConfig+0x10c>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d007      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a24      	ldr	r2, [pc, #144]	@ (8003338 <TIM_Base_SetConfig+0x110>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d003      	beq.n	80032b2 <TIM_Base_SetConfig+0x8a>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a23      	ldr	r2, [pc, #140]	@ (800333c <TIM_Base_SetConfig+0x114>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d108      	bne.n	80032c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003324 <TIM_Base_SetConfig+0xfc>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d103      	bne.n	80032f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b01      	cmp	r3, #1
 8003308:	d105      	bne.n	8003316 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	f023 0201 	bic.w	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	611a      	str	r2, [r3, #16]
  }
}
 8003316:	bf00      	nop
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	40010000 	.word	0x40010000
 8003328:	40000400 	.word	0x40000400
 800332c:	40000800 	.word	0x40000800
 8003330:	40000c00 	.word	0x40000c00
 8003334:	40014000 	.word	0x40014000
 8003338:	40014400 	.word	0x40014400
 800333c:	40014800 	.word	0x40014800

08003340 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003340:	b480      	push	{r7}
 8003342:	b087      	sub	sp, #28
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	f023 0201 	bic.w	r2, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800336e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0303 	bic.w	r3, r3, #3
 8003376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f023 0302 	bic.w	r3, r3, #2
 8003388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	4313      	orrs	r3, r2
 8003392:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a1c      	ldr	r2, [pc, #112]	@ (8003408 <TIM_OC1_SetConfig+0xc8>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d10c      	bne.n	80033b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f023 0308 	bic.w	r3, r3, #8
 80033a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a13      	ldr	r2, [pc, #76]	@ (8003408 <TIM_OC1_SetConfig+0xc8>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d111      	bne.n	80033e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	621a      	str	r2, [r3, #32]
}
 80033fc:	bf00      	nop
 80033fe:	371c      	adds	r7, #28
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40010000 	.word	0x40010000

0800340c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800340c:	b480      	push	{r7}
 800340e:	b087      	sub	sp, #28
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	f023 0210 	bic.w	r2, r3, #16
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800343a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	021b      	lsls	r3, r3, #8
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f023 0320 	bic.w	r3, r3, #32
 8003456:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a1e      	ldr	r2, [pc, #120]	@ (80034e0 <TIM_OC2_SetConfig+0xd4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d10d      	bne.n	8003488 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003472:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003486:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a15      	ldr	r2, [pc, #84]	@ (80034e0 <TIM_OC2_SetConfig+0xd4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d113      	bne.n	80034b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800349e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	621a      	str	r2, [r3, #32]
}
 80034d2:	bf00      	nop
 80034d4:	371c      	adds	r7, #28
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	40010000 	.word	0x40010000

080034e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b087      	sub	sp, #28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0303 	bic.w	r3, r3, #3
 800351a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800352c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	021b      	lsls	r3, r3, #8
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	4313      	orrs	r3, r2
 8003538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a1d      	ldr	r2, [pc, #116]	@ (80035b4 <TIM_OC3_SetConfig+0xd0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d10d      	bne.n	800355e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003548:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	021b      	lsls	r3, r3, #8
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800355c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a14      	ldr	r2, [pc, #80]	@ (80035b4 <TIM_OC3_SetConfig+0xd0>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d113      	bne.n	800358e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800356c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	621a      	str	r2, [r3, #32]
}
 80035a8:	bf00      	nop
 80035aa:	371c      	adds	r7, #28
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	40010000 	.word	0x40010000

080035b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	021b      	lsls	r3, r3, #8
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003602:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	031b      	lsls	r3, r3, #12
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	4313      	orrs	r3, r2
 800360e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a10      	ldr	r2, [pc, #64]	@ (8003654 <TIM_OC4_SetConfig+0x9c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d109      	bne.n	800362c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800361e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	019b      	lsls	r3, r3, #6
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4313      	orrs	r3, r2
 800362a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	621a      	str	r2, [r3, #32]
}
 8003646:	bf00      	nop
 8003648:	371c      	adds	r7, #28
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40010000 	.word	0x40010000

08003658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	f023 0201 	bic.w	r2, r3, #1
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f023 030a 	bic.w	r3, r3, #10
 8003694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	4313      	orrs	r3, r2
 800369c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	621a      	str	r2, [r3, #32]
}
 80036aa:	bf00      	nop
 80036ac:	371c      	adds	r7, #28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b087      	sub	sp, #28
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	60f8      	str	r0, [r7, #12]
 80036be:	60b9      	str	r1, [r7, #8]
 80036c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	f023 0210 	bic.w	r2, r3, #16
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	031b      	lsls	r3, r3, #12
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	621a      	str	r2, [r3, #32]
}
 800370a:	bf00      	nop
 800370c:	371c      	adds	r7, #28
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003716:	b480      	push	{r7}
 8003718:	b085      	sub	sp, #20
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	f043 0307 	orr.w	r3, r3, #7
 8003738:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	609a      	str	r2, [r3, #8]
}
 8003740:	bf00      	nop
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800374c:	b480      	push	{r7}
 800374e:	b087      	sub	sp, #28
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
 8003758:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003766:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	021a      	lsls	r2, r3, #8
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	431a      	orrs	r2, r3
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	4313      	orrs	r3, r2
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	4313      	orrs	r3, r2
 8003778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	609a      	str	r2, [r3, #8]
}
 8003780:	bf00      	nop
 8003782:	371c      	adds	r7, #28
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800378c:	b480      	push	{r7}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f003 031f 	and.w	r3, r3, #31
 800379e:	2201      	movs	r2, #1
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a1a      	ldr	r2, [r3, #32]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	43db      	mvns	r3, r3
 80037ae:	401a      	ands	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a1a      	ldr	r2, [r3, #32]
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f003 031f 	and.w	r3, r3, #31
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	fa01 f303 	lsl.w	r3, r1, r3
 80037c4:	431a      	orrs	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	621a      	str	r2, [r3, #32]
}
 80037ca:	bf00      	nop
 80037cc:	371c      	adds	r7, #28
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
	...

080037d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e050      	b.n	8003892 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a1c      	ldr	r2, [pc, #112]	@ (80038a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d018      	beq.n	8003866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800383c:	d013      	beq.n	8003866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00e      	beq.n	8003866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a16      	ldr	r2, [pc, #88]	@ (80038a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d009      	beq.n	8003866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a15      	ldr	r2, [pc, #84]	@ (80038ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d004      	beq.n	8003866 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a13      	ldr	r2, [pc, #76]	@ (80038b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d10c      	bne.n	8003880 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800386c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	4313      	orrs	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40010000 	.word	0x40010000
 80038a4:	40000400 	.word	0x40000400
 80038a8:	40000800 	.word	0x40000800
 80038ac:	40000c00 	.word	0x40000c00
 80038b0:	40014000 	.word	0x40014000

080038b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e042      	b.n	8003974 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d106      	bne.n	8003908 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7fd ff0a 	bl	800171c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2224      	movs	r2, #36	@ 0x24
 800390c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800391e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 fce5 	bl	80042f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	691a      	ldr	r2, [r3, #16]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003934:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695a      	ldr	r2, [r3, #20]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003944:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003954:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	4613      	mov	r3, r2
 8003988:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b20      	cmp	r3, #32
 8003994:	d112      	bne.n	80039bc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d002      	beq.n	80039a2 <HAL_UART_Receive_IT+0x26>
 800399c:	88fb      	ldrh	r3, [r7, #6]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e00b      	b.n	80039be <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80039ac:	88fb      	ldrh	r3, [r7, #6]
 80039ae:	461a      	mov	r2, r3
 80039b0:	68b9      	ldr	r1, [r7, #8]
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 fac4 	bl	8003f40 <UART_Start_Receive_IT>
 80039b8:	4603      	mov	r3, r0
 80039ba:	e000      	b.n	80039be <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80039bc:	2302      	movs	r3, #2
  }
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b0ba      	sub	sp, #232	@ 0xe8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10f      	bne.n	8003a2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a12:	f003 0320 	and.w	r3, r3, #32
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d009      	beq.n	8003a2e <HAL_UART_IRQHandler+0x66>
 8003a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a1e:	f003 0320 	and.w	r3, r3, #32
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fba3 	bl	8004172 <UART_Receive_IT>
      return;
 8003a2c:	e25b      	b.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 80de 	beq.w	8003bf4 <HAL_UART_IRQHandler+0x22c>
 8003a38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d106      	bne.n	8003a52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a48:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 80d1 	beq.w	8003bf4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00b      	beq.n	8003a76 <HAL_UART_IRQHandler+0xae>
 8003a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d005      	beq.n	8003a76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6e:	f043 0201 	orr.w	r2, r3, #1
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00b      	beq.n	8003a9a <HAL_UART_IRQHandler+0xd2>
 8003a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a92:	f043 0202 	orr.w	r2, r3, #2
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00b      	beq.n	8003abe <HAL_UART_IRQHandler+0xf6>
 8003aa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab6:	f043 0204 	orr.w	r2, r3, #4
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ac2:	f003 0308 	and.w	r3, r3, #8
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d011      	beq.n	8003aee <HAL_UART_IRQHandler+0x126>
 8003aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d105      	bne.n	8003ae2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d005      	beq.n	8003aee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae6:	f043 0208 	orr.w	r2, r3, #8
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 81f2 	beq.w	8003edc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003afc:	f003 0320 	and.w	r3, r3, #32
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d008      	beq.n	8003b16 <HAL_UART_IRQHandler+0x14e>
 8003b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b08:	f003 0320 	and.w	r3, r3, #32
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d002      	beq.n	8003b16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 fb2e 	bl	8004172 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b20:	2b40      	cmp	r3, #64	@ 0x40
 8003b22:	bf0c      	ite	eq
 8003b24:	2301      	moveq	r3, #1
 8003b26:	2300      	movne	r3, #0
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d103      	bne.n	8003b42 <HAL_UART_IRQHandler+0x17a>
 8003b3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d04f      	beq.n	8003be2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 fa36 	bl	8003fb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b52:	2b40      	cmp	r3, #64	@ 0x40
 8003b54:	d141      	bne.n	8003bda <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3314      	adds	r3, #20
 8003b5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b64:	e853 3f00 	ldrex	r3, [r3]
 8003b68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003b6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	3314      	adds	r3, #20
 8003b7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003b82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003b86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003b8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003b92:	e841 2300 	strex	r3, r2, [r1]
 8003b96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1d9      	bne.n	8003b56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d013      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bae:	4a7e      	ldr	r2, [pc, #504]	@ (8003da8 <HAL_UART_IRQHandler+0x3e0>)
 8003bb0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe f88e 	bl	8001cd8 <HAL_DMA_Abort_IT>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d016      	beq.n	8003bf0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd0:	e00e      	b.n	8003bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f99e 	bl	8003f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd8:	e00a      	b.n	8003bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f99a 	bl	8003f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be0:	e006      	b.n	8003bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f996 	bl	8003f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003bee:	e175      	b.n	8003edc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf0:	bf00      	nop
    return;
 8003bf2:	e173      	b.n	8003edc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	f040 814f 	bne.w	8003e9c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c02:	f003 0310 	and.w	r3, r3, #16
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 8148 	beq.w	8003e9c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c10:	f003 0310 	and.w	r3, r3, #16
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 8141 	beq.w	8003e9c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60bb      	str	r3, [r7, #8]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	60bb      	str	r3, [r7, #8]
 8003c2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c3a:	2b40      	cmp	r3, #64	@ 0x40
 8003c3c:	f040 80b6 	bne.w	8003dac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 8145 	beq.w	8003ee0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	f080 813e 	bcs.w	8003ee0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c76:	f000 8088 	beq.w	8003d8a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	330c      	adds	r3, #12
 8003c80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c88:	e853 3f00 	ldrex	r3, [r3]
 8003c8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003c90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	330c      	adds	r3, #12
 8003ca2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003ca6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003caa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003cb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003cb6:	e841 2300 	strex	r3, r2, [r1]
 8003cba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1d9      	bne.n	8003c7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	3314      	adds	r3, #20
 8003ccc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cd0:	e853 3f00 	ldrex	r3, [r3]
 8003cd4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003cd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3314      	adds	r3, #20
 8003ce6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003cea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003cee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003cf2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003cf6:	e841 2300 	strex	r3, r2, [r1]
 8003cfa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003cfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1e1      	bne.n	8003cc6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	3314      	adds	r3, #20
 8003d08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d0c:	e853 3f00 	ldrex	r3, [r3]
 8003d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3314      	adds	r3, #20
 8003d22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d2e:	e841 2300 	strex	r3, r2, [r1]
 8003d32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1e3      	bne.n	8003d02 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	330c      	adds	r3, #12
 8003d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d5a:	f023 0310 	bic.w	r3, r3, #16
 8003d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	330c      	adds	r3, #12
 8003d68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003d6c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003d6e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d74:	e841 2300 	strex	r3, r2, [r1]
 8003d78:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1e3      	bne.n	8003d48 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fd ff37 	bl	8001bf8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	4619      	mov	r1, r3
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 f8c1 	bl	8003f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003da6:	e09b      	b.n	8003ee0 <HAL_UART_IRQHandler+0x518>
 8003da8:	0800407b 	.word	0x0800407b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 808e 	beq.w	8003ee4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003dc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8089 	beq.w	8003ee4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	330c      	adds	r3, #12
 8003dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003de4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003de8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	330c      	adds	r3, #12
 8003df2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003df6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003df8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003dfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dfe:	e841 2300 	strex	r3, r2, [r1]
 8003e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1e3      	bne.n	8003dd2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	3314      	adds	r3, #20
 8003e10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e14:	e853 3f00 	ldrex	r3, [r3]
 8003e18:	623b      	str	r3, [r7, #32]
   return(result);
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	f023 0301 	bic.w	r3, r3, #1
 8003e20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	3314      	adds	r3, #20
 8003e2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e36:	e841 2300 	strex	r3, r2, [r1]
 8003e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1e3      	bne.n	8003e0a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2220      	movs	r2, #32
 8003e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	330c      	adds	r3, #12
 8003e56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	e853 3f00 	ldrex	r3, [r3]
 8003e5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0310 	bic.w	r3, r3, #16
 8003e66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	330c      	adds	r3, #12
 8003e70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003e74:	61fa      	str	r2, [r7, #28]
 8003e76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e78:	69b9      	ldr	r1, [r7, #24]
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	e841 2300 	strex	r3, r2, [r1]
 8003e80:	617b      	str	r3, [r7, #20]
   return(result);
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1e3      	bne.n	8003e50 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e92:	4619      	mov	r1, r3
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f847 	bl	8003f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e9a:	e023      	b.n	8003ee4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d009      	beq.n	8003ebc <HAL_UART_IRQHandler+0x4f4>
 8003ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f8f4 	bl	80040a2 <UART_Transmit_IT>
    return;
 8003eba:	e014      	b.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00e      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
 8003ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d008      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 f934 	bl	8004142 <UART_EndTransmit_IT>
    return;
 8003eda:	e004      	b.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003edc:	bf00      	nop
 8003ede:	e002      	b.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003ee0:	bf00      	nop
 8003ee2:	e000      	b.n	8003ee6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003ee4:	bf00      	nop
  }
}
 8003ee6:	37e8      	adds	r7, #232	@ 0xe8
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	460b      	mov	r3, r1
 8003f32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	88fa      	ldrh	r2, [r7, #6]
 8003f58:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	88fa      	ldrh	r2, [r7, #6]
 8003f5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2222      	movs	r2, #34	@ 0x22
 8003f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d007      	beq.n	8003f86 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68da      	ldr	r2, [r3, #12]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f84:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695a      	ldr	r2, [r3, #20]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f042 0201 	orr.w	r2, r2, #1
 8003f94:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f042 0220 	orr.w	r2, r2, #32
 8003fa4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b095      	sub	sp, #84	@ 0x54
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	330c      	adds	r3, #12
 8003fc2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc6:	e853 3f00 	ldrex	r3, [r3]
 8003fca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	330c      	adds	r3, #12
 8003fda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fdc:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fe2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fe4:	e841 2300 	strex	r3, r2, [r1]
 8003fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1e5      	bne.n	8003fbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3314      	adds	r3, #20
 8003ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	e853 3f00 	ldrex	r3, [r3]
 8003ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	f023 0301 	bic.w	r3, r3, #1
 8004006:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3314      	adds	r3, #20
 800400e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004010:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004012:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004014:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004018:	e841 2300 	strex	r3, r2, [r1]
 800401c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1e5      	bne.n	8003ff0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	2b01      	cmp	r3, #1
 800402a:	d119      	bne.n	8004060 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	330c      	adds	r3, #12
 8004032:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	e853 3f00 	ldrex	r3, [r3]
 800403a:	60bb      	str	r3, [r7, #8]
   return(result);
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f023 0310 	bic.w	r3, r3, #16
 8004042:	647b      	str	r3, [r7, #68]	@ 0x44
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	330c      	adds	r3, #12
 800404a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800404c:	61ba      	str	r2, [r7, #24]
 800404e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004050:	6979      	ldr	r1, [r7, #20]
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	e841 2300 	strex	r3, r2, [r1]
 8004058:	613b      	str	r3, [r7, #16]
   return(result);
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1e5      	bne.n	800402c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2220      	movs	r2, #32
 8004064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800406e:	bf00      	nop
 8004070:	3754      	adds	r7, #84	@ 0x54
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b084      	sub	sp, #16
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004086:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f7ff ff3d 	bl	8003f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800409a:	bf00      	nop
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040a2:	b480      	push	{r7}
 80040a4:	b085      	sub	sp, #20
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b21      	cmp	r3, #33	@ 0x21
 80040b4:	d13e      	bne.n	8004134 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040be:	d114      	bne.n	80040ea <UART_Transmit_IT+0x48>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d110      	bne.n	80040ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	1c9a      	adds	r2, r3, #2
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	621a      	str	r2, [r3, #32]
 80040e8:	e008      	b.n	80040fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	1c59      	adds	r1, r3, #1
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6211      	str	r1, [r2, #32]
 80040f4:	781a      	ldrb	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29b      	uxth	r3, r3
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	4619      	mov	r1, r3
 800410a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10f      	bne.n	8004130 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800411e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800412e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	e000      	b.n	8004136 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004134:	2302      	movs	r3, #2
  }
}
 8004136:	4618      	mov	r0, r3
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b082      	sub	sp, #8
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004158:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2220      	movs	r2, #32
 800415e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7ff fec2 	bl	8003eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b08c      	sub	sp, #48	@ 0x30
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b22      	cmp	r3, #34	@ 0x22
 8004184:	f040 80ae 	bne.w	80042e4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004190:	d117      	bne.n	80041c2 <UART_Receive_IT+0x50>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d113      	bne.n	80041c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800419a:	2300      	movs	r3, #0
 800419c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041b0:	b29a      	uxth	r2, r3
 80041b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ba:	1c9a      	adds	r2, r3, #2
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	629a      	str	r2, [r3, #40]	@ 0x28
 80041c0:	e026      	b.n	8004210 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80041c8:	2300      	movs	r3, #0
 80041ca:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041d4:	d007      	beq.n	80041e6 <UART_Receive_IT+0x74>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10a      	bne.n	80041f4 <UART_Receive_IT+0x82>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f0:	701a      	strb	r2, [r3, #0]
 80041f2:	e008      	b.n	8004206 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004200:	b2da      	uxtb	r2, r3
 8004202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004204:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29b      	uxth	r3, r3
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	4619      	mov	r1, r3
 800421e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004220:	2b00      	cmp	r3, #0
 8004222:	d15d      	bne.n	80042e0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68da      	ldr	r2, [r3, #12]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f022 0220 	bic.w	r2, r2, #32
 8004232:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004242:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695a      	ldr	r2, [r3, #20]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 0201 	bic.w	r2, r2, #1
 8004252:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2220      	movs	r2, #32
 8004258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004266:	2b01      	cmp	r3, #1
 8004268:	d135      	bne.n	80042d6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	330c      	adds	r3, #12
 8004276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	e853 3f00 	ldrex	r3, [r3]
 800427e:	613b      	str	r3, [r7, #16]
   return(result);
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	f023 0310 	bic.w	r3, r3, #16
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	330c      	adds	r3, #12
 800428e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004290:	623a      	str	r2, [r7, #32]
 8004292:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004294:	69f9      	ldr	r1, [r7, #28]
 8004296:	6a3a      	ldr	r2, [r7, #32]
 8004298:	e841 2300 	strex	r3, r2, [r1]
 800429c:	61bb      	str	r3, [r7, #24]
   return(result);
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1e5      	bne.n	8004270 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d10a      	bne.n	80042c8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042cc:	4619      	mov	r1, r3
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff fe2a 	bl	8003f28 <HAL_UARTEx_RxEventCallback>
 80042d4:	e002      	b.n	80042dc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7ff fe12 	bl	8003f00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042dc:	2300      	movs	r3, #0
 80042de:	e002      	b.n	80042e6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e000      	b.n	80042e6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80042e4:	2302      	movs	r3, #2
  }
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3730      	adds	r7, #48	@ 0x30
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042f4:	b0c0      	sub	sp, #256	@ 0x100
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430c:	68d9      	ldr	r1, [r3, #12]
 800430e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	ea40 0301 	orr.w	r3, r0, r1
 8004318:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800431a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	431a      	orrs	r2, r3
 8004328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	431a      	orrs	r2, r3
 8004330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800433c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004348:	f021 010c 	bic.w	r1, r1, #12
 800434c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004356:	430b      	orrs	r3, r1
 8004358:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800435a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436a:	6999      	ldr	r1, [r3, #24]
 800436c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	ea40 0301 	orr.w	r3, r0, r1
 8004376:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	4b8f      	ldr	r3, [pc, #572]	@ (80045bc <UART_SetConfig+0x2cc>)
 8004380:	429a      	cmp	r2, r3
 8004382:	d005      	beq.n	8004390 <UART_SetConfig+0xa0>
 8004384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	4b8d      	ldr	r3, [pc, #564]	@ (80045c0 <UART_SetConfig+0x2d0>)
 800438c:	429a      	cmp	r2, r3
 800438e:	d104      	bne.n	800439a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004390:	f7fe faa6 	bl	80028e0 <HAL_RCC_GetPCLK2Freq>
 8004394:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004398:	e003      	b.n	80043a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800439a:	f7fe fa8d 	bl	80028b8 <HAL_RCC_GetPCLK1Freq>
 800439e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043ac:	f040 810c 	bne.w	80045c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043b4:	2200      	movs	r2, #0
 80043b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80043be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80043c2:	4622      	mov	r2, r4
 80043c4:	462b      	mov	r3, r5
 80043c6:	1891      	adds	r1, r2, r2
 80043c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80043ca:	415b      	adcs	r3, r3
 80043cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80043d2:	4621      	mov	r1, r4
 80043d4:	eb12 0801 	adds.w	r8, r2, r1
 80043d8:	4629      	mov	r1, r5
 80043da:	eb43 0901 	adc.w	r9, r3, r1
 80043de:	f04f 0200 	mov.w	r2, #0
 80043e2:	f04f 0300 	mov.w	r3, #0
 80043e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043f2:	4690      	mov	r8, r2
 80043f4:	4699      	mov	r9, r3
 80043f6:	4623      	mov	r3, r4
 80043f8:	eb18 0303 	adds.w	r3, r8, r3
 80043fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004400:	462b      	mov	r3, r5
 8004402:	eb49 0303 	adc.w	r3, r9, r3
 8004406:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800440a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004416:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800441a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800441e:	460b      	mov	r3, r1
 8004420:	18db      	adds	r3, r3, r3
 8004422:	653b      	str	r3, [r7, #80]	@ 0x50
 8004424:	4613      	mov	r3, r2
 8004426:	eb42 0303 	adc.w	r3, r2, r3
 800442a:	657b      	str	r3, [r7, #84]	@ 0x54
 800442c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004430:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004434:	f7fb ff2c 	bl	8000290 <__aeabi_uldivmod>
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	4b61      	ldr	r3, [pc, #388]	@ (80045c4 <UART_SetConfig+0x2d4>)
 800443e:	fba3 2302 	umull	r2, r3, r3, r2
 8004442:	095b      	lsrs	r3, r3, #5
 8004444:	011c      	lsls	r4, r3, #4
 8004446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800444a:	2200      	movs	r2, #0
 800444c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004450:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004454:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004458:	4642      	mov	r2, r8
 800445a:	464b      	mov	r3, r9
 800445c:	1891      	adds	r1, r2, r2
 800445e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004460:	415b      	adcs	r3, r3
 8004462:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004464:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004468:	4641      	mov	r1, r8
 800446a:	eb12 0a01 	adds.w	sl, r2, r1
 800446e:	4649      	mov	r1, r9
 8004470:	eb43 0b01 	adc.w	fp, r3, r1
 8004474:	f04f 0200 	mov.w	r2, #0
 8004478:	f04f 0300 	mov.w	r3, #0
 800447c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004480:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004484:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004488:	4692      	mov	sl, r2
 800448a:	469b      	mov	fp, r3
 800448c:	4643      	mov	r3, r8
 800448e:	eb1a 0303 	adds.w	r3, sl, r3
 8004492:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004496:	464b      	mov	r3, r9
 8004498:	eb4b 0303 	adc.w	r3, fp, r3
 800449c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80044b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044b4:	460b      	mov	r3, r1
 80044b6:	18db      	adds	r3, r3, r3
 80044b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80044ba:	4613      	mov	r3, r2
 80044bc:	eb42 0303 	adc.w	r3, r2, r3
 80044c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80044c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80044ca:	f7fb fee1 	bl	8000290 <__aeabi_uldivmod>
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	4611      	mov	r1, r2
 80044d4:	4b3b      	ldr	r3, [pc, #236]	@ (80045c4 <UART_SetConfig+0x2d4>)
 80044d6:	fba3 2301 	umull	r2, r3, r3, r1
 80044da:	095b      	lsrs	r3, r3, #5
 80044dc:	2264      	movs	r2, #100	@ 0x64
 80044de:	fb02 f303 	mul.w	r3, r2, r3
 80044e2:	1acb      	subs	r3, r1, r3
 80044e4:	00db      	lsls	r3, r3, #3
 80044e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80044ea:	4b36      	ldr	r3, [pc, #216]	@ (80045c4 <UART_SetConfig+0x2d4>)
 80044ec:	fba3 2302 	umull	r2, r3, r3, r2
 80044f0:	095b      	lsrs	r3, r3, #5
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80044f8:	441c      	add	r4, r3
 80044fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044fe:	2200      	movs	r2, #0
 8004500:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004504:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004508:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800450c:	4642      	mov	r2, r8
 800450e:	464b      	mov	r3, r9
 8004510:	1891      	adds	r1, r2, r2
 8004512:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004514:	415b      	adcs	r3, r3
 8004516:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004518:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800451c:	4641      	mov	r1, r8
 800451e:	1851      	adds	r1, r2, r1
 8004520:	6339      	str	r1, [r7, #48]	@ 0x30
 8004522:	4649      	mov	r1, r9
 8004524:	414b      	adcs	r3, r1
 8004526:	637b      	str	r3, [r7, #52]	@ 0x34
 8004528:	f04f 0200 	mov.w	r2, #0
 800452c:	f04f 0300 	mov.w	r3, #0
 8004530:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004534:	4659      	mov	r1, fp
 8004536:	00cb      	lsls	r3, r1, #3
 8004538:	4651      	mov	r1, sl
 800453a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800453e:	4651      	mov	r1, sl
 8004540:	00ca      	lsls	r2, r1, #3
 8004542:	4610      	mov	r0, r2
 8004544:	4619      	mov	r1, r3
 8004546:	4603      	mov	r3, r0
 8004548:	4642      	mov	r2, r8
 800454a:	189b      	adds	r3, r3, r2
 800454c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004550:	464b      	mov	r3, r9
 8004552:	460a      	mov	r2, r1
 8004554:	eb42 0303 	adc.w	r3, r2, r3
 8004558:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800455c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004568:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800456c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004570:	460b      	mov	r3, r1
 8004572:	18db      	adds	r3, r3, r3
 8004574:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004576:	4613      	mov	r3, r2
 8004578:	eb42 0303 	adc.w	r3, r2, r3
 800457c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800457e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004582:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004586:	f7fb fe83 	bl	8000290 <__aeabi_uldivmod>
 800458a:	4602      	mov	r2, r0
 800458c:	460b      	mov	r3, r1
 800458e:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <UART_SetConfig+0x2d4>)
 8004590:	fba3 1302 	umull	r1, r3, r3, r2
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	2164      	movs	r1, #100	@ 0x64
 8004598:	fb01 f303 	mul.w	r3, r1, r3
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	3332      	adds	r3, #50	@ 0x32
 80045a2:	4a08      	ldr	r2, [pc, #32]	@ (80045c4 <UART_SetConfig+0x2d4>)
 80045a4:	fba2 2303 	umull	r2, r3, r2, r3
 80045a8:	095b      	lsrs	r3, r3, #5
 80045aa:	f003 0207 	and.w	r2, r3, #7
 80045ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4422      	add	r2, r4
 80045b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045b8:	e106      	b.n	80047c8 <UART_SetConfig+0x4d8>
 80045ba:	bf00      	nop
 80045bc:	40011000 	.word	0x40011000
 80045c0:	40011400 	.word	0x40011400
 80045c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045cc:	2200      	movs	r2, #0
 80045ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80045d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80045d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80045da:	4642      	mov	r2, r8
 80045dc:	464b      	mov	r3, r9
 80045de:	1891      	adds	r1, r2, r2
 80045e0:	6239      	str	r1, [r7, #32]
 80045e2:	415b      	adcs	r3, r3
 80045e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80045e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045ea:	4641      	mov	r1, r8
 80045ec:	1854      	adds	r4, r2, r1
 80045ee:	4649      	mov	r1, r9
 80045f0:	eb43 0501 	adc.w	r5, r3, r1
 80045f4:	f04f 0200 	mov.w	r2, #0
 80045f8:	f04f 0300 	mov.w	r3, #0
 80045fc:	00eb      	lsls	r3, r5, #3
 80045fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004602:	00e2      	lsls	r2, r4, #3
 8004604:	4614      	mov	r4, r2
 8004606:	461d      	mov	r5, r3
 8004608:	4643      	mov	r3, r8
 800460a:	18e3      	adds	r3, r4, r3
 800460c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004610:	464b      	mov	r3, r9
 8004612:	eb45 0303 	adc.w	r3, r5, r3
 8004616:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800461a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004626:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004636:	4629      	mov	r1, r5
 8004638:	008b      	lsls	r3, r1, #2
 800463a:	4621      	mov	r1, r4
 800463c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004640:	4621      	mov	r1, r4
 8004642:	008a      	lsls	r2, r1, #2
 8004644:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004648:	f7fb fe22 	bl	8000290 <__aeabi_uldivmod>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	4b60      	ldr	r3, [pc, #384]	@ (80047d4 <UART_SetConfig+0x4e4>)
 8004652:	fba3 2302 	umull	r2, r3, r3, r2
 8004656:	095b      	lsrs	r3, r3, #5
 8004658:	011c      	lsls	r4, r3, #4
 800465a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800465e:	2200      	movs	r2, #0
 8004660:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004664:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004668:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800466c:	4642      	mov	r2, r8
 800466e:	464b      	mov	r3, r9
 8004670:	1891      	adds	r1, r2, r2
 8004672:	61b9      	str	r1, [r7, #24]
 8004674:	415b      	adcs	r3, r3
 8004676:	61fb      	str	r3, [r7, #28]
 8004678:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800467c:	4641      	mov	r1, r8
 800467e:	1851      	adds	r1, r2, r1
 8004680:	6139      	str	r1, [r7, #16]
 8004682:	4649      	mov	r1, r9
 8004684:	414b      	adcs	r3, r1
 8004686:	617b      	str	r3, [r7, #20]
 8004688:	f04f 0200 	mov.w	r2, #0
 800468c:	f04f 0300 	mov.w	r3, #0
 8004690:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004694:	4659      	mov	r1, fp
 8004696:	00cb      	lsls	r3, r1, #3
 8004698:	4651      	mov	r1, sl
 800469a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800469e:	4651      	mov	r1, sl
 80046a0:	00ca      	lsls	r2, r1, #3
 80046a2:	4610      	mov	r0, r2
 80046a4:	4619      	mov	r1, r3
 80046a6:	4603      	mov	r3, r0
 80046a8:	4642      	mov	r2, r8
 80046aa:	189b      	adds	r3, r3, r2
 80046ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046b0:	464b      	mov	r3, r9
 80046b2:	460a      	mov	r2, r1
 80046b4:	eb42 0303 	adc.w	r3, r2, r3
 80046b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80046c8:	f04f 0200 	mov.w	r2, #0
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80046d4:	4649      	mov	r1, r9
 80046d6:	008b      	lsls	r3, r1, #2
 80046d8:	4641      	mov	r1, r8
 80046da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046de:	4641      	mov	r1, r8
 80046e0:	008a      	lsls	r2, r1, #2
 80046e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80046e6:	f7fb fdd3 	bl	8000290 <__aeabi_uldivmod>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4611      	mov	r1, r2
 80046f0:	4b38      	ldr	r3, [pc, #224]	@ (80047d4 <UART_SetConfig+0x4e4>)
 80046f2:	fba3 2301 	umull	r2, r3, r3, r1
 80046f6:	095b      	lsrs	r3, r3, #5
 80046f8:	2264      	movs	r2, #100	@ 0x64
 80046fa:	fb02 f303 	mul.w	r3, r2, r3
 80046fe:	1acb      	subs	r3, r1, r3
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	3332      	adds	r3, #50	@ 0x32
 8004704:	4a33      	ldr	r2, [pc, #204]	@ (80047d4 <UART_SetConfig+0x4e4>)
 8004706:	fba2 2303 	umull	r2, r3, r2, r3
 800470a:	095b      	lsrs	r3, r3, #5
 800470c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004710:	441c      	add	r4, r3
 8004712:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004716:	2200      	movs	r2, #0
 8004718:	673b      	str	r3, [r7, #112]	@ 0x70
 800471a:	677a      	str	r2, [r7, #116]	@ 0x74
 800471c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004720:	4642      	mov	r2, r8
 8004722:	464b      	mov	r3, r9
 8004724:	1891      	adds	r1, r2, r2
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	415b      	adcs	r3, r3
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004730:	4641      	mov	r1, r8
 8004732:	1851      	adds	r1, r2, r1
 8004734:	6039      	str	r1, [r7, #0]
 8004736:	4649      	mov	r1, r9
 8004738:	414b      	adcs	r3, r1
 800473a:	607b      	str	r3, [r7, #4]
 800473c:	f04f 0200 	mov.w	r2, #0
 8004740:	f04f 0300 	mov.w	r3, #0
 8004744:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004748:	4659      	mov	r1, fp
 800474a:	00cb      	lsls	r3, r1, #3
 800474c:	4651      	mov	r1, sl
 800474e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004752:	4651      	mov	r1, sl
 8004754:	00ca      	lsls	r2, r1, #3
 8004756:	4610      	mov	r0, r2
 8004758:	4619      	mov	r1, r3
 800475a:	4603      	mov	r3, r0
 800475c:	4642      	mov	r2, r8
 800475e:	189b      	adds	r3, r3, r2
 8004760:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004762:	464b      	mov	r3, r9
 8004764:	460a      	mov	r2, r1
 8004766:	eb42 0303 	adc.w	r3, r2, r3
 800476a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800476c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	663b      	str	r3, [r7, #96]	@ 0x60
 8004776:	667a      	str	r2, [r7, #100]	@ 0x64
 8004778:	f04f 0200 	mov.w	r2, #0
 800477c:	f04f 0300 	mov.w	r3, #0
 8004780:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004784:	4649      	mov	r1, r9
 8004786:	008b      	lsls	r3, r1, #2
 8004788:	4641      	mov	r1, r8
 800478a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800478e:	4641      	mov	r1, r8
 8004790:	008a      	lsls	r2, r1, #2
 8004792:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004796:	f7fb fd7b 	bl	8000290 <__aeabi_uldivmod>
 800479a:	4602      	mov	r2, r0
 800479c:	460b      	mov	r3, r1
 800479e:	4b0d      	ldr	r3, [pc, #52]	@ (80047d4 <UART_SetConfig+0x4e4>)
 80047a0:	fba3 1302 	umull	r1, r3, r3, r2
 80047a4:	095b      	lsrs	r3, r3, #5
 80047a6:	2164      	movs	r1, #100	@ 0x64
 80047a8:	fb01 f303 	mul.w	r3, r1, r3
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	011b      	lsls	r3, r3, #4
 80047b0:	3332      	adds	r3, #50	@ 0x32
 80047b2:	4a08      	ldr	r2, [pc, #32]	@ (80047d4 <UART_SetConfig+0x4e4>)
 80047b4:	fba2 2303 	umull	r2, r3, r2, r3
 80047b8:	095b      	lsrs	r3, r3, #5
 80047ba:	f003 020f 	and.w	r2, r3, #15
 80047be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4422      	add	r2, r4
 80047c6:	609a      	str	r2, [r3, #8]
}
 80047c8:	bf00      	nop
 80047ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80047ce:	46bd      	mov	sp, r7
 80047d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047d4:	51eb851f 	.word	0x51eb851f

080047d8 <__NVIC_SetPriority>:
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	4603      	mov	r3, r0
 80047e0:	6039      	str	r1, [r7, #0]
 80047e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	db0a      	blt.n	8004802 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	490c      	ldr	r1, [pc, #48]	@ (8004824 <__NVIC_SetPriority+0x4c>)
 80047f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047f6:	0112      	lsls	r2, r2, #4
 80047f8:	b2d2      	uxtb	r2, r2
 80047fa:	440b      	add	r3, r1
 80047fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004800:	e00a      	b.n	8004818 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	b2da      	uxtb	r2, r3
 8004806:	4908      	ldr	r1, [pc, #32]	@ (8004828 <__NVIC_SetPriority+0x50>)
 8004808:	79fb      	ldrb	r3, [r7, #7]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	3b04      	subs	r3, #4
 8004810:	0112      	lsls	r2, r2, #4
 8004812:	b2d2      	uxtb	r2, r2
 8004814:	440b      	add	r3, r1
 8004816:	761a      	strb	r2, [r3, #24]
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	e000e100 	.word	0xe000e100
 8004828:	e000ed00 	.word	0xe000ed00

0800482c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004830:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <SysTick_Handler+0x1c>)
 8004832:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004834:	f001 fd46 	bl	80062c4 <xTaskGetSchedulerState>
 8004838:	4603      	mov	r3, r0
 800483a:	2b01      	cmp	r3, #1
 800483c:	d001      	beq.n	8004842 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800483e:	f002 fd43 	bl	80072c8 <xPortSysTickHandler>
  }
}
 8004842:	bf00      	nop
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	e000e010 	.word	0xe000e010

0800484c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004850:	2100      	movs	r1, #0
 8004852:	f06f 0004 	mvn.w	r0, #4
 8004856:	f7ff ffbf 	bl	80047d8 <__NVIC_SetPriority>
#endif
}
 800485a:	bf00      	nop
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004866:	f3ef 8305 	mrs	r3, IPSR
 800486a:	603b      	str	r3, [r7, #0]
  return(result);
 800486c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004872:	f06f 0305 	mvn.w	r3, #5
 8004876:	607b      	str	r3, [r7, #4]
 8004878:	e00c      	b.n	8004894 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800487a:	4b0a      	ldr	r3, [pc, #40]	@ (80048a4 <osKernelInitialize+0x44>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d105      	bne.n	800488e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004882:	4b08      	ldr	r3, [pc, #32]	@ (80048a4 <osKernelInitialize+0x44>)
 8004884:	2201      	movs	r2, #1
 8004886:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004888:	2300      	movs	r3, #0
 800488a:	607b      	str	r3, [r7, #4]
 800488c:	e002      	b.n	8004894 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800488e:	f04f 33ff 	mov.w	r3, #4294967295
 8004892:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004894:	687b      	ldr	r3, [r7, #4]
}
 8004896:	4618      	mov	r0, r3
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	200002b0 	.word	0x200002b0

080048a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048ae:	f3ef 8305 	mrs	r3, IPSR
 80048b2:	603b      	str	r3, [r7, #0]
  return(result);
 80048b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80048ba:	f06f 0305 	mvn.w	r3, #5
 80048be:	607b      	str	r3, [r7, #4]
 80048c0:	e010      	b.n	80048e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80048c2:	4b0b      	ldr	r3, [pc, #44]	@ (80048f0 <osKernelStart+0x48>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d109      	bne.n	80048de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80048ca:	f7ff ffbf 	bl	800484c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80048ce:	4b08      	ldr	r3, [pc, #32]	@ (80048f0 <osKernelStart+0x48>)
 80048d0:	2202      	movs	r2, #2
 80048d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80048d4:	f001 f892 	bl	80059fc <vTaskStartScheduler>
      stat = osOK;
 80048d8:	2300      	movs	r3, #0
 80048da:	607b      	str	r3, [r7, #4]
 80048dc:	e002      	b.n	80048e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80048de:	f04f 33ff 	mov.w	r3, #4294967295
 80048e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80048e4:	687b      	ldr	r3, [r7, #4]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	200002b0 	.word	0x200002b0

080048f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b08e      	sub	sp, #56	@ 0x38
 80048f8:	af04      	add	r7, sp, #16
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004900:	2300      	movs	r3, #0
 8004902:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004904:	f3ef 8305 	mrs	r3, IPSR
 8004908:	617b      	str	r3, [r7, #20]
  return(result);
 800490a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800490c:	2b00      	cmp	r3, #0
 800490e:	d17e      	bne.n	8004a0e <osThreadNew+0x11a>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d07b      	beq.n	8004a0e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004916:	2380      	movs	r3, #128	@ 0x80
 8004918:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800491a:	2318      	movs	r3, #24
 800491c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800491e:	2300      	movs	r3, #0
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004922:	f04f 33ff 	mov.w	r3, #4294967295
 8004926:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d045      	beq.n	80049ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <osThreadNew+0x48>
        name = attr->name;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d008      	beq.n	8004962 <osThreadNew+0x6e>
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	2b38      	cmp	r3, #56	@ 0x38
 8004954:	d805      	bhi.n	8004962 <osThreadNew+0x6e>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <osThreadNew+0x72>
        return (NULL);
 8004962:	2300      	movs	r3, #0
 8004964:	e054      	b.n	8004a10 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	089b      	lsrs	r3, r3, #2
 8004974:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00e      	beq.n	800499c <osThreadNew+0xa8>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	2ba7      	cmp	r3, #167	@ 0xa7
 8004984:	d90a      	bls.n	800499c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800498a:	2b00      	cmp	r3, #0
 800498c:	d006      	beq.n	800499c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d002      	beq.n	800499c <osThreadNew+0xa8>
        mem = 1;
 8004996:	2301      	movs	r3, #1
 8004998:	61bb      	str	r3, [r7, #24]
 800499a:	e010      	b.n	80049be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10c      	bne.n	80049be <osThreadNew+0xca>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d108      	bne.n	80049be <osThreadNew+0xca>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d104      	bne.n	80049be <osThreadNew+0xca>
          mem = 0;
 80049b4:	2300      	movs	r3, #0
 80049b6:	61bb      	str	r3, [r7, #24]
 80049b8:	e001      	b.n	80049be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d110      	bne.n	80049e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049cc:	9202      	str	r2, [sp, #8]
 80049ce:	9301      	str	r3, [sp, #4]
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6a3a      	ldr	r2, [r7, #32]
 80049d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 fe1a 	bl	8005614 <xTaskCreateStatic>
 80049e0:	4603      	mov	r3, r0
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	e013      	b.n	8004a0e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d110      	bne.n	8004a0e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	f107 0310 	add.w	r3, r7, #16
 80049f4:	9301      	str	r3, [sp, #4]
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	9300      	str	r3, [sp, #0]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 fe68 	bl	80056d4 <xTaskCreate>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d001      	beq.n	8004a0e <osThreadNew+0x11a>
            hTask = NULL;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004a0e:	693b      	ldr	r3, [r7, #16]
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3728      	adds	r7, #40	@ 0x28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a20:	f3ef 8305 	mrs	r3, IPSR
 8004a24:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a26:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <osDelay+0x1c>
    stat = osErrorISR;
 8004a2c:	f06f 0305 	mvn.w	r3, #5
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	e007      	b.n	8004a44 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d002      	beq.n	8004a44 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 ffa6 	bl	8005990 <vTaskDelay>
    }
  }

  return (stat);
 8004a44:	68fb      	ldr	r3, [r7, #12]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4a07      	ldr	r2, [pc, #28]	@ (8004a7c <vApplicationGetIdleTaskMemory+0x2c>)
 8004a60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	4a06      	ldr	r2, [pc, #24]	@ (8004a80 <vApplicationGetIdleTaskMemory+0x30>)
 8004a66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2280      	movs	r2, #128	@ 0x80
 8004a6c:	601a      	str	r2, [r3, #0]
}
 8004a6e:	bf00      	nop
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	200002b4 	.word	0x200002b4
 8004a80:	2000035c 	.word	0x2000035c

08004a84 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	4a07      	ldr	r2, [pc, #28]	@ (8004ab0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004a94:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	4a06      	ldr	r2, [pc, #24]	@ (8004ab4 <vApplicationGetTimerTaskMemory+0x30>)
 8004a9a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004aa2:	601a      	str	r2, [r3, #0]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	2000055c 	.word	0x2000055c
 8004ab4:	20000604 	.word	0x20000604

08004ab8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f103 0208 	add.w	r2, r3, #8
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f103 0208 	add.w	r2, r3, #8
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f103 0208 	add.w	r2, r3, #8
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b06:	bf00      	nop
 8004b08:	370c      	adds	r7, #12
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b12:	b480      	push	{r7}
 8004b14:	b085      	sub	sp, #20
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	601a      	str	r2, [r3, #0]
}
 8004b4e:	bf00      	nop
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b085      	sub	sp, #20
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
 8004b62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b70:	d103      	bne.n	8004b7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	e00c      	b.n	8004b94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	3308      	adds	r3, #8
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	e002      	b.n	8004b88 <vListInsert+0x2e>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d2f6      	bcs.n	8004b82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	683a      	ldr	r2, [r7, #0]
 8004ba2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	601a      	str	r2, [r3, #0]
}
 8004bc0:	bf00      	nop
 8004bc2:	3714      	adds	r7, #20
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6892      	ldr	r2, [r2, #8]
 8004be2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6852      	ldr	r2, [r2, #4]
 8004bec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d103      	bne.n	8004c00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689a      	ldr	r2, [r3, #8]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	1e5a      	subs	r2, r3, #1
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10b      	bne.n	8004c4c <xQueueGenericReset+0x2c>
	__asm volatile
 8004c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c38:	f383 8811 	msr	BASEPRI, r3
 8004c3c:	f3bf 8f6f 	isb	sy
 8004c40:	f3bf 8f4f 	dsb	sy
 8004c44:	60bb      	str	r3, [r7, #8]
}
 8004c46:	bf00      	nop
 8004c48:	bf00      	nop
 8004c4a:	e7fd      	b.n	8004c48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c4c:	f002 faac 	bl	80071a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c58:	68f9      	ldr	r1, [r7, #12]
 8004c5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c5c:	fb01 f303 	mul.w	r3, r1, r3
 8004c60:	441a      	add	r2, r3
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	68f9      	ldr	r1, [r7, #12]
 8004c80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c82:	fb01 f303 	mul.w	r3, r1, r3
 8004c86:	441a      	add	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	22ff      	movs	r2, #255	@ 0xff
 8004c90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	22ff      	movs	r2, #255	@ 0xff
 8004c98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d114      	bne.n	8004ccc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d01a      	beq.n	8004ce0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	3310      	adds	r3, #16
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f001 f942 	bl	8005f38 <xTaskRemoveFromEventList>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d012      	beq.n	8004ce0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004cba:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf0 <xQueueGenericReset+0xd0>)
 8004cbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	e009      	b.n	8004ce0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	3310      	adds	r3, #16
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff fef1 	bl	8004ab8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3324      	adds	r3, #36	@ 0x24
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7ff feec 	bl	8004ab8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ce0:	f002 fa94 	bl	800720c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ce4:	2301      	movs	r3, #1
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	e000ed04 	.word	0xe000ed04

08004cf4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b08e      	sub	sp, #56	@ 0x38
 8004cf8:	af02      	add	r7, sp, #8
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
 8004d00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10b      	bne.n	8004d20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d0c:	f383 8811 	msr	BASEPRI, r3
 8004d10:	f3bf 8f6f 	isb	sy
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d1a:	bf00      	nop
 8004d1c:	bf00      	nop
 8004d1e:	e7fd      	b.n	8004d1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10b      	bne.n	8004d3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	e7fd      	b.n	8004d3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d002      	beq.n	8004d4a <xQueueGenericCreateStatic+0x56>
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <xQueueGenericCreateStatic+0x5a>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <xQueueGenericCreateStatic+0x5c>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10b      	bne.n	8004d6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	623b      	str	r3, [r7, #32]
}
 8004d66:	bf00      	nop
 8004d68:	bf00      	nop
 8004d6a:	e7fd      	b.n	8004d68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d102      	bne.n	8004d78 <xQueueGenericCreateStatic+0x84>
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <xQueueGenericCreateStatic+0x88>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e000      	b.n	8004d7e <xQueueGenericCreateStatic+0x8a>
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	f3bf 8f6f 	isb	sy
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	61fb      	str	r3, [r7, #28]
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop
 8004d98:	e7fd      	b.n	8004d96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d9a:	2350      	movs	r3, #80	@ 0x50
 8004d9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	2b50      	cmp	r3, #80	@ 0x50
 8004da2:	d00b      	beq.n	8004dbc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da8:	f383 8811 	msr	BASEPRI, r3
 8004dac:	f3bf 8f6f 	isb	sy
 8004db0:	f3bf 8f4f 	dsb	sy
 8004db4:	61bb      	str	r3, [r7, #24]
}
 8004db6:	bf00      	nop
 8004db8:	bf00      	nop
 8004dba:	e7fd      	b.n	8004db8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004dbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00d      	beq.n	8004de4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004dd0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 f805 	bl	8004dee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3730      	adds	r7, #48	@ 0x30
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	607a      	str	r2, [r7, #4]
 8004dfa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d103      	bne.n	8004e0a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	601a      	str	r2, [r3, #0]
 8004e08:	e002      	b.n	8004e10 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	69b8      	ldr	r0, [r7, #24]
 8004e20:	f7ff fefe 	bl	8004c20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	78fa      	ldrb	r2, [r7, #3]
 8004e28:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b08e      	sub	sp, #56	@ 0x38
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
 8004e40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e42:	2300      	movs	r3, #0
 8004e44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10b      	bne.n	8004e68 <xQueueGenericSend+0x34>
	__asm volatile
 8004e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e54:	f383 8811 	msr	BASEPRI, r3
 8004e58:	f3bf 8f6f 	isb	sy
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e62:	bf00      	nop
 8004e64:	bf00      	nop
 8004e66:	e7fd      	b.n	8004e64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d103      	bne.n	8004e76 <xQueueGenericSend+0x42>
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <xQueueGenericSend+0x46>
 8004e76:	2301      	movs	r3, #1
 8004e78:	e000      	b.n	8004e7c <xQueueGenericSend+0x48>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10b      	bne.n	8004e98 <xQueueGenericSend+0x64>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d103      	bne.n	8004ea6 <xQueueGenericSend+0x72>
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <xQueueGenericSend+0x76>
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e000      	b.n	8004eac <xQueueGenericSend+0x78>
 8004eaa:	2300      	movs	r3, #0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10b      	bne.n	8004ec8 <xQueueGenericSend+0x94>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	623b      	str	r3, [r7, #32]
}
 8004ec2:	bf00      	nop
 8004ec4:	bf00      	nop
 8004ec6:	e7fd      	b.n	8004ec4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ec8:	f001 f9fc 	bl	80062c4 <xTaskGetSchedulerState>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d102      	bne.n	8004ed8 <xQueueGenericSend+0xa4>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <xQueueGenericSend+0xa8>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e000      	b.n	8004ede <xQueueGenericSend+0xaa>
 8004edc:	2300      	movs	r3, #0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10b      	bne.n	8004efa <xQueueGenericSend+0xc6>
	__asm volatile
 8004ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee6:	f383 8811 	msr	BASEPRI, r3
 8004eea:	f3bf 8f6f 	isb	sy
 8004eee:	f3bf 8f4f 	dsb	sy
 8004ef2:	61fb      	str	r3, [r7, #28]
}
 8004ef4:	bf00      	nop
 8004ef6:	bf00      	nop
 8004ef8:	e7fd      	b.n	8004ef6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004efa:	f002 f955 	bl	80071a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d302      	bcc.n	8004f10 <xQueueGenericSend+0xdc>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d129      	bne.n	8004f64 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	68b9      	ldr	r1, [r7, #8]
 8004f14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f16:	f000 fa0f 	bl	8005338 <prvCopyDataToQueue>
 8004f1a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d010      	beq.n	8004f46 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f26:	3324      	adds	r3, #36	@ 0x24
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f001 f805 	bl	8005f38 <xTaskRemoveFromEventList>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d013      	beq.n	8004f5c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f34:	4b3f      	ldr	r3, [pc, #252]	@ (8005034 <xQueueGenericSend+0x200>)
 8004f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f3a:	601a      	str	r2, [r3, #0]
 8004f3c:	f3bf 8f4f 	dsb	sy
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	e00a      	b.n	8004f5c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f4c:	4b39      	ldr	r3, [pc, #228]	@ (8005034 <xQueueGenericSend+0x200>)
 8004f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f52:	601a      	str	r2, [r3, #0]
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f5c:	f002 f956 	bl	800720c <vPortExitCritical>
				return pdPASS;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e063      	b.n	800502c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d103      	bne.n	8004f72 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f6a:	f002 f94f 	bl	800720c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	e05c      	b.n	800502c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d106      	bne.n	8004f86 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f78:	f107 0314 	add.w	r3, r7, #20
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f001 f83f 	bl	8006000 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f82:	2301      	movs	r3, #1
 8004f84:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f86:	f002 f941 	bl	800720c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f8a:	f000 fda7 	bl	8005adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f8e:	f002 f90b 	bl	80071a8 <vPortEnterCritical>
 8004f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f98:	b25b      	sxtb	r3, r3
 8004f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9e:	d103      	bne.n	8004fa8 <xQueueGenericSend+0x174>
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004faa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fae:	b25b      	sxtb	r3, r3
 8004fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb4:	d103      	bne.n	8004fbe <xQueueGenericSend+0x18a>
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fbe:	f002 f925 	bl	800720c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fc2:	1d3a      	adds	r2, r7, #4
 8004fc4:	f107 0314 	add.w	r3, r7, #20
 8004fc8:	4611      	mov	r1, r2
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f001 f82e 	bl	800602c <xTaskCheckForTimeOut>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d124      	bne.n	8005020 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004fd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fd8:	f000 faa6 	bl	8005528 <prvIsQueueFull>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d018      	beq.n	8005014 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	3310      	adds	r3, #16
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	4611      	mov	r1, r2
 8004fea:	4618      	mov	r0, r3
 8004fec:	f000 ff52 	bl	8005e94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ff0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ff2:	f000 fa31 	bl	8005458 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ff6:	f000 fd7f 	bl	8005af8 <xTaskResumeAll>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f47f af7c 	bne.w	8004efa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005002:	4b0c      	ldr	r3, [pc, #48]	@ (8005034 <xQueueGenericSend+0x200>)
 8005004:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	f3bf 8f6f 	isb	sy
 8005012:	e772      	b.n	8004efa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005016:	f000 fa1f 	bl	8005458 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800501a:	f000 fd6d 	bl	8005af8 <xTaskResumeAll>
 800501e:	e76c      	b.n	8004efa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005020:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005022:	f000 fa19 	bl	8005458 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005026:	f000 fd67 	bl	8005af8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800502a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800502c:	4618      	mov	r0, r3
 800502e:	3738      	adds	r7, #56	@ 0x38
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	e000ed04 	.word	0xe000ed04

08005038 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b090      	sub	sp, #64	@ 0x40
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
 8005044:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800504a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10b      	bne.n	8005068 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005054:	f383 8811 	msr	BASEPRI, r3
 8005058:	f3bf 8f6f 	isb	sy
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005062:	bf00      	nop
 8005064:	bf00      	nop
 8005066:	e7fd      	b.n	8005064 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d103      	bne.n	8005076 <xQueueGenericSendFromISR+0x3e>
 800506e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <xQueueGenericSendFromISR+0x42>
 8005076:	2301      	movs	r3, #1
 8005078:	e000      	b.n	800507c <xQueueGenericSendFromISR+0x44>
 800507a:	2300      	movs	r3, #0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10b      	bne.n	8005098 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005092:	bf00      	nop
 8005094:	bf00      	nop
 8005096:	e7fd      	b.n	8005094 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d103      	bne.n	80050a6 <xQueueGenericSendFromISR+0x6e>
 800509e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <xQueueGenericSendFromISR+0x72>
 80050a6:	2301      	movs	r3, #1
 80050a8:	e000      	b.n	80050ac <xQueueGenericSendFromISR+0x74>
 80050aa:	2300      	movs	r3, #0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10b      	bne.n	80050c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80050b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	623b      	str	r3, [r7, #32]
}
 80050c2:	bf00      	nop
 80050c4:	bf00      	nop
 80050c6:	e7fd      	b.n	80050c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050c8:	f002 f94e 	bl	8007368 <vPortValidateInterruptPriority>
	__asm volatile
 80050cc:	f3ef 8211 	mrs	r2, BASEPRI
 80050d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d4:	f383 8811 	msr	BASEPRI, r3
 80050d8:	f3bf 8f6f 	isb	sy
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	61fa      	str	r2, [r7, #28]
 80050e2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80050e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d302      	bcc.n	80050fa <xQueueGenericSendFromISR+0xc2>
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d12f      	bne.n	800515a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005100:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005108:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	68b9      	ldr	r1, [r7, #8]
 800510e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005110:	f000 f912 	bl	8005338 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005114:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511c:	d112      	bne.n	8005144 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800511e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	2b00      	cmp	r3, #0
 8005124:	d016      	beq.n	8005154 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005128:	3324      	adds	r3, #36	@ 0x24
 800512a:	4618      	mov	r0, r3
 800512c:	f000 ff04 	bl	8005f38 <xTaskRemoveFromEventList>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00e      	beq.n	8005154 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00b      	beq.n	8005154 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	e007      	b.n	8005154 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005144:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005148:	3301      	adds	r3, #1
 800514a:	b2db      	uxtb	r3, r3
 800514c:	b25a      	sxtb	r2, r3
 800514e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005154:	2301      	movs	r3, #1
 8005156:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005158:	e001      	b.n	800515e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800515a:	2300      	movs	r3, #0
 800515c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800515e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005160:	617b      	str	r3, [r7, #20]
	__asm volatile
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f383 8811 	msr	BASEPRI, r3
}
 8005168:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800516a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800516c:	4618      	mov	r0, r3
 800516e:	3740      	adds	r7, #64	@ 0x40
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b08c      	sub	sp, #48	@ 0x30
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005180:	2300      	movs	r3, #0
 8005182:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10b      	bne.n	80051a6 <xQueueReceive+0x32>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	623b      	str	r3, [r7, #32]
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	e7fd      	b.n	80051a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d103      	bne.n	80051b4 <xQueueReceive+0x40>
 80051ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <xQueueReceive+0x44>
 80051b4:	2301      	movs	r3, #1
 80051b6:	e000      	b.n	80051ba <xQueueReceive+0x46>
 80051b8:	2300      	movs	r3, #0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10b      	bne.n	80051d6 <xQueueReceive+0x62>
	__asm volatile
 80051be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c2:	f383 8811 	msr	BASEPRI, r3
 80051c6:	f3bf 8f6f 	isb	sy
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	61fb      	str	r3, [r7, #28]
}
 80051d0:	bf00      	nop
 80051d2:	bf00      	nop
 80051d4:	e7fd      	b.n	80051d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051d6:	f001 f875 	bl	80062c4 <xTaskGetSchedulerState>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d102      	bne.n	80051e6 <xQueueReceive+0x72>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <xQueueReceive+0x76>
 80051e6:	2301      	movs	r3, #1
 80051e8:	e000      	b.n	80051ec <xQueueReceive+0x78>
 80051ea:	2300      	movs	r3, #0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10b      	bne.n	8005208 <xQueueReceive+0x94>
	__asm volatile
 80051f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	61bb      	str	r3, [r7, #24]
}
 8005202:	bf00      	nop
 8005204:	bf00      	nop
 8005206:	e7fd      	b.n	8005204 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005208:	f001 ffce 	bl	80071a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005210:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005214:	2b00      	cmp	r3, #0
 8005216:	d01f      	beq.n	8005258 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800521c:	f000 f8f6 	bl	800540c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	1e5a      	subs	r2, r3, #1
 8005224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005226:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00f      	beq.n	8005250 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005232:	3310      	adds	r3, #16
 8005234:	4618      	mov	r0, r3
 8005236:	f000 fe7f 	bl	8005f38 <xTaskRemoveFromEventList>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005240:	4b3c      	ldr	r3, [pc, #240]	@ (8005334 <xQueueReceive+0x1c0>)
 8005242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005250:	f001 ffdc 	bl	800720c <vPortExitCritical>
				return pdPASS;
 8005254:	2301      	movs	r3, #1
 8005256:	e069      	b.n	800532c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d103      	bne.n	8005266 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800525e:	f001 ffd5 	bl	800720c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005262:	2300      	movs	r3, #0
 8005264:	e062      	b.n	800532c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800526c:	f107 0310 	add.w	r3, r7, #16
 8005270:	4618      	mov	r0, r3
 8005272:	f000 fec5 	bl	8006000 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005276:	2301      	movs	r3, #1
 8005278:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800527a:	f001 ffc7 	bl	800720c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800527e:	f000 fc2d 	bl	8005adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005282:	f001 ff91 	bl	80071a8 <vPortEnterCritical>
 8005286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005288:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800528c:	b25b      	sxtb	r3, r3
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005292:	d103      	bne.n	800529c <xQueueReceive+0x128>
 8005294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005296:	2200      	movs	r2, #0
 8005298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800529c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a8:	d103      	bne.n	80052b2 <xQueueReceive+0x13e>
 80052aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052b2:	f001 ffab 	bl	800720c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052b6:	1d3a      	adds	r2, r7, #4
 80052b8:	f107 0310 	add.w	r3, r7, #16
 80052bc:	4611      	mov	r1, r2
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 feb4 	bl	800602c <xTaskCheckForTimeOut>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d123      	bne.n	8005312 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052cc:	f000 f916 	bl	80054fc <prvIsQueueEmpty>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d017      	beq.n	8005306 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d8:	3324      	adds	r3, #36	@ 0x24
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fdd8 	bl	8005e94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052e6:	f000 f8b7 	bl	8005458 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052ea:	f000 fc05 	bl	8005af8 <xTaskResumeAll>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d189      	bne.n	8005208 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80052f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005334 <xQueueReceive+0x1c0>)
 80052f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052fa:	601a      	str	r2, [r3, #0]
 80052fc:	f3bf 8f4f 	dsb	sy
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	e780      	b.n	8005208 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005308:	f000 f8a6 	bl	8005458 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800530c:	f000 fbf4 	bl	8005af8 <xTaskResumeAll>
 8005310:	e77a      	b.n	8005208 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005312:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005314:	f000 f8a0 	bl	8005458 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005318:	f000 fbee 	bl	8005af8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800531c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800531e:	f000 f8ed 	bl	80054fc <prvIsQueueEmpty>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	f43f af6f 	beq.w	8005208 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800532a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800532c:	4618      	mov	r0, r3
 800532e:	3730      	adds	r7, #48	@ 0x30
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	e000ed04 	.word	0xe000ed04

08005338 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b086      	sub	sp, #24
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005344:	2300      	movs	r3, #0
 8005346:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10d      	bne.n	8005372 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d14d      	bne.n	80053fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	4618      	mov	r0, r3
 8005364:	f000 ffcc 	bl	8006300 <xTaskPriorityDisinherit>
 8005368:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	609a      	str	r2, [r3, #8]
 8005370:	e043      	b.n	80053fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d119      	bne.n	80053ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6858      	ldr	r0, [r3, #4]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005380:	461a      	mov	r2, r3
 8005382:	68b9      	ldr	r1, [r7, #8]
 8005384:	f002 fe98 	bl	80080b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005390:	441a      	add	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d32b      	bcc.n	80053fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	605a      	str	r2, [r3, #4]
 80053aa:	e026      	b.n	80053fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	68d8      	ldr	r0, [r3, #12]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b4:	461a      	mov	r2, r3
 80053b6:	68b9      	ldr	r1, [r7, #8]
 80053b8:	f002 fe7e 	bl	80080b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c4:	425b      	negs	r3, r3
 80053c6:	441a      	add	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	68da      	ldr	r2, [r3, #12]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d207      	bcs.n	80053e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e0:	425b      	negs	r3, r3
 80053e2:	441a      	add	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d105      	bne.n	80053fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d002      	beq.n	80053fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	1c5a      	adds	r2, r3, #1
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005402:	697b      	ldr	r3, [r7, #20]
}
 8005404:	4618      	mov	r0, r3
 8005406:	3718      	adds	r7, #24
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541a:	2b00      	cmp	r3, #0
 800541c:	d018      	beq.n	8005450 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68da      	ldr	r2, [r3, #12]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005426:	441a      	add	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	429a      	cmp	r2, r3
 8005436:	d303      	bcc.n	8005440 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68d9      	ldr	r1, [r3, #12]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005448:	461a      	mov	r2, r3
 800544a:	6838      	ldr	r0, [r7, #0]
 800544c:	f002 fe34 	bl	80080b8 <memcpy>
	}
}
 8005450:	bf00      	nop
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005460:	f001 fea2 	bl	80071a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800546a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800546c:	e011      	b.n	8005492 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005472:	2b00      	cmp	r3, #0
 8005474:	d012      	beq.n	800549c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	3324      	adds	r3, #36	@ 0x24
 800547a:	4618      	mov	r0, r3
 800547c:	f000 fd5c 	bl	8005f38 <xTaskRemoveFromEventList>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005486:	f000 fe35 	bl	80060f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800548a:	7bfb      	ldrb	r3, [r7, #15]
 800548c:	3b01      	subs	r3, #1
 800548e:	b2db      	uxtb	r3, r3
 8005490:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005496:	2b00      	cmp	r3, #0
 8005498:	dce9      	bgt.n	800546e <prvUnlockQueue+0x16>
 800549a:	e000      	b.n	800549e <prvUnlockQueue+0x46>
					break;
 800549c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	22ff      	movs	r2, #255	@ 0xff
 80054a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80054a6:	f001 feb1 	bl	800720c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80054aa:	f001 fe7d 	bl	80071a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054b6:	e011      	b.n	80054dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d012      	beq.n	80054e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3310      	adds	r3, #16
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 fd37 	bl	8005f38 <xTaskRemoveFromEventList>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80054d0:	f000 fe10 	bl	80060f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80054d4:	7bbb      	ldrb	r3, [r7, #14]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	dce9      	bgt.n	80054b8 <prvUnlockQueue+0x60>
 80054e4:	e000      	b.n	80054e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80054e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	22ff      	movs	r2, #255	@ 0xff
 80054ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80054f0:	f001 fe8c 	bl	800720c <vPortExitCritical>
}
 80054f4:	bf00      	nop
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005504:	f001 fe50 	bl	80071a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550c:	2b00      	cmp	r3, #0
 800550e:	d102      	bne.n	8005516 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005510:	2301      	movs	r3, #1
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	e001      	b.n	800551a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005516:	2300      	movs	r3, #0
 8005518:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800551a:	f001 fe77 	bl	800720c <vPortExitCritical>

	return xReturn;
 800551e:	68fb      	ldr	r3, [r7, #12]
}
 8005520:	4618      	mov	r0, r3
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005530:	f001 fe3a 	bl	80071a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553c:	429a      	cmp	r2, r3
 800553e:	d102      	bne.n	8005546 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005540:	2301      	movs	r3, #1
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	e001      	b.n	800554a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005546:	2300      	movs	r3, #0
 8005548:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800554a:	f001 fe5f 	bl	800720c <vPortExitCritical>

	return xReturn;
 800554e:	68fb      	ldr	r3, [r7, #12]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]
 8005566:	e014      	b.n	8005592 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005568:	4a0f      	ldr	r2, [pc, #60]	@ (80055a8 <vQueueAddToRegistry+0x50>)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10b      	bne.n	800558c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005574:	490c      	ldr	r1, [pc, #48]	@ (80055a8 <vQueueAddToRegistry+0x50>)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	683a      	ldr	r2, [r7, #0]
 800557a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800557e:	4a0a      	ldr	r2, [pc, #40]	@ (80055a8 <vQueueAddToRegistry+0x50>)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	00db      	lsls	r3, r3, #3
 8005584:	4413      	add	r3, r2
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800558a:	e006      	b.n	800559a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3301      	adds	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b07      	cmp	r3, #7
 8005596:	d9e7      	bls.n	8005568 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005598:	bf00      	nop
 800559a:	bf00      	nop
 800559c:	3714      	adds	r7, #20
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	20000a04 	.word	0x20000a04

080055ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80055bc:	f001 fdf4 	bl	80071a8 <vPortEnterCritical>
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055c6:	b25b      	sxtb	r3, r3
 80055c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055cc:	d103      	bne.n	80055d6 <vQueueWaitForMessageRestricted+0x2a>
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055dc:	b25b      	sxtb	r3, r3
 80055de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e2:	d103      	bne.n	80055ec <vQueueWaitForMessageRestricted+0x40>
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055ec:	f001 fe0e 	bl	800720c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d106      	bne.n	8005606 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	3324      	adds	r3, #36	@ 0x24
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	68b9      	ldr	r1, [r7, #8]
 8005600:	4618      	mov	r0, r3
 8005602:	f000 fc6d 	bl	8005ee0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005606:	6978      	ldr	r0, [r7, #20]
 8005608:	f7ff ff26 	bl	8005458 <prvUnlockQueue>
	}
 800560c:	bf00      	nop
 800560e:	3718      	adds	r7, #24
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005614:	b580      	push	{r7, lr}
 8005616:	b08e      	sub	sp, #56	@ 0x38
 8005618:	af04      	add	r7, sp, #16
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
 8005620:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10b      	bne.n	8005640 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562c:	f383 8811 	msr	BASEPRI, r3
 8005630:	f3bf 8f6f 	isb	sy
 8005634:	f3bf 8f4f 	dsb	sy
 8005638:	623b      	str	r3, [r7, #32]
}
 800563a:	bf00      	nop
 800563c:	bf00      	nop
 800563e:	e7fd      	b.n	800563c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10b      	bne.n	800565e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800564a:	f383 8811 	msr	BASEPRI, r3
 800564e:	f3bf 8f6f 	isb	sy
 8005652:	f3bf 8f4f 	dsb	sy
 8005656:	61fb      	str	r3, [r7, #28]
}
 8005658:	bf00      	nop
 800565a:	bf00      	nop
 800565c:	e7fd      	b.n	800565a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800565e:	23a8      	movs	r3, #168	@ 0xa8
 8005660:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	2ba8      	cmp	r3, #168	@ 0xa8
 8005666:	d00b      	beq.n	8005680 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	61bb      	str	r3, [r7, #24]
}
 800567a:	bf00      	nop
 800567c:	bf00      	nop
 800567e:	e7fd      	b.n	800567c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005680:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005684:	2b00      	cmp	r3, #0
 8005686:	d01e      	beq.n	80056c6 <xTaskCreateStatic+0xb2>
 8005688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800568a:	2b00      	cmp	r3, #0
 800568c:	d01b      	beq.n	80056c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800568e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005696:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	2202      	movs	r2, #2
 800569c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80056a0:	2300      	movs	r3, #0
 80056a2:	9303      	str	r3, [sp, #12]
 80056a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a6:	9302      	str	r3, [sp, #8]
 80056a8:	f107 0314 	add.w	r3, r7, #20
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	68b9      	ldr	r1, [r7, #8]
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f000 f851 	bl	8005760 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80056c0:	f000 f8f6 	bl	80058b0 <prvAddNewTaskToReadyList>
 80056c4:	e001      	b.n	80056ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80056c6:	2300      	movs	r3, #0
 80056c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80056ca:	697b      	ldr	r3, [r7, #20]
	}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3728      	adds	r7, #40	@ 0x28
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b08c      	sub	sp, #48	@ 0x30
 80056d8:	af04      	add	r7, sp, #16
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	603b      	str	r3, [r7, #0]
 80056e0:	4613      	mov	r3, r2
 80056e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80056e4:	88fb      	ldrh	r3, [r7, #6]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4618      	mov	r0, r3
 80056ea:	f001 fe7f 	bl	80073ec <pvPortMalloc>
 80056ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00e      	beq.n	8005714 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80056f6:	20a8      	movs	r0, #168	@ 0xa8
 80056f8:	f001 fe78 	bl	80073ec <pvPortMalloc>
 80056fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d003      	beq.n	800570c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	631a      	str	r2, [r3, #48]	@ 0x30
 800570a:	e005      	b.n	8005718 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800570c:	6978      	ldr	r0, [r7, #20]
 800570e:	f001 ff3b 	bl	8007588 <vPortFree>
 8005712:	e001      	b.n	8005718 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005714:	2300      	movs	r3, #0
 8005716:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d017      	beq.n	800574e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005726:	88fa      	ldrh	r2, [r7, #6]
 8005728:	2300      	movs	r3, #0
 800572a:	9303      	str	r3, [sp, #12]
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	9302      	str	r3, [sp, #8]
 8005730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005732:	9301      	str	r3, [sp, #4]
 8005734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005736:	9300      	str	r3, [sp, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	68b9      	ldr	r1, [r7, #8]
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f000 f80f 	bl	8005760 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005742:	69f8      	ldr	r0, [r7, #28]
 8005744:	f000 f8b4 	bl	80058b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005748:	2301      	movs	r3, #1
 800574a:	61bb      	str	r3, [r7, #24]
 800574c:	e002      	b.n	8005754 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800574e:	f04f 33ff 	mov.w	r3, #4294967295
 8005752:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005754:	69bb      	ldr	r3, [r7, #24]
	}
 8005756:	4618      	mov	r0, r3
 8005758:	3720      	adds	r7, #32
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800576e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005770:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	461a      	mov	r2, r3
 8005778:	21a5      	movs	r1, #165	@ 0xa5
 800577a:	f002 fb92 	bl	8007ea2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800577e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005780:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005788:	3b01      	subs	r3, #1
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	f023 0307 	bic.w	r3, r3, #7
 8005796:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	f003 0307 	and.w	r3, r3, #7
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00b      	beq.n	80057ba <prvInitialiseNewTask+0x5a>
	__asm volatile
 80057a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a6:	f383 8811 	msr	BASEPRI, r3
 80057aa:	f3bf 8f6f 	isb	sy
 80057ae:	f3bf 8f4f 	dsb	sy
 80057b2:	617b      	str	r3, [r7, #20]
}
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop
 80057b8:	e7fd      	b.n	80057b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01f      	beq.n	8005800 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057c0:	2300      	movs	r3, #0
 80057c2:	61fb      	str	r3, [r7, #28]
 80057c4:	e012      	b.n	80057ec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	4413      	add	r3, r2
 80057cc:	7819      	ldrb	r1, [r3, #0]
 80057ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	4413      	add	r3, r2
 80057d4:	3334      	adds	r3, #52	@ 0x34
 80057d6:	460a      	mov	r2, r1
 80057d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	4413      	add	r3, r2
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d006      	beq.n	80057f4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	3301      	adds	r3, #1
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	2b0f      	cmp	r3, #15
 80057f0:	d9e9      	bls.n	80057c6 <prvInitialiseNewTask+0x66>
 80057f2:	e000      	b.n	80057f6 <prvInitialiseNewTask+0x96>
			{
				break;
 80057f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057fe:	e003      	b.n	8005808 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005802:	2200      	movs	r2, #0
 8005804:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580a:	2b37      	cmp	r3, #55	@ 0x37
 800580c:	d901      	bls.n	8005812 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800580e:	2337      	movs	r3, #55	@ 0x37
 8005810:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005814:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005816:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800581c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	2200      	movs	r2, #0
 8005822:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	3304      	adds	r3, #4
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff f965 	bl	8004af8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800582e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005830:	3318      	adds	r3, #24
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff f960 	bl	8004af8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800583c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800583e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005840:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005846:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800584c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800584e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005850:	2200      	movs	r2, #0
 8005852:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	2200      	movs	r2, #0
 800585a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	3354      	adds	r3, #84	@ 0x54
 8005862:	224c      	movs	r2, #76	@ 0x4c
 8005864:	2100      	movs	r1, #0
 8005866:	4618      	mov	r0, r3
 8005868:	f002 fb1b 	bl	8007ea2 <memset>
 800586c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586e:	4a0d      	ldr	r2, [pc, #52]	@ (80058a4 <prvInitialiseNewTask+0x144>)
 8005870:	659a      	str	r2, [r3, #88]	@ 0x58
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	4a0c      	ldr	r2, [pc, #48]	@ (80058a8 <prvInitialiseNewTask+0x148>)
 8005876:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587a:	4a0c      	ldr	r2, [pc, #48]	@ (80058ac <prvInitialiseNewTask+0x14c>)
 800587c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	68f9      	ldr	r1, [r7, #12]
 8005882:	69b8      	ldr	r0, [r7, #24]
 8005884:	f001 fb62 	bl	8006f4c <pxPortInitialiseStack>
 8005888:	4602      	mov	r2, r0
 800588a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800588e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005898:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800589a:	bf00      	nop
 800589c:	3720      	adds	r7, #32
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	20004ca0 	.word	0x20004ca0
 80058a8:	20004d08 	.word	0x20004d08
 80058ac:	20004d70 	.word	0x20004d70

080058b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80058b8:	f001 fc76 	bl	80071a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80058bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005974 <prvAddNewTaskToReadyList+0xc4>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3301      	adds	r3, #1
 80058c2:	4a2c      	ldr	r2, [pc, #176]	@ (8005974 <prvAddNewTaskToReadyList+0xc4>)
 80058c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80058c6:	4b2c      	ldr	r3, [pc, #176]	@ (8005978 <prvAddNewTaskToReadyList+0xc8>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d109      	bne.n	80058e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80058ce:	4a2a      	ldr	r2, [pc, #168]	@ (8005978 <prvAddNewTaskToReadyList+0xc8>)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80058d4:	4b27      	ldr	r3, [pc, #156]	@ (8005974 <prvAddNewTaskToReadyList+0xc4>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d110      	bne.n	80058fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80058dc:	f000 fc2e 	bl	800613c <prvInitialiseTaskLists>
 80058e0:	e00d      	b.n	80058fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80058e2:	4b26      	ldr	r3, [pc, #152]	@ (800597c <prvAddNewTaskToReadyList+0xcc>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d109      	bne.n	80058fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80058ea:	4b23      	ldr	r3, [pc, #140]	@ (8005978 <prvAddNewTaskToReadyList+0xc8>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d802      	bhi.n	80058fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80058f8:	4a1f      	ldr	r2, [pc, #124]	@ (8005978 <prvAddNewTaskToReadyList+0xc8>)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80058fe:	4b20      	ldr	r3, [pc, #128]	@ (8005980 <prvAddNewTaskToReadyList+0xd0>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3301      	adds	r3, #1
 8005904:	4a1e      	ldr	r2, [pc, #120]	@ (8005980 <prvAddNewTaskToReadyList+0xd0>)
 8005906:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005908:	4b1d      	ldr	r3, [pc, #116]	@ (8005980 <prvAddNewTaskToReadyList+0xd0>)
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005914:	4b1b      	ldr	r3, [pc, #108]	@ (8005984 <prvAddNewTaskToReadyList+0xd4>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d903      	bls.n	8005924 <prvAddNewTaskToReadyList+0x74>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005920:	4a18      	ldr	r2, [pc, #96]	@ (8005984 <prvAddNewTaskToReadyList+0xd4>)
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005928:	4613      	mov	r3, r2
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	4413      	add	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	4a15      	ldr	r2, [pc, #84]	@ (8005988 <prvAddNewTaskToReadyList+0xd8>)
 8005932:	441a      	add	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	3304      	adds	r3, #4
 8005938:	4619      	mov	r1, r3
 800593a:	4610      	mov	r0, r2
 800593c:	f7ff f8e9 	bl	8004b12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005940:	f001 fc64 	bl	800720c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005944:	4b0d      	ldr	r3, [pc, #52]	@ (800597c <prvAddNewTaskToReadyList+0xcc>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00e      	beq.n	800596a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800594c:	4b0a      	ldr	r3, [pc, #40]	@ (8005978 <prvAddNewTaskToReadyList+0xc8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005956:	429a      	cmp	r2, r3
 8005958:	d207      	bcs.n	800596a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800595a:	4b0c      	ldr	r3, [pc, #48]	@ (800598c <prvAddNewTaskToReadyList+0xdc>)
 800595c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005960:	601a      	str	r2, [r3, #0]
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800596a:	bf00      	nop
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	20000f18 	.word	0x20000f18
 8005978:	20000a44 	.word	0x20000a44
 800597c:	20000f24 	.word	0x20000f24
 8005980:	20000f34 	.word	0x20000f34
 8005984:	20000f20 	.word	0x20000f20
 8005988:	20000a48 	.word	0x20000a48
 800598c:	e000ed04 	.word	0xe000ed04

08005990 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d018      	beq.n	80059d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80059a2:	4b14      	ldr	r3, [pc, #80]	@ (80059f4 <vTaskDelay+0x64>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00b      	beq.n	80059c2 <vTaskDelay+0x32>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	60bb      	str	r3, [r7, #8]
}
 80059bc:	bf00      	nop
 80059be:	bf00      	nop
 80059c0:	e7fd      	b.n	80059be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80059c2:	f000 f88b 	bl	8005adc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80059c6:	2100      	movs	r1, #0
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 ff11 	bl	80067f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80059ce:	f000 f893 	bl	8005af8 <xTaskResumeAll>
 80059d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d107      	bne.n	80059ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80059da:	4b07      	ldr	r3, [pc, #28]	@ (80059f8 <vTaskDelay+0x68>)
 80059dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	f3bf 8f4f 	dsb	sy
 80059e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059ea:	bf00      	nop
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	20000f40 	.word	0x20000f40
 80059f8:	e000ed04 	.word	0xe000ed04

080059fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08a      	sub	sp, #40	@ 0x28
 8005a00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005a02:	2300      	movs	r3, #0
 8005a04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005a06:	2300      	movs	r3, #0
 8005a08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005a0a:	463a      	mov	r2, r7
 8005a0c:	1d39      	adds	r1, r7, #4
 8005a0e:	f107 0308 	add.w	r3, r7, #8
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7ff f81c 	bl	8004a50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005a18:	6839      	ldr	r1, [r7, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	9202      	str	r2, [sp, #8]
 8005a20:	9301      	str	r3, [sp, #4]
 8005a22:	2300      	movs	r3, #0
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	2300      	movs	r3, #0
 8005a28:	460a      	mov	r2, r1
 8005a2a:	4924      	ldr	r1, [pc, #144]	@ (8005abc <vTaskStartScheduler+0xc0>)
 8005a2c:	4824      	ldr	r0, [pc, #144]	@ (8005ac0 <vTaskStartScheduler+0xc4>)
 8005a2e:	f7ff fdf1 	bl	8005614 <xTaskCreateStatic>
 8005a32:	4603      	mov	r3, r0
 8005a34:	4a23      	ldr	r2, [pc, #140]	@ (8005ac4 <vTaskStartScheduler+0xc8>)
 8005a36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005a38:	4b22      	ldr	r3, [pc, #136]	@ (8005ac4 <vTaskStartScheduler+0xc8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d002      	beq.n	8005a46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005a40:	2301      	movs	r3, #1
 8005a42:	617b      	str	r3, [r7, #20]
 8005a44:	e001      	b.n	8005a4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005a46:	2300      	movs	r3, #0
 8005a48:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d102      	bne.n	8005a56 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005a50:	f000 ff22 	bl	8006898 <xTimerCreateTimerTask>
 8005a54:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d11b      	bne.n	8005a94 <vTaskStartScheduler+0x98>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	613b      	str	r3, [r7, #16]
}
 8005a6e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a70:	4b15      	ldr	r3, [pc, #84]	@ (8005ac8 <vTaskStartScheduler+0xcc>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	3354      	adds	r3, #84	@ 0x54
 8005a76:	4a15      	ldr	r2, [pc, #84]	@ (8005acc <vTaskStartScheduler+0xd0>)
 8005a78:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005a7a:	4b15      	ldr	r3, [pc, #84]	@ (8005ad0 <vTaskStartScheduler+0xd4>)
 8005a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a80:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005a82:	4b14      	ldr	r3, [pc, #80]	@ (8005ad4 <vTaskStartScheduler+0xd8>)
 8005a84:	2201      	movs	r2, #1
 8005a86:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a88:	4b13      	ldr	r3, [pc, #76]	@ (8005ad8 <vTaskStartScheduler+0xdc>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a8e:	f001 fae7 	bl	8007060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a92:	e00f      	b.n	8005ab4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9a:	d10b      	bne.n	8005ab4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa0:	f383 8811 	msr	BASEPRI, r3
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	60fb      	str	r3, [r7, #12]
}
 8005aae:	bf00      	nop
 8005ab0:	bf00      	nop
 8005ab2:	e7fd      	b.n	8005ab0 <vTaskStartScheduler+0xb4>
}
 8005ab4:	bf00      	nop
 8005ab6:	3718      	adds	r7, #24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	08008c54 	.word	0x08008c54
 8005ac0:	0800610d 	.word	0x0800610d
 8005ac4:	20000f3c 	.word	0x20000f3c
 8005ac8:	20000a44 	.word	0x20000a44
 8005acc:	20000030 	.word	0x20000030
 8005ad0:	20000f38 	.word	0x20000f38
 8005ad4:	20000f24 	.word	0x20000f24
 8005ad8:	20000f1c 	.word	0x20000f1c

08005adc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005adc:	b480      	push	{r7}
 8005ade:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005ae0:	4b04      	ldr	r3, [pc, #16]	@ (8005af4 <vTaskSuspendAll+0x18>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	4a03      	ldr	r2, [pc, #12]	@ (8005af4 <vTaskSuspendAll+0x18>)
 8005ae8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005aea:	bf00      	nop
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr
 8005af4:	20000f40 	.word	0x20000f40

08005af8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005afe:	2300      	movs	r3, #0
 8005b00:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005b02:	2300      	movs	r3, #0
 8005b04:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005b06:	4b42      	ldr	r3, [pc, #264]	@ (8005c10 <xTaskResumeAll+0x118>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10b      	bne.n	8005b26 <xTaskResumeAll+0x2e>
	__asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	603b      	str	r3, [r7, #0]
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	e7fd      	b.n	8005b22 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005b26:	f001 fb3f 	bl	80071a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005b2a:	4b39      	ldr	r3, [pc, #228]	@ (8005c10 <xTaskResumeAll+0x118>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	4a37      	ldr	r2, [pc, #220]	@ (8005c10 <xTaskResumeAll+0x118>)
 8005b32:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b34:	4b36      	ldr	r3, [pc, #216]	@ (8005c10 <xTaskResumeAll+0x118>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d162      	bne.n	8005c02 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005b3c:	4b35      	ldr	r3, [pc, #212]	@ (8005c14 <xTaskResumeAll+0x11c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d05e      	beq.n	8005c02 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b44:	e02f      	b.n	8005ba6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b46:	4b34      	ldr	r3, [pc, #208]	@ (8005c18 <xTaskResumeAll+0x120>)
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	3318      	adds	r3, #24
 8005b52:	4618      	mov	r0, r3
 8005b54:	f7ff f83a 	bl	8004bcc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7ff f835 	bl	8004bcc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b66:	4b2d      	ldr	r3, [pc, #180]	@ (8005c1c <xTaskResumeAll+0x124>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d903      	bls.n	8005b76 <xTaskResumeAll+0x7e>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b72:	4a2a      	ldr	r2, [pc, #168]	@ (8005c1c <xTaskResumeAll+0x124>)
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4a27      	ldr	r2, [pc, #156]	@ (8005c20 <xTaskResumeAll+0x128>)
 8005b84:	441a      	add	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	f7fe ffc0 	bl	8004b12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b96:	4b23      	ldr	r3, [pc, #140]	@ (8005c24 <xTaskResumeAll+0x12c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d302      	bcc.n	8005ba6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005ba0:	4b21      	ldr	r3, [pc, #132]	@ (8005c28 <xTaskResumeAll+0x130>)
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8005c18 <xTaskResumeAll+0x120>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1cb      	bne.n	8005b46 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005bb4:	f000 fb66 	bl	8006284 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8005c2c <xTaskResumeAll+0x134>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d010      	beq.n	8005be6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005bc4:	f000 f846 	bl	8005c54 <xTaskIncrementTick>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005bce:	4b16      	ldr	r3, [pc, #88]	@ (8005c28 <xTaskResumeAll+0x130>)
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1f1      	bne.n	8005bc4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005be0:	4b12      	ldr	r3, [pc, #72]	@ (8005c2c <xTaskResumeAll+0x134>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005be6:	4b10      	ldr	r3, [pc, #64]	@ (8005c28 <xTaskResumeAll+0x130>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d009      	beq.n	8005c02 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8005c30 <xTaskResumeAll+0x138>)
 8005bf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bf8:	601a      	str	r2, [r3, #0]
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c02:	f001 fb03 	bl	800720c <vPortExitCritical>

	return xAlreadyYielded;
 8005c06:	68bb      	ldr	r3, [r7, #8]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	20000f40 	.word	0x20000f40
 8005c14:	20000f18 	.word	0x20000f18
 8005c18:	20000ed8 	.word	0x20000ed8
 8005c1c:	20000f20 	.word	0x20000f20
 8005c20:	20000a48 	.word	0x20000a48
 8005c24:	20000a44 	.word	0x20000a44
 8005c28:	20000f2c 	.word	0x20000f2c
 8005c2c:	20000f28 	.word	0x20000f28
 8005c30:	e000ed04 	.word	0xe000ed04

08005c34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005c3a:	4b05      	ldr	r3, [pc, #20]	@ (8005c50 <xTaskGetTickCount+0x1c>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005c40:	687b      	ldr	r3, [r7, #4]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000f1c 	.word	0x20000f1c

08005c54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c5e:	4b4f      	ldr	r3, [pc, #316]	@ (8005d9c <xTaskIncrementTick+0x148>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f040 8090 	bne.w	8005d88 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005c68:	4b4d      	ldr	r3, [pc, #308]	@ (8005da0 <xTaskIncrementTick+0x14c>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005c70:	4a4b      	ldr	r2, [pc, #300]	@ (8005da0 <xTaskIncrementTick+0x14c>)
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d121      	bne.n	8005cc0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005c7c:	4b49      	ldr	r3, [pc, #292]	@ (8005da4 <xTaskIncrementTick+0x150>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00b      	beq.n	8005c9e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	603b      	str	r3, [r7, #0]
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	e7fd      	b.n	8005c9a <xTaskIncrementTick+0x46>
 8005c9e:	4b41      	ldr	r3, [pc, #260]	@ (8005da4 <xTaskIncrementTick+0x150>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	4b40      	ldr	r3, [pc, #256]	@ (8005da8 <xTaskIncrementTick+0x154>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a3e      	ldr	r2, [pc, #248]	@ (8005da4 <xTaskIncrementTick+0x150>)
 8005caa:	6013      	str	r3, [r2, #0]
 8005cac:	4a3e      	ldr	r2, [pc, #248]	@ (8005da8 <xTaskIncrementTick+0x154>)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6013      	str	r3, [r2, #0]
 8005cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8005dac <xTaskIncrementTick+0x158>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	4a3c      	ldr	r2, [pc, #240]	@ (8005dac <xTaskIncrementTick+0x158>)
 8005cba:	6013      	str	r3, [r2, #0]
 8005cbc:	f000 fae2 	bl	8006284 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005cc0:	4b3b      	ldr	r3, [pc, #236]	@ (8005db0 <xTaskIncrementTick+0x15c>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d349      	bcc.n	8005d5e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cca:	4b36      	ldr	r3, [pc, #216]	@ (8005da4 <xTaskIncrementTick+0x150>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d104      	bne.n	8005cde <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cd4:	4b36      	ldr	r3, [pc, #216]	@ (8005db0 <xTaskIncrementTick+0x15c>)
 8005cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cda:	601a      	str	r2, [r3, #0]
					break;
 8005cdc:	e03f      	b.n	8005d5e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cde:	4b31      	ldr	r3, [pc, #196]	@ (8005da4 <xTaskIncrementTick+0x150>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d203      	bcs.n	8005cfe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005cf6:	4a2e      	ldr	r2, [pc, #184]	@ (8005db0 <xTaskIncrementTick+0x15c>)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005cfc:	e02f      	b.n	8005d5e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	3304      	adds	r3, #4
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fe ff62 	bl	8004bcc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d004      	beq.n	8005d1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	3318      	adds	r3, #24
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7fe ff59 	bl	8004bcc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d1e:	4b25      	ldr	r3, [pc, #148]	@ (8005db4 <xTaskIncrementTick+0x160>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d903      	bls.n	8005d2e <xTaskIncrementTick+0xda>
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2a:	4a22      	ldr	r2, [pc, #136]	@ (8005db4 <xTaskIncrementTick+0x160>)
 8005d2c:	6013      	str	r3, [r2, #0]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d32:	4613      	mov	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4413      	add	r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8005db8 <xTaskIncrementTick+0x164>)
 8005d3c:	441a      	add	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	3304      	adds	r3, #4
 8005d42:	4619      	mov	r1, r3
 8005d44:	4610      	mov	r0, r2
 8005d46:	f7fe fee4 	bl	8004b12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8005dbc <xTaskIncrementTick+0x168>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d3b8      	bcc.n	8005cca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d5c:	e7b5      	b.n	8005cca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005d5e:	4b17      	ldr	r3, [pc, #92]	@ (8005dbc <xTaskIncrementTick+0x168>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d64:	4914      	ldr	r1, [pc, #80]	@ (8005db8 <xTaskIncrementTick+0x164>)
 8005d66:	4613      	mov	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	440b      	add	r3, r1
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d901      	bls.n	8005d7a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005d76:	2301      	movs	r3, #1
 8005d78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005d7a:	4b11      	ldr	r3, [pc, #68]	@ (8005dc0 <xTaskIncrementTick+0x16c>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d007      	beq.n	8005d92 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005d82:	2301      	movs	r3, #1
 8005d84:	617b      	str	r3, [r7, #20]
 8005d86:	e004      	b.n	8005d92 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005d88:	4b0e      	ldr	r3, [pc, #56]	@ (8005dc4 <xTaskIncrementTick+0x170>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	4a0d      	ldr	r2, [pc, #52]	@ (8005dc4 <xTaskIncrementTick+0x170>)
 8005d90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005d92:	697b      	ldr	r3, [r7, #20]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3718      	adds	r7, #24
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	20000f40 	.word	0x20000f40
 8005da0:	20000f1c 	.word	0x20000f1c
 8005da4:	20000ed0 	.word	0x20000ed0
 8005da8:	20000ed4 	.word	0x20000ed4
 8005dac:	20000f30 	.word	0x20000f30
 8005db0:	20000f38 	.word	0x20000f38
 8005db4:	20000f20 	.word	0x20000f20
 8005db8:	20000a48 	.word	0x20000a48
 8005dbc:	20000a44 	.word	0x20000a44
 8005dc0:	20000f2c 	.word	0x20000f2c
 8005dc4:	20000f28 	.word	0x20000f28

08005dc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005dce:	4b2b      	ldr	r3, [pc, #172]	@ (8005e7c <vTaskSwitchContext+0xb4>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8005e80 <vTaskSwitchContext+0xb8>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005ddc:	e047      	b.n	8005e6e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005dde:	4b28      	ldr	r3, [pc, #160]	@ (8005e80 <vTaskSwitchContext+0xb8>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005de4:	4b27      	ldr	r3, [pc, #156]	@ (8005e84 <vTaskSwitchContext+0xbc>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	60fb      	str	r3, [r7, #12]
 8005dea:	e011      	b.n	8005e10 <vTaskSwitchContext+0x48>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10b      	bne.n	8005e0a <vTaskSwitchContext+0x42>
	__asm volatile
 8005df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df6:	f383 8811 	msr	BASEPRI, r3
 8005dfa:	f3bf 8f6f 	isb	sy
 8005dfe:	f3bf 8f4f 	dsb	sy
 8005e02:	607b      	str	r3, [r7, #4]
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop
 8005e08:	e7fd      	b.n	8005e06 <vTaskSwitchContext+0x3e>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	491d      	ldr	r1, [pc, #116]	@ (8005e88 <vTaskSwitchContext+0xc0>)
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	4613      	mov	r3, r2
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	4413      	add	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	440b      	add	r3, r1
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0e3      	beq.n	8005dec <vTaskSwitchContext+0x24>
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4613      	mov	r3, r2
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	4413      	add	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4a16      	ldr	r2, [pc, #88]	@ (8005e88 <vTaskSwitchContext+0xc0>)
 8005e30:	4413      	add	r3, r2
 8005e32:	60bb      	str	r3, [r7, #8]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	605a      	str	r2, [r3, #4]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	685a      	ldr	r2, [r3, #4]
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	3308      	adds	r3, #8
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d104      	bne.n	8005e54 <vTaskSwitchContext+0x8c>
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	605a      	str	r2, [r3, #4]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005e8c <vTaskSwitchContext+0xc4>)
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	4a09      	ldr	r2, [pc, #36]	@ (8005e84 <vTaskSwitchContext+0xbc>)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005e64:	4b09      	ldr	r3, [pc, #36]	@ (8005e8c <vTaskSwitchContext+0xc4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	3354      	adds	r3, #84	@ 0x54
 8005e6a:	4a09      	ldr	r2, [pc, #36]	@ (8005e90 <vTaskSwitchContext+0xc8>)
 8005e6c:	6013      	str	r3, [r2, #0]
}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	20000f40 	.word	0x20000f40
 8005e80:	20000f2c 	.word	0x20000f2c
 8005e84:	20000f20 	.word	0x20000f20
 8005e88:	20000a48 	.word	0x20000a48
 8005e8c:	20000a44 	.word	0x20000a44
 8005e90:	20000030 	.word	0x20000030

08005e94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d10b      	bne.n	8005ebc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea8:	f383 8811 	msr	BASEPRI, r3
 8005eac:	f3bf 8f6f 	isb	sy
 8005eb0:	f3bf 8f4f 	dsb	sy
 8005eb4:	60fb      	str	r3, [r7, #12]
}
 8005eb6:	bf00      	nop
 8005eb8:	bf00      	nop
 8005eba:	e7fd      	b.n	8005eb8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ebc:	4b07      	ldr	r3, [pc, #28]	@ (8005edc <vTaskPlaceOnEventList+0x48>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3318      	adds	r3, #24
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f7fe fe48 	bl	8004b5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005eca:	2101      	movs	r1, #1
 8005ecc:	6838      	ldr	r0, [r7, #0]
 8005ece:	f000 fc8f 	bl	80067f0 <prvAddCurrentTaskToDelayedList>
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	20000a44 	.word	0x20000a44

08005ee0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b086      	sub	sp, #24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10b      	bne.n	8005f0a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef6:	f383 8811 	msr	BASEPRI, r3
 8005efa:	f3bf 8f6f 	isb	sy
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	617b      	str	r3, [r7, #20]
}
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop
 8005f08:	e7fd      	b.n	8005f06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f34 <vTaskPlaceOnEventListRestricted+0x54>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3318      	adds	r3, #24
 8005f10:	4619      	mov	r1, r3
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f7fe fdfd 	bl	8004b12 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d002      	beq.n	8005f24 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005f24:	6879      	ldr	r1, [r7, #4]
 8005f26:	68b8      	ldr	r0, [r7, #8]
 8005f28:	f000 fc62 	bl	80067f0 <prvAddCurrentTaskToDelayedList>
	}
 8005f2c:	bf00      	nop
 8005f2e:	3718      	adds	r7, #24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	20000a44 	.word	0x20000a44

08005f38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b086      	sub	sp, #24
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10b      	bne.n	8005f66 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	60fb      	str	r3, [r7, #12]
}
 8005f60:	bf00      	nop
 8005f62:	bf00      	nop
 8005f64:	e7fd      	b.n	8005f62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	3318      	adds	r3, #24
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fe fe2e 	bl	8004bcc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f70:	4b1d      	ldr	r3, [pc, #116]	@ (8005fe8 <xTaskRemoveFromEventList+0xb0>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d11d      	bne.n	8005fb4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7fe fe25 	bl	8004bcc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f86:	4b19      	ldr	r3, [pc, #100]	@ (8005fec <xTaskRemoveFromEventList+0xb4>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d903      	bls.n	8005f96 <xTaskRemoveFromEventList+0x5e>
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f92:	4a16      	ldr	r2, [pc, #88]	@ (8005fec <xTaskRemoveFromEventList+0xb4>)
 8005f94:	6013      	str	r3, [r2, #0]
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	4413      	add	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4a13      	ldr	r2, [pc, #76]	@ (8005ff0 <xTaskRemoveFromEventList+0xb8>)
 8005fa4:	441a      	add	r2, r3
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	3304      	adds	r3, #4
 8005faa:	4619      	mov	r1, r3
 8005fac:	4610      	mov	r0, r2
 8005fae:	f7fe fdb0 	bl	8004b12 <vListInsertEnd>
 8005fb2:	e005      	b.n	8005fc0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	3318      	adds	r3, #24
 8005fb8:	4619      	mov	r1, r3
 8005fba:	480e      	ldr	r0, [pc, #56]	@ (8005ff4 <xTaskRemoveFromEventList+0xbc>)
 8005fbc:	f7fe fda9 	bl	8004b12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ff8 <xTaskRemoveFromEventList+0xc0>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d905      	bls.n	8005fda <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005ffc <xTaskRemoveFromEventList+0xc4>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	e001      	b.n	8005fde <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005fde:	697b      	ldr	r3, [r7, #20]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	20000f40 	.word	0x20000f40
 8005fec:	20000f20 	.word	0x20000f20
 8005ff0:	20000a48 	.word	0x20000a48
 8005ff4:	20000ed8 	.word	0x20000ed8
 8005ff8:	20000a44 	.word	0x20000a44
 8005ffc:	20000f2c 	.word	0x20000f2c

08006000 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006008:	4b06      	ldr	r3, [pc, #24]	@ (8006024 <vTaskInternalSetTimeOutState+0x24>)
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006010:	4b05      	ldr	r3, [pc, #20]	@ (8006028 <vTaskInternalSetTimeOutState+0x28>)
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	605a      	str	r2, [r3, #4]
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr
 8006024:	20000f30 	.word	0x20000f30
 8006028:	20000f1c 	.word	0x20000f1c

0800602c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10b      	bne.n	8006054 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800603c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006040:	f383 8811 	msr	BASEPRI, r3
 8006044:	f3bf 8f6f 	isb	sy
 8006048:	f3bf 8f4f 	dsb	sy
 800604c:	613b      	str	r3, [r7, #16]
}
 800604e:	bf00      	nop
 8006050:	bf00      	nop
 8006052:	e7fd      	b.n	8006050 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10b      	bne.n	8006072 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800605a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605e:	f383 8811 	msr	BASEPRI, r3
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	f3bf 8f4f 	dsb	sy
 800606a:	60fb      	str	r3, [r7, #12]
}
 800606c:	bf00      	nop
 800606e:	bf00      	nop
 8006070:	e7fd      	b.n	800606e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006072:	f001 f899 	bl	80071a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006076:	4b1d      	ldr	r3, [pc, #116]	@ (80060ec <xTaskCheckForTimeOut+0xc0>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608e:	d102      	bne.n	8006096 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006090:	2300      	movs	r3, #0
 8006092:	61fb      	str	r3, [r7, #28]
 8006094:	e023      	b.n	80060de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	4b15      	ldr	r3, [pc, #84]	@ (80060f0 <xTaskCheckForTimeOut+0xc4>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d007      	beq.n	80060b2 <xTaskCheckForTimeOut+0x86>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	69ba      	ldr	r2, [r7, #24]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d302      	bcc.n	80060b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80060ac:	2301      	movs	r3, #1
 80060ae:	61fb      	str	r3, [r7, #28]
 80060b0:	e015      	b.n	80060de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d20b      	bcs.n	80060d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	1ad2      	subs	r2, r2, r3
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff ff99 	bl	8006000 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80060ce:	2300      	movs	r3, #0
 80060d0:	61fb      	str	r3, [r7, #28]
 80060d2:	e004      	b.n	80060de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	2200      	movs	r2, #0
 80060d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80060da:	2301      	movs	r3, #1
 80060dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80060de:	f001 f895 	bl	800720c <vPortExitCritical>

	return xReturn;
 80060e2:	69fb      	ldr	r3, [r7, #28]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3720      	adds	r7, #32
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	20000f1c 	.word	0x20000f1c
 80060f0:	20000f30 	.word	0x20000f30

080060f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80060f8:	4b03      	ldr	r3, [pc, #12]	@ (8006108 <vTaskMissedYield+0x14>)
 80060fa:	2201      	movs	r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
}
 80060fe:	bf00      	nop
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	20000f2c 	.word	0x20000f2c

0800610c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006114:	f000 f852 	bl	80061bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006118:	4b06      	ldr	r3, [pc, #24]	@ (8006134 <prvIdleTask+0x28>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d9f9      	bls.n	8006114 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006120:	4b05      	ldr	r3, [pc, #20]	@ (8006138 <prvIdleTask+0x2c>)
 8006122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006130:	e7f0      	b.n	8006114 <prvIdleTask+0x8>
 8006132:	bf00      	nop
 8006134:	20000a48 	.word	0x20000a48
 8006138:	e000ed04 	.word	0xe000ed04

0800613c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006142:	2300      	movs	r3, #0
 8006144:	607b      	str	r3, [r7, #4]
 8006146:	e00c      	b.n	8006162 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	4613      	mov	r3, r2
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	4413      	add	r3, r2
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	4a12      	ldr	r2, [pc, #72]	@ (800619c <prvInitialiseTaskLists+0x60>)
 8006154:	4413      	add	r3, r2
 8006156:	4618      	mov	r0, r3
 8006158:	f7fe fcae 	bl	8004ab8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3301      	adds	r3, #1
 8006160:	607b      	str	r3, [r7, #4]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b37      	cmp	r3, #55	@ 0x37
 8006166:	d9ef      	bls.n	8006148 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006168:	480d      	ldr	r0, [pc, #52]	@ (80061a0 <prvInitialiseTaskLists+0x64>)
 800616a:	f7fe fca5 	bl	8004ab8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800616e:	480d      	ldr	r0, [pc, #52]	@ (80061a4 <prvInitialiseTaskLists+0x68>)
 8006170:	f7fe fca2 	bl	8004ab8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006174:	480c      	ldr	r0, [pc, #48]	@ (80061a8 <prvInitialiseTaskLists+0x6c>)
 8006176:	f7fe fc9f 	bl	8004ab8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800617a:	480c      	ldr	r0, [pc, #48]	@ (80061ac <prvInitialiseTaskLists+0x70>)
 800617c:	f7fe fc9c 	bl	8004ab8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006180:	480b      	ldr	r0, [pc, #44]	@ (80061b0 <prvInitialiseTaskLists+0x74>)
 8006182:	f7fe fc99 	bl	8004ab8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006186:	4b0b      	ldr	r3, [pc, #44]	@ (80061b4 <prvInitialiseTaskLists+0x78>)
 8006188:	4a05      	ldr	r2, [pc, #20]	@ (80061a0 <prvInitialiseTaskLists+0x64>)
 800618a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800618c:	4b0a      	ldr	r3, [pc, #40]	@ (80061b8 <prvInitialiseTaskLists+0x7c>)
 800618e:	4a05      	ldr	r2, [pc, #20]	@ (80061a4 <prvInitialiseTaskLists+0x68>)
 8006190:	601a      	str	r2, [r3, #0]
}
 8006192:	bf00      	nop
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	20000a48 	.word	0x20000a48
 80061a0:	20000ea8 	.word	0x20000ea8
 80061a4:	20000ebc 	.word	0x20000ebc
 80061a8:	20000ed8 	.word	0x20000ed8
 80061ac:	20000eec 	.word	0x20000eec
 80061b0:	20000f04 	.word	0x20000f04
 80061b4:	20000ed0 	.word	0x20000ed0
 80061b8:	20000ed4 	.word	0x20000ed4

080061bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061c2:	e019      	b.n	80061f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80061c4:	f000 fff0 	bl	80071a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061c8:	4b10      	ldr	r3, [pc, #64]	@ (800620c <prvCheckTasksWaitingTermination+0x50>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3304      	adds	r3, #4
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7fe fcf9 	bl	8004bcc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80061da:	4b0d      	ldr	r3, [pc, #52]	@ (8006210 <prvCheckTasksWaitingTermination+0x54>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	3b01      	subs	r3, #1
 80061e0:	4a0b      	ldr	r2, [pc, #44]	@ (8006210 <prvCheckTasksWaitingTermination+0x54>)
 80061e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80061e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006214 <prvCheckTasksWaitingTermination+0x58>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	3b01      	subs	r3, #1
 80061ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006214 <prvCheckTasksWaitingTermination+0x58>)
 80061ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80061ee:	f001 f80d 	bl	800720c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f810 	bl	8006218 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061f8:	4b06      	ldr	r3, [pc, #24]	@ (8006214 <prvCheckTasksWaitingTermination+0x58>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1e1      	bne.n	80061c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	3708      	adds	r7, #8
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	20000eec 	.word	0x20000eec
 8006210:	20000f18 	.word	0x20000f18
 8006214:	20000f00 	.word	0x20000f00

08006218 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	3354      	adds	r3, #84	@ 0x54
 8006224:	4618      	mov	r0, r3
 8006226:	f001 fe79 	bl	8007f1c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006230:	2b00      	cmp	r3, #0
 8006232:	d108      	bne.n	8006246 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006238:	4618      	mov	r0, r3
 800623a:	f001 f9a5 	bl	8007588 <vPortFree>
				vPortFree( pxTCB );
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f001 f9a2 	bl	8007588 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006244:	e019      	b.n	800627a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800624c:	2b01      	cmp	r3, #1
 800624e:	d103      	bne.n	8006258 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f001 f999 	bl	8007588 <vPortFree>
	}
 8006256:	e010      	b.n	800627a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800625e:	2b02      	cmp	r3, #2
 8006260:	d00b      	beq.n	800627a <prvDeleteTCB+0x62>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	60fb      	str	r3, [r7, #12]
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	e7fd      	b.n	8006276 <prvDeleteTCB+0x5e>
	}
 800627a:	bf00      	nop
 800627c:	3710      	adds	r7, #16
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
	...

08006284 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800628a:	4b0c      	ldr	r3, [pc, #48]	@ (80062bc <prvResetNextTaskUnblockTime+0x38>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d104      	bne.n	800629e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006294:	4b0a      	ldr	r3, [pc, #40]	@ (80062c0 <prvResetNextTaskUnblockTime+0x3c>)
 8006296:	f04f 32ff 	mov.w	r2, #4294967295
 800629a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800629c:	e008      	b.n	80062b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800629e:	4b07      	ldr	r3, [pc, #28]	@ (80062bc <prvResetNextTaskUnblockTime+0x38>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	4a04      	ldr	r2, [pc, #16]	@ (80062c0 <prvResetNextTaskUnblockTime+0x3c>)
 80062ae:	6013      	str	r3, [r2, #0]
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	20000ed0 	.word	0x20000ed0
 80062c0:	20000f38 	.word	0x20000f38

080062c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80062ca:	4b0b      	ldr	r3, [pc, #44]	@ (80062f8 <xTaskGetSchedulerState+0x34>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d102      	bne.n	80062d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80062d2:	2301      	movs	r3, #1
 80062d4:	607b      	str	r3, [r7, #4]
 80062d6:	e008      	b.n	80062ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062d8:	4b08      	ldr	r3, [pc, #32]	@ (80062fc <xTaskGetSchedulerState+0x38>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d102      	bne.n	80062e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80062e0:	2302      	movs	r3, #2
 80062e2:	607b      	str	r3, [r7, #4]
 80062e4:	e001      	b.n	80062ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80062e6:	2300      	movs	r3, #0
 80062e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80062ea:	687b      	ldr	r3, [r7, #4]
	}
 80062ec:	4618      	mov	r0, r3
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr
 80062f8:	20000f24 	.word	0x20000f24
 80062fc:	20000f40 	.word	0x20000f40

08006300 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800630c:	2300      	movs	r3, #0
 800630e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d058      	beq.n	80063c8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006316:	4b2f      	ldr	r3, [pc, #188]	@ (80063d4 <xTaskPriorityDisinherit+0xd4>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	429a      	cmp	r2, r3
 800631e:	d00b      	beq.n	8006338 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006324:	f383 8811 	msr	BASEPRI, r3
 8006328:	f3bf 8f6f 	isb	sy
 800632c:	f3bf 8f4f 	dsb	sy
 8006330:	60fb      	str	r3, [r7, #12]
}
 8006332:	bf00      	nop
 8006334:	bf00      	nop
 8006336:	e7fd      	b.n	8006334 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10b      	bne.n	8006358 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	60bb      	str	r3, [r7, #8]
}
 8006352:	bf00      	nop
 8006354:	bf00      	nop
 8006356:	e7fd      	b.n	8006354 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800635c:	1e5a      	subs	r2, r3, #1
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800636a:	429a      	cmp	r2, r3
 800636c:	d02c      	beq.n	80063c8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006372:	2b00      	cmp	r3, #0
 8006374:	d128      	bne.n	80063c8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	3304      	adds	r3, #4
 800637a:	4618      	mov	r0, r3
 800637c:	f7fe fc26 	bl	8004bcc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800638c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006398:	4b0f      	ldr	r3, [pc, #60]	@ (80063d8 <xTaskPriorityDisinherit+0xd8>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	429a      	cmp	r2, r3
 800639e:	d903      	bls.n	80063a8 <xTaskPriorityDisinherit+0xa8>
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a4:	4a0c      	ldr	r2, [pc, #48]	@ (80063d8 <xTaskPriorityDisinherit+0xd8>)
 80063a6:	6013      	str	r3, [r2, #0]
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ac:	4613      	mov	r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4a09      	ldr	r2, [pc, #36]	@ (80063dc <xTaskPriorityDisinherit+0xdc>)
 80063b6:	441a      	add	r2, r3
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	3304      	adds	r3, #4
 80063bc:	4619      	mov	r1, r3
 80063be:	4610      	mov	r0, r2
 80063c0:	f7fe fba7 	bl	8004b12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80063c4:	2301      	movs	r3, #1
 80063c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80063c8:	697b      	ldr	r3, [r7, #20]
	}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3718      	adds	r7, #24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20000a44 	.word	0x20000a44
 80063d8:	20000f20 	.word	0x20000f20
 80063dc:	20000a48 	.word	0x20000a48

080063e0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80063ee:	f000 fedb 	bl	80071a8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80063f2:	4b29      	ldr	r3, [pc, #164]	@ (8006498 <xTaskNotifyWait+0xb8>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d01c      	beq.n	800643a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006400:	4b25      	ldr	r3, [pc, #148]	@ (8006498 <xTaskNotifyWait+0xb8>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	43d2      	mvns	r2, r2
 800640c:	400a      	ands	r2, r1
 800640e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006412:	4b21      	ldr	r3, [pc, #132]	@ (8006498 <xTaskNotifyWait+0xb8>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00b      	beq.n	800643a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006422:	2101      	movs	r1, #1
 8006424:	6838      	ldr	r0, [r7, #0]
 8006426:	f000 f9e3 	bl	80067f0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800642a:	4b1c      	ldr	r3, [pc, #112]	@ (800649c <xTaskNotifyWait+0xbc>)
 800642c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006430:	601a      	str	r2, [r3, #0]
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800643a:	f000 fee7 	bl	800720c <vPortExitCritical>

		taskENTER_CRITICAL();
 800643e:	f000 feb3 	bl	80071a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d005      	beq.n	8006454 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006448:	4b13      	ldr	r3, [pc, #76]	@ (8006498 <xTaskNotifyWait+0xb8>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006454:	4b10      	ldr	r3, [pc, #64]	@ (8006498 <xTaskNotifyWait+0xb8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b02      	cmp	r3, #2
 8006460:	d002      	beq.n	8006468 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006462:	2300      	movs	r3, #0
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	e00a      	b.n	800647e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006468:	4b0b      	ldr	r3, [pc, #44]	@ (8006498 <xTaskNotifyWait+0xb8>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	43d2      	mvns	r2, r2
 8006474:	400a      	ands	r2, r1
 8006476:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800647a:	2301      	movs	r3, #1
 800647c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800647e:	4b06      	ldr	r3, [pc, #24]	@ (8006498 <xTaskNotifyWait+0xb8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8006488:	f000 fec0 	bl	800720c <vPortExitCritical>

		return xReturn;
 800648c:	697b      	ldr	r3, [r7, #20]
	}
 800648e:	4618      	mov	r0, r3
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	20000a44 	.word	0x20000a44
 800649c:	e000ed04 	.word	0xe000ed04

080064a0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b08a      	sub	sp, #40	@ 0x28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	603b      	str	r3, [r7, #0]
 80064ac:	4613      	mov	r3, r2
 80064ae:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80064b0:	2301      	movs	r3, #1
 80064b2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10b      	bne.n	80064d2 <xTaskGenericNotify+0x32>
	__asm volatile
 80064ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	61bb      	str	r3, [r7, #24]
}
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	e7fd      	b.n	80064ce <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80064d6:	f000 fe67 	bl	80071a8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d004      	beq.n	80064ea <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80064f0:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80064f2:	6a3b      	ldr	r3, [r7, #32]
 80064f4:	2202      	movs	r2, #2
 80064f6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80064fa:	79fb      	ldrb	r3, [r7, #7]
 80064fc:	2b04      	cmp	r3, #4
 80064fe:	d82e      	bhi.n	800655e <xTaskGenericNotify+0xbe>
 8006500:	a201      	add	r2, pc, #4	@ (adr r2, 8006508 <xTaskGenericNotify+0x68>)
 8006502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006506:	bf00      	nop
 8006508:	08006583 	.word	0x08006583
 800650c:	0800651d 	.word	0x0800651d
 8006510:	0800652f 	.word	0x0800652f
 8006514:	0800653f 	.word	0x0800653f
 8006518:	08006549 	.word	0x08006549
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	431a      	orrs	r2, r3
 8006526:	6a3b      	ldr	r3, [r7, #32]
 8006528:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800652c:	e02c      	b.n	8006588 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006534:	1c5a      	adds	r2, r3, #1
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800653c:	e024      	b.n	8006588 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006546:	e01f      	b.n	8006588 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006548:	7ffb      	ldrb	r3, [r7, #31]
 800654a:	2b02      	cmp	r3, #2
 800654c:	d004      	beq.n	8006558 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	68ba      	ldr	r2, [r7, #8]
 8006552:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006556:	e017      	b.n	8006588 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8006558:	2300      	movs	r3, #0
 800655a:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800655c:	e014      	b.n	8006588 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006568:	d00d      	beq.n	8006586 <xTaskGenericNotify+0xe6>
	__asm volatile
 800656a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656e:	f383 8811 	msr	BASEPRI, r3
 8006572:	f3bf 8f6f 	isb	sy
 8006576:	f3bf 8f4f 	dsb	sy
 800657a:	617b      	str	r3, [r7, #20]
}
 800657c:	bf00      	nop
 800657e:	bf00      	nop
 8006580:	e7fd      	b.n	800657e <xTaskGenericNotify+0xde>
					break;
 8006582:	bf00      	nop
 8006584:	e000      	b.n	8006588 <xTaskGenericNotify+0xe8>

					break;
 8006586:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006588:	7ffb      	ldrb	r3, [r7, #31]
 800658a:	2b01      	cmp	r3, #1
 800658c:	d13b      	bne.n	8006606 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	3304      	adds	r3, #4
 8006592:	4618      	mov	r0, r3
 8006594:	f7fe fb1a 	bl	8004bcc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659c:	4b1d      	ldr	r3, [pc, #116]	@ (8006614 <xTaskGenericNotify+0x174>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d903      	bls.n	80065ac <xTaskGenericNotify+0x10c>
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006614 <xTaskGenericNotify+0x174>)
 80065aa:	6013      	str	r3, [r2, #0]
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b0:	4613      	mov	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4413      	add	r3, r2
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	4a17      	ldr	r2, [pc, #92]	@ (8006618 <xTaskGenericNotify+0x178>)
 80065ba:	441a      	add	r2, r3
 80065bc:	6a3b      	ldr	r3, [r7, #32]
 80065be:	3304      	adds	r3, #4
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f7fe faa5 	bl	8004b12 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80065c8:	6a3b      	ldr	r3, [r7, #32]
 80065ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00b      	beq.n	80065e8 <xTaskGenericNotify+0x148>
	__asm volatile
 80065d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d4:	f383 8811 	msr	BASEPRI, r3
 80065d8:	f3bf 8f6f 	isb	sy
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	613b      	str	r3, [r7, #16]
}
 80065e2:	bf00      	nop
 80065e4:	bf00      	nop
 80065e6:	e7fd      	b.n	80065e4 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065e8:	6a3b      	ldr	r3, [r7, #32]
 80065ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ec:	4b0b      	ldr	r3, [pc, #44]	@ (800661c <xTaskGenericNotify+0x17c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d907      	bls.n	8006606 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80065f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006620 <xTaskGenericNotify+0x180>)
 80065f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065fc:	601a      	str	r2, [r3, #0]
 80065fe:	f3bf 8f4f 	dsb	sy
 8006602:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006606:	f000 fe01 	bl	800720c <vPortExitCritical>

		return xReturn;
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800660c:	4618      	mov	r0, r3
 800660e:	3728      	adds	r7, #40	@ 0x28
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	20000f20 	.word	0x20000f20
 8006618:	20000a48 	.word	0x20000a48
 800661c:	20000a44 	.word	0x20000a44
 8006620:	e000ed04 	.word	0xe000ed04

08006624 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08e      	sub	sp, #56	@ 0x38
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	603b      	str	r3, [r7, #0]
 8006630:	4613      	mov	r3, r2
 8006632:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006634:	2301      	movs	r3, #1
 8006636:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10b      	bne.n	8006656 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	e7fd      	b.n	8006652 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006656:	f000 fe87 	bl	8007368 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800665e:	f3ef 8211 	mrs	r2, BASEPRI
 8006662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006666:	f383 8811 	msr	BASEPRI, r3
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	623a      	str	r2, [r7, #32]
 8006674:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006676:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006678:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d004      	beq.n	800668a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006682:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800668a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006690:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006696:	2202      	movs	r2, #2
 8006698:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800669c:	79fb      	ldrb	r3, [r7, #7]
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d82e      	bhi.n	8006700 <xTaskGenericNotifyFromISR+0xdc>
 80066a2:	a201      	add	r2, pc, #4	@ (adr r2, 80066a8 <xTaskGenericNotifyFromISR+0x84>)
 80066a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a8:	08006725 	.word	0x08006725
 80066ac:	080066bd 	.word	0x080066bd
 80066b0:	080066cf 	.word	0x080066cf
 80066b4:	080066df 	.word	0x080066df
 80066b8:	080066e9 	.word	0x080066e9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80066bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066be:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	431a      	orrs	r2, r3
 80066c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80066cc:	e02d      	b.n	800672a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80066ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066d4:	1c5a      	adds	r2, r3, #1
 80066d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80066dc:	e025      	b.n	800672a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80066de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80066e6:	e020      	b.n	800672a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80066e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	d004      	beq.n	80066fa <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80066f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80066f8:	e017      	b.n	800672a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80066fe:	e014      	b.n	800672a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006702:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670a:	d00d      	beq.n	8006728 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800670c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006710:	f383 8811 	msr	BASEPRI, r3
 8006714:	f3bf 8f6f 	isb	sy
 8006718:	f3bf 8f4f 	dsb	sy
 800671c:	61bb      	str	r3, [r7, #24]
}
 800671e:	bf00      	nop
 8006720:	bf00      	nop
 8006722:	e7fd      	b.n	8006720 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8006724:	bf00      	nop
 8006726:	e000      	b.n	800672a <xTaskGenericNotifyFromISR+0x106>
					break;
 8006728:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800672a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800672e:	2b01      	cmp	r3, #1
 8006730:	d147      	bne.n	80067c2 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00b      	beq.n	8006752 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800673a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800673e:	f383 8811 	msr	BASEPRI, r3
 8006742:	f3bf 8f6f 	isb	sy
 8006746:	f3bf 8f4f 	dsb	sy
 800674a:	617b      	str	r3, [r7, #20]
}
 800674c:	bf00      	nop
 800674e:	bf00      	nop
 8006750:	e7fd      	b.n	800674e <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006752:	4b21      	ldr	r3, [pc, #132]	@ (80067d8 <xTaskGenericNotifyFromISR+0x1b4>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d11d      	bne.n	8006796 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800675a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675c:	3304      	adds	r3, #4
 800675e:	4618      	mov	r0, r3
 8006760:	f7fe fa34 	bl	8004bcc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006768:	4b1c      	ldr	r3, [pc, #112]	@ (80067dc <xTaskGenericNotifyFromISR+0x1b8>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	429a      	cmp	r2, r3
 800676e:	d903      	bls.n	8006778 <xTaskGenericNotifyFromISR+0x154>
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006774:	4a19      	ldr	r2, [pc, #100]	@ (80067dc <xTaskGenericNotifyFromISR+0x1b8>)
 8006776:	6013      	str	r3, [r2, #0]
 8006778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800677c:	4613      	mov	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	4413      	add	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4a16      	ldr	r2, [pc, #88]	@ (80067e0 <xTaskGenericNotifyFromISR+0x1bc>)
 8006786:	441a      	add	r2, r3
 8006788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678a:	3304      	adds	r3, #4
 800678c:	4619      	mov	r1, r3
 800678e:	4610      	mov	r0, r2
 8006790:	f7fe f9bf 	bl	8004b12 <vListInsertEnd>
 8006794:	e005      	b.n	80067a2 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006798:	3318      	adds	r3, #24
 800679a:	4619      	mov	r1, r3
 800679c:	4811      	ldr	r0, [pc, #68]	@ (80067e4 <xTaskGenericNotifyFromISR+0x1c0>)
 800679e:	f7fe f9b8 	bl	8004b12 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80067a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a6:	4b10      	ldr	r3, [pc, #64]	@ (80067e8 <xTaskGenericNotifyFromISR+0x1c4>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d908      	bls.n	80067c2 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80067b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d002      	beq.n	80067bc <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80067b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b8:	2201      	movs	r2, #1
 80067ba:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80067bc:	4b0b      	ldr	r3, [pc, #44]	@ (80067ec <xTaskGenericNotifyFromISR+0x1c8>)
 80067be:	2201      	movs	r2, #1
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f383 8811 	msr	BASEPRI, r3
}
 80067cc:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80067ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3738      	adds	r7, #56	@ 0x38
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	20000f40 	.word	0x20000f40
 80067dc:	20000f20 	.word	0x20000f20
 80067e0:	20000a48 	.word	0x20000a48
 80067e4:	20000ed8 	.word	0x20000ed8
 80067e8:	20000a44 	.word	0x20000a44
 80067ec:	20000f2c 	.word	0x20000f2c

080067f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067fa:	4b21      	ldr	r3, [pc, #132]	@ (8006880 <prvAddCurrentTaskToDelayedList+0x90>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006800:	4b20      	ldr	r3, [pc, #128]	@ (8006884 <prvAddCurrentTaskToDelayedList+0x94>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3304      	adds	r3, #4
 8006806:	4618      	mov	r0, r3
 8006808:	f7fe f9e0 	bl	8004bcc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006812:	d10a      	bne.n	800682a <prvAddCurrentTaskToDelayedList+0x3a>
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d007      	beq.n	800682a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800681a:	4b1a      	ldr	r3, [pc, #104]	@ (8006884 <prvAddCurrentTaskToDelayedList+0x94>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	3304      	adds	r3, #4
 8006820:	4619      	mov	r1, r3
 8006822:	4819      	ldr	r0, [pc, #100]	@ (8006888 <prvAddCurrentTaskToDelayedList+0x98>)
 8006824:	f7fe f975 	bl	8004b12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006828:	e026      	b.n	8006878 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4413      	add	r3, r2
 8006830:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006832:	4b14      	ldr	r3, [pc, #80]	@ (8006884 <prvAddCurrentTaskToDelayedList+0x94>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	429a      	cmp	r2, r3
 8006840:	d209      	bcs.n	8006856 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006842:	4b12      	ldr	r3, [pc, #72]	@ (800688c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	4b0f      	ldr	r3, [pc, #60]	@ (8006884 <prvAddCurrentTaskToDelayedList+0x94>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	3304      	adds	r3, #4
 800684c:	4619      	mov	r1, r3
 800684e:	4610      	mov	r0, r2
 8006850:	f7fe f983 	bl	8004b5a <vListInsert>
}
 8006854:	e010      	b.n	8006878 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006856:	4b0e      	ldr	r3, [pc, #56]	@ (8006890 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	4b0a      	ldr	r3, [pc, #40]	@ (8006884 <prvAddCurrentTaskToDelayedList+0x94>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3304      	adds	r3, #4
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f7fe f979 	bl	8004b5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006868:	4b0a      	ldr	r3, [pc, #40]	@ (8006894 <prvAddCurrentTaskToDelayedList+0xa4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	429a      	cmp	r2, r3
 8006870:	d202      	bcs.n	8006878 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006872:	4a08      	ldr	r2, [pc, #32]	@ (8006894 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	6013      	str	r3, [r2, #0]
}
 8006878:	bf00      	nop
 800687a:	3710      	adds	r7, #16
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20000f1c 	.word	0x20000f1c
 8006884:	20000a44 	.word	0x20000a44
 8006888:	20000f04 	.word	0x20000f04
 800688c:	20000ed4 	.word	0x20000ed4
 8006890:	20000ed0 	.word	0x20000ed0
 8006894:	20000f38 	.word	0x20000f38

08006898 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b08a      	sub	sp, #40	@ 0x28
 800689c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800689e:	2300      	movs	r3, #0
 80068a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068a2:	f000 fb13 	bl	8006ecc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068a6:	4b1d      	ldr	r3, [pc, #116]	@ (800691c <xTimerCreateTimerTask+0x84>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d021      	beq.n	80068f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80068b6:	1d3a      	adds	r2, r7, #4
 80068b8:	f107 0108 	add.w	r1, r7, #8
 80068bc:	f107 030c 	add.w	r3, r7, #12
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7fe f8df 	bl	8004a84 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80068c6:	6879      	ldr	r1, [r7, #4]
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	9202      	str	r2, [sp, #8]
 80068ce:	9301      	str	r3, [sp, #4]
 80068d0:	2302      	movs	r3, #2
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	2300      	movs	r3, #0
 80068d6:	460a      	mov	r2, r1
 80068d8:	4911      	ldr	r1, [pc, #68]	@ (8006920 <xTimerCreateTimerTask+0x88>)
 80068da:	4812      	ldr	r0, [pc, #72]	@ (8006924 <xTimerCreateTimerTask+0x8c>)
 80068dc:	f7fe fe9a 	bl	8005614 <xTaskCreateStatic>
 80068e0:	4603      	mov	r3, r0
 80068e2:	4a11      	ldr	r2, [pc, #68]	@ (8006928 <xTimerCreateTimerTask+0x90>)
 80068e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80068e6:	4b10      	ldr	r3, [pc, #64]	@ (8006928 <xTimerCreateTimerTask+0x90>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d001      	beq.n	80068f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80068ee:	2301      	movs	r3, #1
 80068f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d10b      	bne.n	8006910 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80068f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fc:	f383 8811 	msr	BASEPRI, r3
 8006900:	f3bf 8f6f 	isb	sy
 8006904:	f3bf 8f4f 	dsb	sy
 8006908:	613b      	str	r3, [r7, #16]
}
 800690a:	bf00      	nop
 800690c:	bf00      	nop
 800690e:	e7fd      	b.n	800690c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006910:	697b      	ldr	r3, [r7, #20]
}
 8006912:	4618      	mov	r0, r3
 8006914:	3718      	adds	r7, #24
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	20000f74 	.word	0x20000f74
 8006920:	08008c5c 	.word	0x08008c5c
 8006924:	08006a65 	.word	0x08006a65
 8006928:	20000f78 	.word	0x20000f78

0800692c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	@ 0x28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800693a:	2300      	movs	r3, #0
 800693c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d10b      	bne.n	800695c <xTimerGenericCommand+0x30>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	623b      	str	r3, [r7, #32]
}
 8006956:	bf00      	nop
 8006958:	bf00      	nop
 800695a:	e7fd      	b.n	8006958 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800695c:	4b19      	ldr	r3, [pc, #100]	@ (80069c4 <xTimerGenericCommand+0x98>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d02a      	beq.n	80069ba <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	2b05      	cmp	r3, #5
 8006974:	dc18      	bgt.n	80069a8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006976:	f7ff fca5 	bl	80062c4 <xTaskGetSchedulerState>
 800697a:	4603      	mov	r3, r0
 800697c:	2b02      	cmp	r3, #2
 800697e:	d109      	bne.n	8006994 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006980:	4b10      	ldr	r3, [pc, #64]	@ (80069c4 <xTimerGenericCommand+0x98>)
 8006982:	6818      	ldr	r0, [r3, #0]
 8006984:	f107 0110 	add.w	r1, r7, #16
 8006988:	2300      	movs	r3, #0
 800698a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800698c:	f7fe fa52 	bl	8004e34 <xQueueGenericSend>
 8006990:	6278      	str	r0, [r7, #36]	@ 0x24
 8006992:	e012      	b.n	80069ba <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006994:	4b0b      	ldr	r3, [pc, #44]	@ (80069c4 <xTimerGenericCommand+0x98>)
 8006996:	6818      	ldr	r0, [r3, #0]
 8006998:	f107 0110 	add.w	r1, r7, #16
 800699c:	2300      	movs	r3, #0
 800699e:	2200      	movs	r2, #0
 80069a0:	f7fe fa48 	bl	8004e34 <xQueueGenericSend>
 80069a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80069a6:	e008      	b.n	80069ba <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069a8:	4b06      	ldr	r3, [pc, #24]	@ (80069c4 <xTimerGenericCommand+0x98>)
 80069aa:	6818      	ldr	r0, [r3, #0]
 80069ac:	f107 0110 	add.w	r1, r7, #16
 80069b0:	2300      	movs	r3, #0
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	f7fe fb40 	bl	8005038 <xQueueGenericSendFromISR>
 80069b8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80069ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3728      	adds	r7, #40	@ 0x28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	20000f74 	.word	0x20000f74

080069c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af02      	add	r7, sp, #8
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069d2:	4b23      	ldr	r3, [pc, #140]	@ (8006a60 <prvProcessExpiredTimer+0x98>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	3304      	adds	r3, #4
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fe f8f3 	bl	8004bcc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d023      	beq.n	8006a3c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	699a      	ldr	r2, [r3, #24]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	18d1      	adds	r1, r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	6978      	ldr	r0, [r7, #20]
 8006a02:	f000 f8d5 	bl	8006bb0 <prvInsertTimerInActiveList>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d020      	beq.n	8006a4e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	2300      	movs	r3, #0
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	2100      	movs	r1, #0
 8006a16:	6978      	ldr	r0, [r7, #20]
 8006a18:	f7ff ff88 	bl	800692c <xTimerGenericCommand>
 8006a1c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d114      	bne.n	8006a4e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a28:	f383 8811 	msr	BASEPRI, r3
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f3bf 8f4f 	dsb	sy
 8006a34:	60fb      	str	r3, [r7, #12]
}
 8006a36:	bf00      	nop
 8006a38:	bf00      	nop
 8006a3a:	e7fd      	b.n	8006a38 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a42:	f023 0301 	bic.w	r3, r3, #1
 8006a46:	b2da      	uxtb	r2, r3
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	6978      	ldr	r0, [r7, #20]
 8006a54:	4798      	blx	r3
}
 8006a56:	bf00      	nop
 8006a58:	3718      	adds	r7, #24
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	20000f6c 	.word	0x20000f6c

08006a64 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a6c:	f107 0308 	add.w	r3, r7, #8
 8006a70:	4618      	mov	r0, r3
 8006a72:	f000 f859 	bl	8006b28 <prvGetNextExpireTime>
 8006a76:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 f805 	bl	8006a8c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a82:	f000 f8d7 	bl	8006c34 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a86:	bf00      	nop
 8006a88:	e7f0      	b.n	8006a6c <prvTimerTask+0x8>
	...

08006a8c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a96:	f7ff f821 	bl	8005adc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a9a:	f107 0308 	add.w	r3, r7, #8
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 f866 	bl	8006b70 <prvSampleTimeNow>
 8006aa4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d130      	bne.n	8006b0e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d10a      	bne.n	8006ac8 <prvProcessTimerOrBlockTask+0x3c>
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d806      	bhi.n	8006ac8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006aba:	f7ff f81d 	bl	8005af8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006abe:	68f9      	ldr	r1, [r7, #12]
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7ff ff81 	bl	80069c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ac6:	e024      	b.n	8006b12 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d008      	beq.n	8006ae0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ace:	4b13      	ldr	r3, [pc, #76]	@ (8006b1c <prvProcessTimerOrBlockTask+0x90>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <prvProcessTimerOrBlockTask+0x50>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e000      	b.n	8006ade <prvProcessTimerOrBlockTask+0x52>
 8006adc:	2300      	movs	r3, #0
 8006ade:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <prvProcessTimerOrBlockTask+0x94>)
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	4619      	mov	r1, r3
 8006aee:	f7fe fd5d 	bl	80055ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006af2:	f7ff f801 	bl	8005af8 <xTaskResumeAll>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10a      	bne.n	8006b12 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006afc:	4b09      	ldr	r3, [pc, #36]	@ (8006b24 <prvProcessTimerOrBlockTask+0x98>)
 8006afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b02:	601a      	str	r2, [r3, #0]
 8006b04:	f3bf 8f4f 	dsb	sy
 8006b08:	f3bf 8f6f 	isb	sy
}
 8006b0c:	e001      	b.n	8006b12 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b0e:	f7fe fff3 	bl	8005af8 <xTaskResumeAll>
}
 8006b12:	bf00      	nop
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20000f70 	.word	0x20000f70
 8006b20:	20000f74 	.word	0x20000f74
 8006b24:	e000ed04 	.word	0xe000ed04

08006b28 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b30:	4b0e      	ldr	r3, [pc, #56]	@ (8006b6c <prvGetNextExpireTime+0x44>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <prvGetNextExpireTime+0x16>
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	e000      	b.n	8006b40 <prvGetNextExpireTime+0x18>
 8006b3e:	2200      	movs	r2, #0
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d105      	bne.n	8006b58 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b4c:	4b07      	ldr	r3, [pc, #28]	@ (8006b6c <prvGetNextExpireTime+0x44>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	60fb      	str	r3, [r7, #12]
 8006b56:	e001      	b.n	8006b5c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	20000f6c 	.word	0x20000f6c

08006b70 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b084      	sub	sp, #16
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b78:	f7ff f85c 	bl	8005c34 <xTaskGetTickCount>
 8006b7c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006bac <prvSampleTimeNow+0x3c>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d205      	bcs.n	8006b94 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b88:	f000 f93a 	bl	8006e00 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	e002      	b.n	8006b9a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b9a:	4a04      	ldr	r2, [pc, #16]	@ (8006bac <prvSampleTimeNow+0x3c>)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3710      	adds	r7, #16
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	20000f7c 	.word	0x20000f7c

08006bb0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
 8006bbc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d812      	bhi.n	8006bfc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	1ad2      	subs	r2, r2, r3
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d302      	bcc.n	8006bea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006be4:	2301      	movs	r3, #1
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	e01b      	b.n	8006c22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bea:	4b10      	ldr	r3, [pc, #64]	@ (8006c2c <prvInsertTimerInActiveList+0x7c>)
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3304      	adds	r3, #4
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	f7fd ffb0 	bl	8004b5a <vListInsert>
 8006bfa:	e012      	b.n	8006c22 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d206      	bcs.n	8006c12 <prvInsertTimerInActiveList+0x62>
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d302      	bcc.n	8006c12 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	617b      	str	r3, [r7, #20]
 8006c10:	e007      	b.n	8006c22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c12:	4b07      	ldr	r3, [pc, #28]	@ (8006c30 <prvInsertTimerInActiveList+0x80>)
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	3304      	adds	r3, #4
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	f7fd ff9c 	bl	8004b5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c22:	697b      	ldr	r3, [r7, #20]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3718      	adds	r7, #24
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	20000f70 	.word	0x20000f70
 8006c30:	20000f6c 	.word	0x20000f6c

08006c34 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b08e      	sub	sp, #56	@ 0x38
 8006c38:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c3a:	e0ce      	b.n	8006dda <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	da19      	bge.n	8006c76 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c42:	1d3b      	adds	r3, r7, #4
 8006c44:	3304      	adds	r3, #4
 8006c46:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10b      	bne.n	8006c66 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	61fb      	str	r3, [r7, #28]
}
 8006c60:	bf00      	nop
 8006c62:	bf00      	nop
 8006c64:	e7fd      	b.n	8006c62 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c6c:	6850      	ldr	r0, [r2, #4]
 8006c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c70:	6892      	ldr	r2, [r2, #8]
 8006c72:	4611      	mov	r1, r2
 8006c74:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f2c0 80ae 	blt.w	8006dda <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c84:	695b      	ldr	r3, [r3, #20]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d004      	beq.n	8006c94 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f7fd ff9c 	bl	8004bcc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c94:	463b      	mov	r3, r7
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7ff ff6a 	bl	8006b70 <prvSampleTimeNow>
 8006c9c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b09      	cmp	r3, #9
 8006ca2:	f200 8097 	bhi.w	8006dd4 <prvProcessReceivedCommands+0x1a0>
 8006ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cac <prvProcessReceivedCommands+0x78>)
 8006ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cac:	08006cd5 	.word	0x08006cd5
 8006cb0:	08006cd5 	.word	0x08006cd5
 8006cb4:	08006cd5 	.word	0x08006cd5
 8006cb8:	08006d4b 	.word	0x08006d4b
 8006cbc:	08006d5f 	.word	0x08006d5f
 8006cc0:	08006dab 	.word	0x08006dab
 8006cc4:	08006cd5 	.word	0x08006cd5
 8006cc8:	08006cd5 	.word	0x08006cd5
 8006ccc:	08006d4b 	.word	0x08006d4b
 8006cd0:	08006d5f 	.word	0x08006d5f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cda:	f043 0301 	orr.w	r3, r3, #1
 8006cde:	b2da      	uxtb	r2, r3
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ce6:	68ba      	ldr	r2, [r7, #8]
 8006ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	18d1      	adds	r1, r2, r3
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cf4:	f7ff ff5c 	bl	8006bb0 <prvInsertTimerInActiveList>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d06c      	beq.n	8006dd8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d04:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d0c:	f003 0304 	and.w	r3, r3, #4
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d061      	beq.n	8006dd8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	441a      	add	r2, r3
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	2300      	movs	r3, #0
 8006d22:	2100      	movs	r1, #0
 8006d24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d26:	f7ff fe01 	bl	800692c <xTimerGenericCommand>
 8006d2a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d152      	bne.n	8006dd8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d36:	f383 8811 	msr	BASEPRI, r3
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	f3bf 8f4f 	dsb	sy
 8006d42:	61bb      	str	r3, [r7, #24]
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop
 8006d48:	e7fd      	b.n	8006d46 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d50:	f023 0301 	bic.w	r3, r3, #1
 8006d54:	b2da      	uxtb	r2, r3
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006d5c:	e03d      	b.n	8006dda <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d64:	f043 0301 	orr.w	r3, r3, #1
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d74:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d10b      	bne.n	8006d96 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	617b      	str	r3, [r7, #20]
}
 8006d90:	bf00      	nop
 8006d92:	bf00      	nop
 8006d94:	e7fd      	b.n	8006d92 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d98:	699a      	ldr	r2, [r3, #24]
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	18d1      	adds	r1, r2, r3
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006da4:	f7ff ff04 	bl	8006bb0 <prvInsertTimerInActiveList>
					break;
 8006da8:	e017      	b.n	8006dda <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006db0:	f003 0302 	and.w	r3, r3, #2
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d103      	bne.n	8006dc0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006db8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dba:	f000 fbe5 	bl	8007588 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006dbe:	e00c      	b.n	8006dda <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dc6:	f023 0301 	bic.w	r3, r3, #1
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006dd2:	e002      	b.n	8006dda <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006dd4:	bf00      	nop
 8006dd6:	e000      	b.n	8006dda <prvProcessReceivedCommands+0x1a6>
					break;
 8006dd8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006dda:	4b08      	ldr	r3, [pc, #32]	@ (8006dfc <prvProcessReceivedCommands+0x1c8>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	1d39      	adds	r1, r7, #4
 8006de0:	2200      	movs	r2, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fe f9c6 	bl	8005174 <xQueueReceive>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f47f af26 	bne.w	8006c3c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	3730      	adds	r7, #48	@ 0x30
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	20000f74 	.word	0x20000f74

08006e00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b088      	sub	sp, #32
 8006e04:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e06:	e049      	b.n	8006e9c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e08:	4b2e      	ldr	r3, [pc, #184]	@ (8006ec4 <prvSwitchTimerLists+0xc4>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e12:	4b2c      	ldr	r3, [pc, #176]	@ (8006ec4 <prvSwitchTimerLists+0xc4>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	3304      	adds	r3, #4
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7fd fed3 	bl	8004bcc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e34:	f003 0304 	and.w	r3, r3, #4
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d02f      	beq.n	8006e9c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	4413      	add	r3, r2
 8006e44:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d90e      	bls.n	8006e6c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8006ec4 <prvSwitchTimerLists+0xc4>)
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	3304      	adds	r3, #4
 8006e62:	4619      	mov	r1, r3
 8006e64:	4610      	mov	r0, r2
 8006e66:	f7fd fe78 	bl	8004b5a <vListInsert>
 8006e6a:	e017      	b.n	8006e9c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	9300      	str	r3, [sp, #0]
 8006e70:	2300      	movs	r3, #0
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	2100      	movs	r1, #0
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f7ff fd58 	bl	800692c <xTimerGenericCommand>
 8006e7c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10b      	bne.n	8006e9c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	603b      	str	r3, [r7, #0]
}
 8006e96:	bf00      	nop
 8006e98:	bf00      	nop
 8006e9a:	e7fd      	b.n	8006e98 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e9c:	4b09      	ldr	r3, [pc, #36]	@ (8006ec4 <prvSwitchTimerLists+0xc4>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1b0      	bne.n	8006e08 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006ea6:	4b07      	ldr	r3, [pc, #28]	@ (8006ec4 <prvSwitchTimerLists+0xc4>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006eac:	4b06      	ldr	r3, [pc, #24]	@ (8006ec8 <prvSwitchTimerLists+0xc8>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a04      	ldr	r2, [pc, #16]	@ (8006ec4 <prvSwitchTimerLists+0xc4>)
 8006eb2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006eb4:	4a04      	ldr	r2, [pc, #16]	@ (8006ec8 <prvSwitchTimerLists+0xc8>)
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	6013      	str	r3, [r2, #0]
}
 8006eba:	bf00      	nop
 8006ebc:	3718      	adds	r7, #24
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000f6c 	.word	0x20000f6c
 8006ec8:	20000f70 	.word	0x20000f70

08006ecc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b082      	sub	sp, #8
 8006ed0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ed2:	f000 f969 	bl	80071a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006ed6:	4b15      	ldr	r3, [pc, #84]	@ (8006f2c <prvCheckForValidListAndQueue+0x60>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d120      	bne.n	8006f20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006ede:	4814      	ldr	r0, [pc, #80]	@ (8006f30 <prvCheckForValidListAndQueue+0x64>)
 8006ee0:	f7fd fdea 	bl	8004ab8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ee4:	4813      	ldr	r0, [pc, #76]	@ (8006f34 <prvCheckForValidListAndQueue+0x68>)
 8006ee6:	f7fd fde7 	bl	8004ab8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006eea:	4b13      	ldr	r3, [pc, #76]	@ (8006f38 <prvCheckForValidListAndQueue+0x6c>)
 8006eec:	4a10      	ldr	r2, [pc, #64]	@ (8006f30 <prvCheckForValidListAndQueue+0x64>)
 8006eee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006ef0:	4b12      	ldr	r3, [pc, #72]	@ (8006f3c <prvCheckForValidListAndQueue+0x70>)
 8006ef2:	4a10      	ldr	r2, [pc, #64]	@ (8006f34 <prvCheckForValidListAndQueue+0x68>)
 8006ef4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	4b11      	ldr	r3, [pc, #68]	@ (8006f40 <prvCheckForValidListAndQueue+0x74>)
 8006efc:	4a11      	ldr	r2, [pc, #68]	@ (8006f44 <prvCheckForValidListAndQueue+0x78>)
 8006efe:	2110      	movs	r1, #16
 8006f00:	200a      	movs	r0, #10
 8006f02:	f7fd fef7 	bl	8004cf4 <xQueueGenericCreateStatic>
 8006f06:	4603      	mov	r3, r0
 8006f08:	4a08      	ldr	r2, [pc, #32]	@ (8006f2c <prvCheckForValidListAndQueue+0x60>)
 8006f0a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f0c:	4b07      	ldr	r3, [pc, #28]	@ (8006f2c <prvCheckForValidListAndQueue+0x60>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d005      	beq.n	8006f20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f14:	4b05      	ldr	r3, [pc, #20]	@ (8006f2c <prvCheckForValidListAndQueue+0x60>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	490b      	ldr	r1, [pc, #44]	@ (8006f48 <prvCheckForValidListAndQueue+0x7c>)
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7fe fb1c 	bl	8005558 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f20:	f000 f974 	bl	800720c <vPortExitCritical>
}
 8006f24:	bf00      	nop
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	20000f74 	.word	0x20000f74
 8006f30:	20000f44 	.word	0x20000f44
 8006f34:	20000f58 	.word	0x20000f58
 8006f38:	20000f6c 	.word	0x20000f6c
 8006f3c:	20000f70 	.word	0x20000f70
 8006f40:	20001020 	.word	0x20001020
 8006f44:	20000f80 	.word	0x20000f80
 8006f48:	08008c64 	.word	0x08008c64

08006f4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	3b04      	subs	r3, #4
 8006f5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006f64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	3b04      	subs	r3, #4
 8006f6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	f023 0201 	bic.w	r2, r3, #1
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	3b04      	subs	r3, #4
 8006f7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f7c:	4a0c      	ldr	r2, [pc, #48]	@ (8006fb0 <pxPortInitialiseStack+0x64>)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	3b14      	subs	r3, #20
 8006f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	3b04      	subs	r3, #4
 8006f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f06f 0202 	mvn.w	r2, #2
 8006f9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	3b20      	subs	r3, #32
 8006fa0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3714      	adds	r7, #20
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr
 8006fb0:	08006fb5 	.word	0x08006fb5

08006fb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006fbe:	4b13      	ldr	r3, [pc, #76]	@ (800700c <prvTaskExitError+0x58>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc6:	d00b      	beq.n	8006fe0 <prvTaskExitError+0x2c>
	__asm volatile
 8006fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fcc:	f383 8811 	msr	BASEPRI, r3
 8006fd0:	f3bf 8f6f 	isb	sy
 8006fd4:	f3bf 8f4f 	dsb	sy
 8006fd8:	60fb      	str	r3, [r7, #12]
}
 8006fda:	bf00      	nop
 8006fdc:	bf00      	nop
 8006fde:	e7fd      	b.n	8006fdc <prvTaskExitError+0x28>
	__asm volatile
 8006fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe4:	f383 8811 	msr	BASEPRI, r3
 8006fe8:	f3bf 8f6f 	isb	sy
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	60bb      	str	r3, [r7, #8]
}
 8006ff2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ff4:	bf00      	nop
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d0fc      	beq.n	8006ff6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006ffc:	bf00      	nop
 8006ffe:	bf00      	nop
 8007000:	3714      	adds	r7, #20
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	20000020 	.word	0x20000020

08007010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007010:	4b07      	ldr	r3, [pc, #28]	@ (8007030 <pxCurrentTCBConst2>)
 8007012:	6819      	ldr	r1, [r3, #0]
 8007014:	6808      	ldr	r0, [r1, #0]
 8007016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701a:	f380 8809 	msr	PSP, r0
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f04f 0000 	mov.w	r0, #0
 8007026:	f380 8811 	msr	BASEPRI, r0
 800702a:	4770      	bx	lr
 800702c:	f3af 8000 	nop.w

08007030 <pxCurrentTCBConst2>:
 8007030:	20000a44 	.word	0x20000a44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007034:	bf00      	nop
 8007036:	bf00      	nop

08007038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007038:	4808      	ldr	r0, [pc, #32]	@ (800705c <prvPortStartFirstTask+0x24>)
 800703a:	6800      	ldr	r0, [r0, #0]
 800703c:	6800      	ldr	r0, [r0, #0]
 800703e:	f380 8808 	msr	MSP, r0
 8007042:	f04f 0000 	mov.w	r0, #0
 8007046:	f380 8814 	msr	CONTROL, r0
 800704a:	b662      	cpsie	i
 800704c:	b661      	cpsie	f
 800704e:	f3bf 8f4f 	dsb	sy
 8007052:	f3bf 8f6f 	isb	sy
 8007056:	df00      	svc	0
 8007058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800705a:	bf00      	nop
 800705c:	e000ed08 	.word	0xe000ed08

08007060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b086      	sub	sp, #24
 8007064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007066:	4b47      	ldr	r3, [pc, #284]	@ (8007184 <xPortStartScheduler+0x124>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a47      	ldr	r2, [pc, #284]	@ (8007188 <xPortStartScheduler+0x128>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d10b      	bne.n	8007088 <xPortStartScheduler+0x28>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	613b      	str	r3, [r7, #16]
}
 8007082:	bf00      	nop
 8007084:	bf00      	nop
 8007086:	e7fd      	b.n	8007084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007088:	4b3e      	ldr	r3, [pc, #248]	@ (8007184 <xPortStartScheduler+0x124>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a3f      	ldr	r2, [pc, #252]	@ (800718c <xPortStartScheduler+0x12c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d10b      	bne.n	80070aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	60fb      	str	r3, [r7, #12]
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop
 80070a8:	e7fd      	b.n	80070a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070aa:	4b39      	ldr	r3, [pc, #228]	@ (8007190 <xPortStartScheduler+0x130>)
 80070ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	22ff      	movs	r2, #255	@ 0xff
 80070ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070c4:	78fb      	ldrb	r3, [r7, #3]
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	4b31      	ldr	r3, [pc, #196]	@ (8007194 <xPortStartScheduler+0x134>)
 80070d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80070d2:	4b31      	ldr	r3, [pc, #196]	@ (8007198 <xPortStartScheduler+0x138>)
 80070d4:	2207      	movs	r2, #7
 80070d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070d8:	e009      	b.n	80070ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80070da:	4b2f      	ldr	r3, [pc, #188]	@ (8007198 <xPortStartScheduler+0x138>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	3b01      	subs	r3, #1
 80070e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007198 <xPortStartScheduler+0x138>)
 80070e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	005b      	lsls	r3, r3, #1
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070ee:	78fb      	ldrb	r3, [r7, #3]
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070f6:	2b80      	cmp	r3, #128	@ 0x80
 80070f8:	d0ef      	beq.n	80070da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070fa:	4b27      	ldr	r3, [pc, #156]	@ (8007198 <xPortStartScheduler+0x138>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f1c3 0307 	rsb	r3, r3, #7
 8007102:	2b04      	cmp	r3, #4
 8007104:	d00b      	beq.n	800711e <xPortStartScheduler+0xbe>
	__asm volatile
 8007106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710a:	f383 8811 	msr	BASEPRI, r3
 800710e:	f3bf 8f6f 	isb	sy
 8007112:	f3bf 8f4f 	dsb	sy
 8007116:	60bb      	str	r3, [r7, #8]
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	e7fd      	b.n	800711a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800711e:	4b1e      	ldr	r3, [pc, #120]	@ (8007198 <xPortStartScheduler+0x138>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	021b      	lsls	r3, r3, #8
 8007124:	4a1c      	ldr	r2, [pc, #112]	@ (8007198 <xPortStartScheduler+0x138>)
 8007126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007128:	4b1b      	ldr	r3, [pc, #108]	@ (8007198 <xPortStartScheduler+0x138>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007130:	4a19      	ldr	r2, [pc, #100]	@ (8007198 <xPortStartScheduler+0x138>)
 8007132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	b2da      	uxtb	r2, r3
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800713c:	4b17      	ldr	r3, [pc, #92]	@ (800719c <xPortStartScheduler+0x13c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a16      	ldr	r2, [pc, #88]	@ (800719c <xPortStartScheduler+0x13c>)
 8007142:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007148:	4b14      	ldr	r3, [pc, #80]	@ (800719c <xPortStartScheduler+0x13c>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a13      	ldr	r2, [pc, #76]	@ (800719c <xPortStartScheduler+0x13c>)
 800714e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007154:	f000 f8da 	bl	800730c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007158:	4b11      	ldr	r3, [pc, #68]	@ (80071a0 <xPortStartScheduler+0x140>)
 800715a:	2200      	movs	r2, #0
 800715c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800715e:	f000 f8f9 	bl	8007354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007162:	4b10      	ldr	r3, [pc, #64]	@ (80071a4 <xPortStartScheduler+0x144>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a0f      	ldr	r2, [pc, #60]	@ (80071a4 <xPortStartScheduler+0x144>)
 8007168:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800716c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800716e:	f7ff ff63 	bl	8007038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007172:	f7fe fe29 	bl	8005dc8 <vTaskSwitchContext>
	prvTaskExitError();
 8007176:	f7ff ff1d 	bl	8006fb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3718      	adds	r7, #24
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	e000ed00 	.word	0xe000ed00
 8007188:	410fc271 	.word	0x410fc271
 800718c:	410fc270 	.word	0x410fc270
 8007190:	e000e400 	.word	0xe000e400
 8007194:	20001070 	.word	0x20001070
 8007198:	20001074 	.word	0x20001074
 800719c:	e000ed20 	.word	0xe000ed20
 80071a0:	20000020 	.word	0x20000020
 80071a4:	e000ef34 	.word	0xe000ef34

080071a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b2:	f383 8811 	msr	BASEPRI, r3
 80071b6:	f3bf 8f6f 	isb	sy
 80071ba:	f3bf 8f4f 	dsb	sy
 80071be:	607b      	str	r3, [r7, #4]
}
 80071c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071c2:	4b10      	ldr	r3, [pc, #64]	@ (8007204 <vPortEnterCritical+0x5c>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3301      	adds	r3, #1
 80071c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007204 <vPortEnterCritical+0x5c>)
 80071ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007204 <vPortEnterCritical+0x5c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d110      	bne.n	80071f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007208 <vPortEnterCritical+0x60>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00b      	beq.n	80071f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	603b      	str	r3, [r7, #0]
}
 80071f0:	bf00      	nop
 80071f2:	bf00      	nop
 80071f4:	e7fd      	b.n	80071f2 <vPortEnterCritical+0x4a>
	}
}
 80071f6:	bf00      	nop
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	20000020 	.word	0x20000020
 8007208:	e000ed04 	.word	0xe000ed04

0800720c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007212:	4b12      	ldr	r3, [pc, #72]	@ (800725c <vPortExitCritical+0x50>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d10b      	bne.n	8007232 <vPortExitCritical+0x26>
	__asm volatile
 800721a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721e:	f383 8811 	msr	BASEPRI, r3
 8007222:	f3bf 8f6f 	isb	sy
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	607b      	str	r3, [r7, #4]
}
 800722c:	bf00      	nop
 800722e:	bf00      	nop
 8007230:	e7fd      	b.n	800722e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007232:	4b0a      	ldr	r3, [pc, #40]	@ (800725c <vPortExitCritical+0x50>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3b01      	subs	r3, #1
 8007238:	4a08      	ldr	r2, [pc, #32]	@ (800725c <vPortExitCritical+0x50>)
 800723a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800723c:	4b07      	ldr	r3, [pc, #28]	@ (800725c <vPortExitCritical+0x50>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d105      	bne.n	8007250 <vPortExitCritical+0x44>
 8007244:	2300      	movs	r3, #0
 8007246:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	f383 8811 	msr	BASEPRI, r3
}
 800724e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr
 800725c:	20000020 	.word	0x20000020

08007260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007260:	f3ef 8009 	mrs	r0, PSP
 8007264:	f3bf 8f6f 	isb	sy
 8007268:	4b15      	ldr	r3, [pc, #84]	@ (80072c0 <pxCurrentTCBConst>)
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	f01e 0f10 	tst.w	lr, #16
 8007270:	bf08      	it	eq
 8007272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800727a:	6010      	str	r0, [r2, #0]
 800727c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007280:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007284:	f380 8811 	msr	BASEPRI, r0
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	f3bf 8f6f 	isb	sy
 8007290:	f7fe fd9a 	bl	8005dc8 <vTaskSwitchContext>
 8007294:	f04f 0000 	mov.w	r0, #0
 8007298:	f380 8811 	msr	BASEPRI, r0
 800729c:	bc09      	pop	{r0, r3}
 800729e:	6819      	ldr	r1, [r3, #0]
 80072a0:	6808      	ldr	r0, [r1, #0]
 80072a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a6:	f01e 0f10 	tst.w	lr, #16
 80072aa:	bf08      	it	eq
 80072ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072b0:	f380 8809 	msr	PSP, r0
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	f3af 8000 	nop.w

080072c0 <pxCurrentTCBConst>:
 80072c0:	20000a44 	.word	0x20000a44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072c4:	bf00      	nop
 80072c6:	bf00      	nop

080072c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	607b      	str	r3, [r7, #4]
}
 80072e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80072e2:	f7fe fcb7 	bl	8005c54 <xTaskIncrementTick>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072ec:	4b06      	ldr	r3, [pc, #24]	@ (8007308 <xPortSysTickHandler+0x40>)
 80072ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072f2:	601a      	str	r2, [r3, #0]
 80072f4:	2300      	movs	r3, #0
 80072f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	f383 8811 	msr	BASEPRI, r3
}
 80072fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007300:	bf00      	nop
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800730c:	b480      	push	{r7}
 800730e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007310:	4b0b      	ldr	r3, [pc, #44]	@ (8007340 <vPortSetupTimerInterrupt+0x34>)
 8007312:	2200      	movs	r2, #0
 8007314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007316:	4b0b      	ldr	r3, [pc, #44]	@ (8007344 <vPortSetupTimerInterrupt+0x38>)
 8007318:	2200      	movs	r2, #0
 800731a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800731c:	4b0a      	ldr	r3, [pc, #40]	@ (8007348 <vPortSetupTimerInterrupt+0x3c>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a0a      	ldr	r2, [pc, #40]	@ (800734c <vPortSetupTimerInterrupt+0x40>)
 8007322:	fba2 2303 	umull	r2, r3, r2, r3
 8007326:	099b      	lsrs	r3, r3, #6
 8007328:	4a09      	ldr	r2, [pc, #36]	@ (8007350 <vPortSetupTimerInterrupt+0x44>)
 800732a:	3b01      	subs	r3, #1
 800732c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800732e:	4b04      	ldr	r3, [pc, #16]	@ (8007340 <vPortSetupTimerInterrupt+0x34>)
 8007330:	2207      	movs	r2, #7
 8007332:	601a      	str	r2, [r3, #0]
}
 8007334:	bf00      	nop
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	e000e010 	.word	0xe000e010
 8007344:	e000e018 	.word	0xe000e018
 8007348:	20000014 	.word	0x20000014
 800734c:	10624dd3 	.word	0x10624dd3
 8007350:	e000e014 	.word	0xe000e014

08007354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007354:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007364 <vPortEnableVFP+0x10>
 8007358:	6801      	ldr	r1, [r0, #0]
 800735a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800735e:	6001      	str	r1, [r0, #0]
 8007360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007362:	bf00      	nop
 8007364:	e000ed88 	.word	0xe000ed88

08007368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800736e:	f3ef 8305 	mrs	r3, IPSR
 8007372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2b0f      	cmp	r3, #15
 8007378:	d915      	bls.n	80073a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800737a:	4a18      	ldr	r2, [pc, #96]	@ (80073dc <vPortValidateInterruptPriority+0x74>)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	4413      	add	r3, r2
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007384:	4b16      	ldr	r3, [pc, #88]	@ (80073e0 <vPortValidateInterruptPriority+0x78>)
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	7afa      	ldrb	r2, [r7, #11]
 800738a:	429a      	cmp	r2, r3
 800738c:	d20b      	bcs.n	80073a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	607b      	str	r3, [r7, #4]
}
 80073a0:	bf00      	nop
 80073a2:	bf00      	nop
 80073a4:	e7fd      	b.n	80073a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073a6:	4b0f      	ldr	r3, [pc, #60]	@ (80073e4 <vPortValidateInterruptPriority+0x7c>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073ae:	4b0e      	ldr	r3, [pc, #56]	@ (80073e8 <vPortValidateInterruptPriority+0x80>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d90b      	bls.n	80073ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80073b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ba:	f383 8811 	msr	BASEPRI, r3
 80073be:	f3bf 8f6f 	isb	sy
 80073c2:	f3bf 8f4f 	dsb	sy
 80073c6:	603b      	str	r3, [r7, #0]
}
 80073c8:	bf00      	nop
 80073ca:	bf00      	nop
 80073cc:	e7fd      	b.n	80073ca <vPortValidateInterruptPriority+0x62>
	}
 80073ce:	bf00      	nop
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	e000e3f0 	.word	0xe000e3f0
 80073e0:	20001070 	.word	0x20001070
 80073e4:	e000ed0c 	.word	0xe000ed0c
 80073e8:	20001074 	.word	0x20001074

080073ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08a      	sub	sp, #40	@ 0x28
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80073f4:	2300      	movs	r3, #0
 80073f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80073f8:	f7fe fb70 	bl	8005adc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80073fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007570 <pvPortMalloc+0x184>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d101      	bne.n	8007408 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007404:	f000 f924 	bl	8007650 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007408:	4b5a      	ldr	r3, [pc, #360]	@ (8007574 <pvPortMalloc+0x188>)
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4013      	ands	r3, r2
 8007410:	2b00      	cmp	r3, #0
 8007412:	f040 8095 	bne.w	8007540 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d01e      	beq.n	800745a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800741c:	2208      	movs	r2, #8
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4413      	add	r3, r2
 8007422:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	2b00      	cmp	r3, #0
 800742c:	d015      	beq.n	800745a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f023 0307 	bic.w	r3, r3, #7
 8007434:	3308      	adds	r3, #8
 8007436:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f003 0307 	and.w	r3, r3, #7
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00b      	beq.n	800745a <pvPortMalloc+0x6e>
	__asm volatile
 8007442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007446:	f383 8811 	msr	BASEPRI, r3
 800744a:	f3bf 8f6f 	isb	sy
 800744e:	f3bf 8f4f 	dsb	sy
 8007452:	617b      	str	r3, [r7, #20]
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	e7fd      	b.n	8007456 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d06f      	beq.n	8007540 <pvPortMalloc+0x154>
 8007460:	4b45      	ldr	r3, [pc, #276]	@ (8007578 <pvPortMalloc+0x18c>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	429a      	cmp	r2, r3
 8007468:	d86a      	bhi.n	8007540 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800746a:	4b44      	ldr	r3, [pc, #272]	@ (800757c <pvPortMalloc+0x190>)
 800746c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800746e:	4b43      	ldr	r3, [pc, #268]	@ (800757c <pvPortMalloc+0x190>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007474:	e004      	b.n	8007480 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007478:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800747a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	429a      	cmp	r2, r3
 8007488:	d903      	bls.n	8007492 <pvPortMalloc+0xa6>
 800748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1f1      	bne.n	8007476 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007492:	4b37      	ldr	r3, [pc, #220]	@ (8007570 <pvPortMalloc+0x184>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007498:	429a      	cmp	r2, r3
 800749a:	d051      	beq.n	8007540 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2208      	movs	r2, #8
 80074a2:	4413      	add	r3, r2
 80074a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b0:	685a      	ldr	r2, [r3, #4]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	1ad2      	subs	r2, r2, r3
 80074b6:	2308      	movs	r3, #8
 80074b8:	005b      	lsls	r3, r3, #1
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d920      	bls.n	8007500 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4413      	add	r3, r2
 80074c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	f003 0307 	and.w	r3, r3, #7
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d00b      	beq.n	80074e8 <pvPortMalloc+0xfc>
	__asm volatile
 80074d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d4:	f383 8811 	msr	BASEPRI, r3
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	613b      	str	r3, [r7, #16]
}
 80074e2:	bf00      	nop
 80074e4:	bf00      	nop
 80074e6:	e7fd      	b.n	80074e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80074e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ea:	685a      	ldr	r2, [r3, #4]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	1ad2      	subs	r2, r2, r3
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80074fa:	69b8      	ldr	r0, [r7, #24]
 80074fc:	f000 f90a 	bl	8007714 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007500:	4b1d      	ldr	r3, [pc, #116]	@ (8007578 <pvPortMalloc+0x18c>)
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	4a1b      	ldr	r2, [pc, #108]	@ (8007578 <pvPortMalloc+0x18c>)
 800750c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800750e:	4b1a      	ldr	r3, [pc, #104]	@ (8007578 <pvPortMalloc+0x18c>)
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	4b1b      	ldr	r3, [pc, #108]	@ (8007580 <pvPortMalloc+0x194>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	429a      	cmp	r2, r3
 8007518:	d203      	bcs.n	8007522 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800751a:	4b17      	ldr	r3, [pc, #92]	@ (8007578 <pvPortMalloc+0x18c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a18      	ldr	r2, [pc, #96]	@ (8007580 <pvPortMalloc+0x194>)
 8007520:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007524:	685a      	ldr	r2, [r3, #4]
 8007526:	4b13      	ldr	r3, [pc, #76]	@ (8007574 <pvPortMalloc+0x188>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	431a      	orrs	r2, r3
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007532:	2200      	movs	r2, #0
 8007534:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007536:	4b13      	ldr	r3, [pc, #76]	@ (8007584 <pvPortMalloc+0x198>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3301      	adds	r3, #1
 800753c:	4a11      	ldr	r2, [pc, #68]	@ (8007584 <pvPortMalloc+0x198>)
 800753e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007540:	f7fe fada 	bl	8005af8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	f003 0307 	and.w	r3, r3, #7
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00b      	beq.n	8007566 <pvPortMalloc+0x17a>
	__asm volatile
 800754e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	60fb      	str	r3, [r7, #12]
}
 8007560:	bf00      	nop
 8007562:	bf00      	nop
 8007564:	e7fd      	b.n	8007562 <pvPortMalloc+0x176>
	return pvReturn;
 8007566:	69fb      	ldr	r3, [r7, #28]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3728      	adds	r7, #40	@ 0x28
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	20004c80 	.word	0x20004c80
 8007574:	20004c94 	.word	0x20004c94
 8007578:	20004c84 	.word	0x20004c84
 800757c:	20004c78 	.word	0x20004c78
 8007580:	20004c88 	.word	0x20004c88
 8007584:	20004c8c 	.word	0x20004c8c

08007588 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b086      	sub	sp, #24
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d04f      	beq.n	800763a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800759a:	2308      	movs	r3, #8
 800759c:	425b      	negs	r3, r3
 800759e:	697a      	ldr	r2, [r7, #20]
 80075a0:	4413      	add	r3, r2
 80075a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	4b25      	ldr	r3, [pc, #148]	@ (8007644 <vPortFree+0xbc>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4013      	ands	r3, r2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d10b      	bne.n	80075ce <vPortFree+0x46>
	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ba:	f383 8811 	msr	BASEPRI, r3
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f3bf 8f4f 	dsb	sy
 80075c6:	60fb      	str	r3, [r7, #12]
}
 80075c8:	bf00      	nop
 80075ca:	bf00      	nop
 80075cc:	e7fd      	b.n	80075ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00b      	beq.n	80075ee <vPortFree+0x66>
	__asm volatile
 80075d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	60bb      	str	r3, [r7, #8]
}
 80075e8:	bf00      	nop
 80075ea:	bf00      	nop
 80075ec:	e7fd      	b.n	80075ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	685a      	ldr	r2, [r3, #4]
 80075f2:	4b14      	ldr	r3, [pc, #80]	@ (8007644 <vPortFree+0xbc>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4013      	ands	r3, r2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d01e      	beq.n	800763a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d11a      	bne.n	800763a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	4b0e      	ldr	r3, [pc, #56]	@ (8007644 <vPortFree+0xbc>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	43db      	mvns	r3, r3
 800760e:	401a      	ands	r2, r3
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007614:	f7fe fa62 	bl	8005adc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	4b0a      	ldr	r3, [pc, #40]	@ (8007648 <vPortFree+0xc0>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4413      	add	r3, r2
 8007622:	4a09      	ldr	r2, [pc, #36]	@ (8007648 <vPortFree+0xc0>)
 8007624:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007626:	6938      	ldr	r0, [r7, #16]
 8007628:	f000 f874 	bl	8007714 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800762c:	4b07      	ldr	r3, [pc, #28]	@ (800764c <vPortFree+0xc4>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3301      	adds	r3, #1
 8007632:	4a06      	ldr	r2, [pc, #24]	@ (800764c <vPortFree+0xc4>)
 8007634:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007636:	f7fe fa5f 	bl	8005af8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800763a:	bf00      	nop
 800763c:	3718      	adds	r7, #24
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	20004c94 	.word	0x20004c94
 8007648:	20004c84 	.word	0x20004c84
 800764c:	20004c90 	.word	0x20004c90

08007650 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007656:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800765a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800765c:	4b27      	ldr	r3, [pc, #156]	@ (80076fc <prvHeapInit+0xac>)
 800765e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f003 0307 	and.w	r3, r3, #7
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00c      	beq.n	8007684 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	3307      	adds	r3, #7
 800766e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f023 0307 	bic.w	r3, r3, #7
 8007676:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	4a1f      	ldr	r2, [pc, #124]	@ (80076fc <prvHeapInit+0xac>)
 8007680:	4413      	add	r3, r2
 8007682:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007688:	4a1d      	ldr	r2, [pc, #116]	@ (8007700 <prvHeapInit+0xb0>)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800768e:	4b1c      	ldr	r3, [pc, #112]	@ (8007700 <prvHeapInit+0xb0>)
 8007690:	2200      	movs	r2, #0
 8007692:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	68ba      	ldr	r2, [r7, #8]
 8007698:	4413      	add	r3, r2
 800769a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800769c:	2208      	movs	r2, #8
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	1a9b      	subs	r3, r3, r2
 80076a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f023 0307 	bic.w	r3, r3, #7
 80076aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	4a15      	ldr	r2, [pc, #84]	@ (8007704 <prvHeapInit+0xb4>)
 80076b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80076b2:	4b14      	ldr	r3, [pc, #80]	@ (8007704 <prvHeapInit+0xb4>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2200      	movs	r2, #0
 80076b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80076ba:	4b12      	ldr	r3, [pc, #72]	@ (8007704 <prvHeapInit+0xb4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2200      	movs	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	1ad2      	subs	r2, r2, r3
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007704 <prvHeapInit+0xb4>)
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007708 <prvHeapInit+0xb8>)
 80076de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	4a09      	ldr	r2, [pc, #36]	@ (800770c <prvHeapInit+0xbc>)
 80076e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80076e8:	4b09      	ldr	r3, [pc, #36]	@ (8007710 <prvHeapInit+0xc0>)
 80076ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80076ee:	601a      	str	r2, [r3, #0]
}
 80076f0:	bf00      	nop
 80076f2:	3714      	adds	r7, #20
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	20001078 	.word	0x20001078
 8007700:	20004c78 	.word	0x20004c78
 8007704:	20004c80 	.word	0x20004c80
 8007708:	20004c88 	.word	0x20004c88
 800770c:	20004c84 	.word	0x20004c84
 8007710:	20004c94 	.word	0x20004c94

08007714 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800771c:	4b28      	ldr	r3, [pc, #160]	@ (80077c0 <prvInsertBlockIntoFreeList+0xac>)
 800771e:	60fb      	str	r3, [r7, #12]
 8007720:	e002      	b.n	8007728 <prvInsertBlockIntoFreeList+0x14>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	60fb      	str	r3, [r7, #12]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	429a      	cmp	r2, r3
 8007730:	d8f7      	bhi.n	8007722 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	4413      	add	r3, r2
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	429a      	cmp	r2, r3
 8007742:	d108      	bne.n	8007756 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	441a      	add	r2, r3
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	68ba      	ldr	r2, [r7, #8]
 8007760:	441a      	add	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d118      	bne.n	800779c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	4b15      	ldr	r3, [pc, #84]	@ (80077c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	429a      	cmp	r2, r3
 8007774:	d00d      	beq.n	8007792 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685a      	ldr	r2, [r3, #4]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	441a      	add	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	e008      	b.n	80077a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007792:	4b0c      	ldr	r3, [pc, #48]	@ (80077c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	601a      	str	r2, [r3, #0]
 800779a:	e003      	b.n	80077a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d002      	beq.n	80077b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077b2:	bf00      	nop
 80077b4:	3714      	adds	r7, #20
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	20004c78 	.word	0x20004c78
 80077c4:	20004c80 	.word	0x20004c80

080077c8 <__itoa>:
 80077c8:	1e93      	subs	r3, r2, #2
 80077ca:	2b22      	cmp	r3, #34	@ 0x22
 80077cc:	b510      	push	{r4, lr}
 80077ce:	460c      	mov	r4, r1
 80077d0:	d904      	bls.n	80077dc <__itoa+0x14>
 80077d2:	2300      	movs	r3, #0
 80077d4:	700b      	strb	r3, [r1, #0]
 80077d6:	461c      	mov	r4, r3
 80077d8:	4620      	mov	r0, r4
 80077da:	bd10      	pop	{r4, pc}
 80077dc:	2a0a      	cmp	r2, #10
 80077de:	d109      	bne.n	80077f4 <__itoa+0x2c>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	da07      	bge.n	80077f4 <__itoa+0x2c>
 80077e4:	232d      	movs	r3, #45	@ 0x2d
 80077e6:	700b      	strb	r3, [r1, #0]
 80077e8:	4240      	negs	r0, r0
 80077ea:	2101      	movs	r1, #1
 80077ec:	4421      	add	r1, r4
 80077ee:	f000 f93f 	bl	8007a70 <__utoa>
 80077f2:	e7f1      	b.n	80077d8 <__itoa+0x10>
 80077f4:	2100      	movs	r1, #0
 80077f6:	e7f9      	b.n	80077ec <__itoa+0x24>

080077f8 <itoa>:
 80077f8:	f7ff bfe6 	b.w	80077c8 <__itoa>

080077fc <malloc>:
 80077fc:	4b02      	ldr	r3, [pc, #8]	@ (8007808 <malloc+0xc>)
 80077fe:	4601      	mov	r1, r0
 8007800:	6818      	ldr	r0, [r3, #0]
 8007802:	f000 b825 	b.w	8007850 <_malloc_r>
 8007806:	bf00      	nop
 8007808:	20000030 	.word	0x20000030

0800780c <sbrk_aligned>:
 800780c:	b570      	push	{r4, r5, r6, lr}
 800780e:	4e0f      	ldr	r6, [pc, #60]	@ (800784c <sbrk_aligned+0x40>)
 8007810:	460c      	mov	r4, r1
 8007812:	6831      	ldr	r1, [r6, #0]
 8007814:	4605      	mov	r5, r0
 8007816:	b911      	cbnz	r1, 800781e <sbrk_aligned+0x12>
 8007818:	f000 fbfa 	bl	8008010 <_sbrk_r>
 800781c:	6030      	str	r0, [r6, #0]
 800781e:	4621      	mov	r1, r4
 8007820:	4628      	mov	r0, r5
 8007822:	f000 fbf5 	bl	8008010 <_sbrk_r>
 8007826:	1c43      	adds	r3, r0, #1
 8007828:	d103      	bne.n	8007832 <sbrk_aligned+0x26>
 800782a:	f04f 34ff 	mov.w	r4, #4294967295
 800782e:	4620      	mov	r0, r4
 8007830:	bd70      	pop	{r4, r5, r6, pc}
 8007832:	1cc4      	adds	r4, r0, #3
 8007834:	f024 0403 	bic.w	r4, r4, #3
 8007838:	42a0      	cmp	r0, r4
 800783a:	d0f8      	beq.n	800782e <sbrk_aligned+0x22>
 800783c:	1a21      	subs	r1, r4, r0
 800783e:	4628      	mov	r0, r5
 8007840:	f000 fbe6 	bl	8008010 <_sbrk_r>
 8007844:	3001      	adds	r0, #1
 8007846:	d1f2      	bne.n	800782e <sbrk_aligned+0x22>
 8007848:	e7ef      	b.n	800782a <sbrk_aligned+0x1e>
 800784a:	bf00      	nop
 800784c:	20004c98 	.word	0x20004c98

08007850 <_malloc_r>:
 8007850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007854:	1ccd      	adds	r5, r1, #3
 8007856:	f025 0503 	bic.w	r5, r5, #3
 800785a:	3508      	adds	r5, #8
 800785c:	2d0c      	cmp	r5, #12
 800785e:	bf38      	it	cc
 8007860:	250c      	movcc	r5, #12
 8007862:	2d00      	cmp	r5, #0
 8007864:	4606      	mov	r6, r0
 8007866:	db01      	blt.n	800786c <_malloc_r+0x1c>
 8007868:	42a9      	cmp	r1, r5
 800786a:	d904      	bls.n	8007876 <_malloc_r+0x26>
 800786c:	230c      	movs	r3, #12
 800786e:	6033      	str	r3, [r6, #0]
 8007870:	2000      	movs	r0, #0
 8007872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007876:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800794c <_malloc_r+0xfc>
 800787a:	f000 f869 	bl	8007950 <__malloc_lock>
 800787e:	f8d8 3000 	ldr.w	r3, [r8]
 8007882:	461c      	mov	r4, r3
 8007884:	bb44      	cbnz	r4, 80078d8 <_malloc_r+0x88>
 8007886:	4629      	mov	r1, r5
 8007888:	4630      	mov	r0, r6
 800788a:	f7ff ffbf 	bl	800780c <sbrk_aligned>
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	4604      	mov	r4, r0
 8007892:	d158      	bne.n	8007946 <_malloc_r+0xf6>
 8007894:	f8d8 4000 	ldr.w	r4, [r8]
 8007898:	4627      	mov	r7, r4
 800789a:	2f00      	cmp	r7, #0
 800789c:	d143      	bne.n	8007926 <_malloc_r+0xd6>
 800789e:	2c00      	cmp	r4, #0
 80078a0:	d04b      	beq.n	800793a <_malloc_r+0xea>
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	4639      	mov	r1, r7
 80078a6:	4630      	mov	r0, r6
 80078a8:	eb04 0903 	add.w	r9, r4, r3
 80078ac:	f000 fbb0 	bl	8008010 <_sbrk_r>
 80078b0:	4581      	cmp	r9, r0
 80078b2:	d142      	bne.n	800793a <_malloc_r+0xea>
 80078b4:	6821      	ldr	r1, [r4, #0]
 80078b6:	1a6d      	subs	r5, r5, r1
 80078b8:	4629      	mov	r1, r5
 80078ba:	4630      	mov	r0, r6
 80078bc:	f7ff ffa6 	bl	800780c <sbrk_aligned>
 80078c0:	3001      	adds	r0, #1
 80078c2:	d03a      	beq.n	800793a <_malloc_r+0xea>
 80078c4:	6823      	ldr	r3, [r4, #0]
 80078c6:	442b      	add	r3, r5
 80078c8:	6023      	str	r3, [r4, #0]
 80078ca:	f8d8 3000 	ldr.w	r3, [r8]
 80078ce:	685a      	ldr	r2, [r3, #4]
 80078d0:	bb62      	cbnz	r2, 800792c <_malloc_r+0xdc>
 80078d2:	f8c8 7000 	str.w	r7, [r8]
 80078d6:	e00f      	b.n	80078f8 <_malloc_r+0xa8>
 80078d8:	6822      	ldr	r2, [r4, #0]
 80078da:	1b52      	subs	r2, r2, r5
 80078dc:	d420      	bmi.n	8007920 <_malloc_r+0xd0>
 80078de:	2a0b      	cmp	r2, #11
 80078e0:	d917      	bls.n	8007912 <_malloc_r+0xc2>
 80078e2:	1961      	adds	r1, r4, r5
 80078e4:	42a3      	cmp	r3, r4
 80078e6:	6025      	str	r5, [r4, #0]
 80078e8:	bf18      	it	ne
 80078ea:	6059      	strne	r1, [r3, #4]
 80078ec:	6863      	ldr	r3, [r4, #4]
 80078ee:	bf08      	it	eq
 80078f0:	f8c8 1000 	streq.w	r1, [r8]
 80078f4:	5162      	str	r2, [r4, r5]
 80078f6:	604b      	str	r3, [r1, #4]
 80078f8:	4630      	mov	r0, r6
 80078fa:	f000 f82f 	bl	800795c <__malloc_unlock>
 80078fe:	f104 000b 	add.w	r0, r4, #11
 8007902:	1d23      	adds	r3, r4, #4
 8007904:	f020 0007 	bic.w	r0, r0, #7
 8007908:	1ac2      	subs	r2, r0, r3
 800790a:	bf1c      	itt	ne
 800790c:	1a1b      	subne	r3, r3, r0
 800790e:	50a3      	strne	r3, [r4, r2]
 8007910:	e7af      	b.n	8007872 <_malloc_r+0x22>
 8007912:	6862      	ldr	r2, [r4, #4]
 8007914:	42a3      	cmp	r3, r4
 8007916:	bf0c      	ite	eq
 8007918:	f8c8 2000 	streq.w	r2, [r8]
 800791c:	605a      	strne	r2, [r3, #4]
 800791e:	e7eb      	b.n	80078f8 <_malloc_r+0xa8>
 8007920:	4623      	mov	r3, r4
 8007922:	6864      	ldr	r4, [r4, #4]
 8007924:	e7ae      	b.n	8007884 <_malloc_r+0x34>
 8007926:	463c      	mov	r4, r7
 8007928:	687f      	ldr	r7, [r7, #4]
 800792a:	e7b6      	b.n	800789a <_malloc_r+0x4a>
 800792c:	461a      	mov	r2, r3
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	42a3      	cmp	r3, r4
 8007932:	d1fb      	bne.n	800792c <_malloc_r+0xdc>
 8007934:	2300      	movs	r3, #0
 8007936:	6053      	str	r3, [r2, #4]
 8007938:	e7de      	b.n	80078f8 <_malloc_r+0xa8>
 800793a:	230c      	movs	r3, #12
 800793c:	6033      	str	r3, [r6, #0]
 800793e:	4630      	mov	r0, r6
 8007940:	f000 f80c 	bl	800795c <__malloc_unlock>
 8007944:	e794      	b.n	8007870 <_malloc_r+0x20>
 8007946:	6005      	str	r5, [r0, #0]
 8007948:	e7d6      	b.n	80078f8 <_malloc_r+0xa8>
 800794a:	bf00      	nop
 800794c:	20004c9c 	.word	0x20004c9c

08007950 <__malloc_lock>:
 8007950:	4801      	ldr	r0, [pc, #4]	@ (8007958 <__malloc_lock+0x8>)
 8007952:	f7fa b803 	b.w	800195c <__retarget_lock_acquire_recursive>
 8007956:	bf00      	nop
 8007958:	200002a0 	.word	0x200002a0

0800795c <__malloc_unlock>:
 800795c:	4801      	ldr	r0, [pc, #4]	@ (8007964 <__malloc_unlock+0x8>)
 800795e:	f7fa b812 	b.w	8001986 <__retarget_lock_release_recursive>
 8007962:	bf00      	nop
 8007964:	200002a0 	.word	0x200002a0

08007968 <_strtol_l.constprop.0>:
 8007968:	2b24      	cmp	r3, #36	@ 0x24
 800796a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800796e:	4686      	mov	lr, r0
 8007970:	4690      	mov	r8, r2
 8007972:	d801      	bhi.n	8007978 <_strtol_l.constprop.0+0x10>
 8007974:	2b01      	cmp	r3, #1
 8007976:	d106      	bne.n	8007986 <_strtol_l.constprop.0+0x1e>
 8007978:	f000 fb6c 	bl	8008054 <__errno>
 800797c:	2316      	movs	r3, #22
 800797e:	6003      	str	r3, [r0, #0]
 8007980:	2000      	movs	r0, #0
 8007982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007986:	4834      	ldr	r0, [pc, #208]	@ (8007a58 <_strtol_l.constprop.0+0xf0>)
 8007988:	460d      	mov	r5, r1
 800798a:	462a      	mov	r2, r5
 800798c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007990:	5d06      	ldrb	r6, [r0, r4]
 8007992:	f016 0608 	ands.w	r6, r6, #8
 8007996:	d1f8      	bne.n	800798a <_strtol_l.constprop.0+0x22>
 8007998:	2c2d      	cmp	r4, #45	@ 0x2d
 800799a:	d12d      	bne.n	80079f8 <_strtol_l.constprop.0+0x90>
 800799c:	782c      	ldrb	r4, [r5, #0]
 800799e:	2601      	movs	r6, #1
 80079a0:	1c95      	adds	r5, r2, #2
 80079a2:	f033 0210 	bics.w	r2, r3, #16
 80079a6:	d109      	bne.n	80079bc <_strtol_l.constprop.0+0x54>
 80079a8:	2c30      	cmp	r4, #48	@ 0x30
 80079aa:	d12a      	bne.n	8007a02 <_strtol_l.constprop.0+0x9a>
 80079ac:	782a      	ldrb	r2, [r5, #0]
 80079ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80079b2:	2a58      	cmp	r2, #88	@ 0x58
 80079b4:	d125      	bne.n	8007a02 <_strtol_l.constprop.0+0x9a>
 80079b6:	786c      	ldrb	r4, [r5, #1]
 80079b8:	2310      	movs	r3, #16
 80079ba:	3502      	adds	r5, #2
 80079bc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80079c0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80079c4:	2200      	movs	r2, #0
 80079c6:	fbbc f9f3 	udiv	r9, ip, r3
 80079ca:	4610      	mov	r0, r2
 80079cc:	fb03 ca19 	mls	sl, r3, r9, ip
 80079d0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80079d4:	2f09      	cmp	r7, #9
 80079d6:	d81b      	bhi.n	8007a10 <_strtol_l.constprop.0+0xa8>
 80079d8:	463c      	mov	r4, r7
 80079da:	42a3      	cmp	r3, r4
 80079dc:	dd27      	ble.n	8007a2e <_strtol_l.constprop.0+0xc6>
 80079de:	1c57      	adds	r7, r2, #1
 80079e0:	d007      	beq.n	80079f2 <_strtol_l.constprop.0+0x8a>
 80079e2:	4581      	cmp	r9, r0
 80079e4:	d320      	bcc.n	8007a28 <_strtol_l.constprop.0+0xc0>
 80079e6:	d101      	bne.n	80079ec <_strtol_l.constprop.0+0x84>
 80079e8:	45a2      	cmp	sl, r4
 80079ea:	db1d      	blt.n	8007a28 <_strtol_l.constprop.0+0xc0>
 80079ec:	fb00 4003 	mla	r0, r0, r3, r4
 80079f0:	2201      	movs	r2, #1
 80079f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079f6:	e7eb      	b.n	80079d0 <_strtol_l.constprop.0+0x68>
 80079f8:	2c2b      	cmp	r4, #43	@ 0x2b
 80079fa:	bf04      	itt	eq
 80079fc:	782c      	ldrbeq	r4, [r5, #0]
 80079fe:	1c95      	addeq	r5, r2, #2
 8007a00:	e7cf      	b.n	80079a2 <_strtol_l.constprop.0+0x3a>
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1da      	bne.n	80079bc <_strtol_l.constprop.0+0x54>
 8007a06:	2c30      	cmp	r4, #48	@ 0x30
 8007a08:	bf0c      	ite	eq
 8007a0a:	2308      	moveq	r3, #8
 8007a0c:	230a      	movne	r3, #10
 8007a0e:	e7d5      	b.n	80079bc <_strtol_l.constprop.0+0x54>
 8007a10:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007a14:	2f19      	cmp	r7, #25
 8007a16:	d801      	bhi.n	8007a1c <_strtol_l.constprop.0+0xb4>
 8007a18:	3c37      	subs	r4, #55	@ 0x37
 8007a1a:	e7de      	b.n	80079da <_strtol_l.constprop.0+0x72>
 8007a1c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007a20:	2f19      	cmp	r7, #25
 8007a22:	d804      	bhi.n	8007a2e <_strtol_l.constprop.0+0xc6>
 8007a24:	3c57      	subs	r4, #87	@ 0x57
 8007a26:	e7d8      	b.n	80079da <_strtol_l.constprop.0+0x72>
 8007a28:	f04f 32ff 	mov.w	r2, #4294967295
 8007a2c:	e7e1      	b.n	80079f2 <_strtol_l.constprop.0+0x8a>
 8007a2e:	1c53      	adds	r3, r2, #1
 8007a30:	d108      	bne.n	8007a44 <_strtol_l.constprop.0+0xdc>
 8007a32:	2322      	movs	r3, #34	@ 0x22
 8007a34:	f8ce 3000 	str.w	r3, [lr]
 8007a38:	4660      	mov	r0, ip
 8007a3a:	f1b8 0f00 	cmp.w	r8, #0
 8007a3e:	d0a0      	beq.n	8007982 <_strtol_l.constprop.0+0x1a>
 8007a40:	1e69      	subs	r1, r5, #1
 8007a42:	e006      	b.n	8007a52 <_strtol_l.constprop.0+0xea>
 8007a44:	b106      	cbz	r6, 8007a48 <_strtol_l.constprop.0+0xe0>
 8007a46:	4240      	negs	r0, r0
 8007a48:	f1b8 0f00 	cmp.w	r8, #0
 8007a4c:	d099      	beq.n	8007982 <_strtol_l.constprop.0+0x1a>
 8007a4e:	2a00      	cmp	r2, #0
 8007a50:	d1f6      	bne.n	8007a40 <_strtol_l.constprop.0+0xd8>
 8007a52:	f8c8 1000 	str.w	r1, [r8]
 8007a56:	e794      	b.n	8007982 <_strtol_l.constprop.0+0x1a>
 8007a58:	08008dfe 	.word	0x08008dfe

08007a5c <strtol>:
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	460a      	mov	r2, r1
 8007a60:	4601      	mov	r1, r0
 8007a62:	4802      	ldr	r0, [pc, #8]	@ (8007a6c <strtol+0x10>)
 8007a64:	6800      	ldr	r0, [r0, #0]
 8007a66:	f7ff bf7f 	b.w	8007968 <_strtol_l.constprop.0>
 8007a6a:	bf00      	nop
 8007a6c:	20000030 	.word	0x20000030

08007a70 <__utoa>:
 8007a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a72:	4c1f      	ldr	r4, [pc, #124]	@ (8007af0 <__utoa+0x80>)
 8007a74:	b08b      	sub	sp, #44	@ 0x2c
 8007a76:	4605      	mov	r5, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	466e      	mov	r6, sp
 8007a7c:	f104 0c20 	add.w	ip, r4, #32
 8007a80:	6820      	ldr	r0, [r4, #0]
 8007a82:	6861      	ldr	r1, [r4, #4]
 8007a84:	4637      	mov	r7, r6
 8007a86:	c703      	stmia	r7!, {r0, r1}
 8007a88:	3408      	adds	r4, #8
 8007a8a:	4564      	cmp	r4, ip
 8007a8c:	463e      	mov	r6, r7
 8007a8e:	d1f7      	bne.n	8007a80 <__utoa+0x10>
 8007a90:	7921      	ldrb	r1, [r4, #4]
 8007a92:	7139      	strb	r1, [r7, #4]
 8007a94:	1e91      	subs	r1, r2, #2
 8007a96:	6820      	ldr	r0, [r4, #0]
 8007a98:	6038      	str	r0, [r7, #0]
 8007a9a:	2922      	cmp	r1, #34	@ 0x22
 8007a9c:	f04f 0100 	mov.w	r1, #0
 8007aa0:	d904      	bls.n	8007aac <__utoa+0x3c>
 8007aa2:	7019      	strb	r1, [r3, #0]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	b00b      	add	sp, #44	@ 0x2c
 8007aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aac:	1e58      	subs	r0, r3, #1
 8007aae:	4684      	mov	ip, r0
 8007ab0:	fbb5 f7f2 	udiv	r7, r5, r2
 8007ab4:	fb02 5617 	mls	r6, r2, r7, r5
 8007ab8:	3628      	adds	r6, #40	@ 0x28
 8007aba:	446e      	add	r6, sp
 8007abc:	460c      	mov	r4, r1
 8007abe:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8007ac2:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8007ac6:	462e      	mov	r6, r5
 8007ac8:	42b2      	cmp	r2, r6
 8007aca:	f101 0101 	add.w	r1, r1, #1
 8007ace:	463d      	mov	r5, r7
 8007ad0:	d9ee      	bls.n	8007ab0 <__utoa+0x40>
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	545a      	strb	r2, [r3, r1]
 8007ad6:	1919      	adds	r1, r3, r4
 8007ad8:	1aa5      	subs	r5, r4, r2
 8007ada:	42aa      	cmp	r2, r5
 8007adc:	dae3      	bge.n	8007aa6 <__utoa+0x36>
 8007ade:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8007ae2:	780e      	ldrb	r6, [r1, #0]
 8007ae4:	7006      	strb	r6, [r0, #0]
 8007ae6:	3201      	adds	r2, #1
 8007ae8:	f801 5901 	strb.w	r5, [r1], #-1
 8007aec:	e7f4      	b.n	8007ad8 <__utoa+0x68>
 8007aee:	bf00      	nop
 8007af0:	08008dd8 	.word	0x08008dd8

08007af4 <__sflush_r>:
 8007af4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007afc:	0716      	lsls	r6, r2, #28
 8007afe:	4605      	mov	r5, r0
 8007b00:	460c      	mov	r4, r1
 8007b02:	d454      	bmi.n	8007bae <__sflush_r+0xba>
 8007b04:	684b      	ldr	r3, [r1, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	dc02      	bgt.n	8007b10 <__sflush_r+0x1c>
 8007b0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	dd48      	ble.n	8007ba2 <__sflush_r+0xae>
 8007b10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b12:	2e00      	cmp	r6, #0
 8007b14:	d045      	beq.n	8007ba2 <__sflush_r+0xae>
 8007b16:	2300      	movs	r3, #0
 8007b18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b1c:	682f      	ldr	r7, [r5, #0]
 8007b1e:	6a21      	ldr	r1, [r4, #32]
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	d030      	beq.n	8007b86 <__sflush_r+0x92>
 8007b24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b26:	89a3      	ldrh	r3, [r4, #12]
 8007b28:	0759      	lsls	r1, r3, #29
 8007b2a:	d505      	bpl.n	8007b38 <__sflush_r+0x44>
 8007b2c:	6863      	ldr	r3, [r4, #4]
 8007b2e:	1ad2      	subs	r2, r2, r3
 8007b30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b32:	b10b      	cbz	r3, 8007b38 <__sflush_r+0x44>
 8007b34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b36:	1ad2      	subs	r2, r2, r3
 8007b38:	2300      	movs	r3, #0
 8007b3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b3c:	6a21      	ldr	r1, [r4, #32]
 8007b3e:	4628      	mov	r0, r5
 8007b40:	47b0      	blx	r6
 8007b42:	1c43      	adds	r3, r0, #1
 8007b44:	89a3      	ldrh	r3, [r4, #12]
 8007b46:	d106      	bne.n	8007b56 <__sflush_r+0x62>
 8007b48:	6829      	ldr	r1, [r5, #0]
 8007b4a:	291d      	cmp	r1, #29
 8007b4c:	d82b      	bhi.n	8007ba6 <__sflush_r+0xb2>
 8007b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf8 <__sflush_r+0x104>)
 8007b50:	410a      	asrs	r2, r1
 8007b52:	07d6      	lsls	r6, r2, #31
 8007b54:	d427      	bmi.n	8007ba6 <__sflush_r+0xb2>
 8007b56:	2200      	movs	r2, #0
 8007b58:	6062      	str	r2, [r4, #4]
 8007b5a:	04d9      	lsls	r1, r3, #19
 8007b5c:	6922      	ldr	r2, [r4, #16]
 8007b5e:	6022      	str	r2, [r4, #0]
 8007b60:	d504      	bpl.n	8007b6c <__sflush_r+0x78>
 8007b62:	1c42      	adds	r2, r0, #1
 8007b64:	d101      	bne.n	8007b6a <__sflush_r+0x76>
 8007b66:	682b      	ldr	r3, [r5, #0]
 8007b68:	b903      	cbnz	r3, 8007b6c <__sflush_r+0x78>
 8007b6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b6e:	602f      	str	r7, [r5, #0]
 8007b70:	b1b9      	cbz	r1, 8007ba2 <__sflush_r+0xae>
 8007b72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b76:	4299      	cmp	r1, r3
 8007b78:	d002      	beq.n	8007b80 <__sflush_r+0x8c>
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	f000 faaa 	bl	80080d4 <_free_r>
 8007b80:	2300      	movs	r3, #0
 8007b82:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b84:	e00d      	b.n	8007ba2 <__sflush_r+0xae>
 8007b86:	2301      	movs	r3, #1
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b0      	blx	r6
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	1c50      	adds	r0, r2, #1
 8007b90:	d1c9      	bne.n	8007b26 <__sflush_r+0x32>
 8007b92:	682b      	ldr	r3, [r5, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d0c6      	beq.n	8007b26 <__sflush_r+0x32>
 8007b98:	2b1d      	cmp	r3, #29
 8007b9a:	d001      	beq.n	8007ba0 <__sflush_r+0xac>
 8007b9c:	2b16      	cmp	r3, #22
 8007b9e:	d11e      	bne.n	8007bde <__sflush_r+0xea>
 8007ba0:	602f      	str	r7, [r5, #0]
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e022      	b.n	8007bec <__sflush_r+0xf8>
 8007ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007baa:	b21b      	sxth	r3, r3
 8007bac:	e01b      	b.n	8007be6 <__sflush_r+0xf2>
 8007bae:	690f      	ldr	r7, [r1, #16]
 8007bb0:	2f00      	cmp	r7, #0
 8007bb2:	d0f6      	beq.n	8007ba2 <__sflush_r+0xae>
 8007bb4:	0793      	lsls	r3, r2, #30
 8007bb6:	680e      	ldr	r6, [r1, #0]
 8007bb8:	bf08      	it	eq
 8007bba:	694b      	ldreq	r3, [r1, #20]
 8007bbc:	600f      	str	r7, [r1, #0]
 8007bbe:	bf18      	it	ne
 8007bc0:	2300      	movne	r3, #0
 8007bc2:	eba6 0807 	sub.w	r8, r6, r7
 8007bc6:	608b      	str	r3, [r1, #8]
 8007bc8:	f1b8 0f00 	cmp.w	r8, #0
 8007bcc:	dde9      	ble.n	8007ba2 <__sflush_r+0xae>
 8007bce:	6a21      	ldr	r1, [r4, #32]
 8007bd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bd2:	4643      	mov	r3, r8
 8007bd4:	463a      	mov	r2, r7
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	47b0      	blx	r6
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	dc08      	bgt.n	8007bf0 <__sflush_r+0xfc>
 8007bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007be2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007be6:	81a3      	strh	r3, [r4, #12]
 8007be8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bf0:	4407      	add	r7, r0
 8007bf2:	eba8 0800 	sub.w	r8, r8, r0
 8007bf6:	e7e7      	b.n	8007bc8 <__sflush_r+0xd4>
 8007bf8:	dfbffffe 	.word	0xdfbffffe

08007bfc <_fflush_r>:
 8007bfc:	b538      	push	{r3, r4, r5, lr}
 8007bfe:	690b      	ldr	r3, [r1, #16]
 8007c00:	4605      	mov	r5, r0
 8007c02:	460c      	mov	r4, r1
 8007c04:	b913      	cbnz	r3, 8007c0c <_fflush_r+0x10>
 8007c06:	2500      	movs	r5, #0
 8007c08:	4628      	mov	r0, r5
 8007c0a:	bd38      	pop	{r3, r4, r5, pc}
 8007c0c:	b118      	cbz	r0, 8007c16 <_fflush_r+0x1a>
 8007c0e:	6a03      	ldr	r3, [r0, #32]
 8007c10:	b90b      	cbnz	r3, 8007c16 <_fflush_r+0x1a>
 8007c12:	f000 f8bb 	bl	8007d8c <__sinit>
 8007c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d0f3      	beq.n	8007c06 <_fflush_r+0xa>
 8007c1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c20:	07d0      	lsls	r0, r2, #31
 8007c22:	d404      	bmi.n	8007c2e <_fflush_r+0x32>
 8007c24:	0599      	lsls	r1, r3, #22
 8007c26:	d402      	bmi.n	8007c2e <_fflush_r+0x32>
 8007c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c2a:	f7f9 fe97 	bl	800195c <__retarget_lock_acquire_recursive>
 8007c2e:	4628      	mov	r0, r5
 8007c30:	4621      	mov	r1, r4
 8007c32:	f7ff ff5f 	bl	8007af4 <__sflush_r>
 8007c36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c38:	07da      	lsls	r2, r3, #31
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	d4e4      	bmi.n	8007c08 <_fflush_r+0xc>
 8007c3e:	89a3      	ldrh	r3, [r4, #12]
 8007c40:	059b      	lsls	r3, r3, #22
 8007c42:	d4e1      	bmi.n	8007c08 <_fflush_r+0xc>
 8007c44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c46:	f7f9 fe9e 	bl	8001986 <__retarget_lock_release_recursive>
 8007c4a:	e7dd      	b.n	8007c08 <_fflush_r+0xc>

08007c4c <fflush>:
 8007c4c:	4601      	mov	r1, r0
 8007c4e:	b920      	cbnz	r0, 8007c5a <fflush+0xe>
 8007c50:	4a04      	ldr	r2, [pc, #16]	@ (8007c64 <fflush+0x18>)
 8007c52:	4905      	ldr	r1, [pc, #20]	@ (8007c68 <fflush+0x1c>)
 8007c54:	4805      	ldr	r0, [pc, #20]	@ (8007c6c <fflush+0x20>)
 8007c56:	f000 b8b1 	b.w	8007dbc <_fwalk_sglue>
 8007c5a:	4b05      	ldr	r3, [pc, #20]	@ (8007c70 <fflush+0x24>)
 8007c5c:	6818      	ldr	r0, [r3, #0]
 8007c5e:	f7ff bfcd 	b.w	8007bfc <_fflush_r>
 8007c62:	bf00      	nop
 8007c64:	20000024 	.word	0x20000024
 8007c68:	08007bfd 	.word	0x08007bfd
 8007c6c:	20000034 	.word	0x20000034
 8007c70:	20000030 	.word	0x20000030

08007c74 <std>:
 8007c74:	2300      	movs	r3, #0
 8007c76:	b510      	push	{r4, lr}
 8007c78:	4604      	mov	r4, r0
 8007c7a:	e9c0 3300 	strd	r3, r3, [r0]
 8007c7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c82:	6083      	str	r3, [r0, #8]
 8007c84:	8181      	strh	r1, [r0, #12]
 8007c86:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c88:	81c2      	strh	r2, [r0, #14]
 8007c8a:	6183      	str	r3, [r0, #24]
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	2208      	movs	r2, #8
 8007c90:	305c      	adds	r0, #92	@ 0x5c
 8007c92:	f000 f906 	bl	8007ea2 <memset>
 8007c96:	4b0d      	ldr	r3, [pc, #52]	@ (8007ccc <std+0x58>)
 8007c98:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd0 <std+0x5c>)
 8007c9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd4 <std+0x60>)
 8007ca0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <std+0x64>)
 8007ca4:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cdc <std+0x68>)
 8007ca8:	6224      	str	r4, [r4, #32]
 8007caa:	429c      	cmp	r4, r3
 8007cac:	d006      	beq.n	8007cbc <std+0x48>
 8007cae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cb2:	4294      	cmp	r4, r2
 8007cb4:	d002      	beq.n	8007cbc <std+0x48>
 8007cb6:	33d0      	adds	r3, #208	@ 0xd0
 8007cb8:	429c      	cmp	r4, r3
 8007cba:	d105      	bne.n	8007cc8 <std+0x54>
 8007cbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc4:	f7f9 be23 	b.w	800190e <__retarget_lock_init_recursive>
 8007cc8:	bd10      	pop	{r4, pc}
 8007cca:	bf00      	nop
 8007ccc:	08007e1d 	.word	0x08007e1d
 8007cd0:	08007e3f 	.word	0x08007e3f
 8007cd4:	08007e77 	.word	0x08007e77
 8007cd8:	08007e9b 	.word	0x08007e9b
 8007cdc:	20004ca0 	.word	0x20004ca0

08007ce0 <stdio_exit_handler>:
 8007ce0:	4a02      	ldr	r2, [pc, #8]	@ (8007cec <stdio_exit_handler+0xc>)
 8007ce2:	4903      	ldr	r1, [pc, #12]	@ (8007cf0 <stdio_exit_handler+0x10>)
 8007ce4:	4803      	ldr	r0, [pc, #12]	@ (8007cf4 <stdio_exit_handler+0x14>)
 8007ce6:	f000 b869 	b.w	8007dbc <_fwalk_sglue>
 8007cea:	bf00      	nop
 8007cec:	20000024 	.word	0x20000024
 8007cf0:	08007bfd 	.word	0x08007bfd
 8007cf4:	20000034 	.word	0x20000034

08007cf8 <cleanup_stdio>:
 8007cf8:	6841      	ldr	r1, [r0, #4]
 8007cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8007d2c <cleanup_stdio+0x34>)
 8007cfc:	4299      	cmp	r1, r3
 8007cfe:	b510      	push	{r4, lr}
 8007d00:	4604      	mov	r4, r0
 8007d02:	d001      	beq.n	8007d08 <cleanup_stdio+0x10>
 8007d04:	f7ff ff7a 	bl	8007bfc <_fflush_r>
 8007d08:	68a1      	ldr	r1, [r4, #8]
 8007d0a:	4b09      	ldr	r3, [pc, #36]	@ (8007d30 <cleanup_stdio+0x38>)
 8007d0c:	4299      	cmp	r1, r3
 8007d0e:	d002      	beq.n	8007d16 <cleanup_stdio+0x1e>
 8007d10:	4620      	mov	r0, r4
 8007d12:	f7ff ff73 	bl	8007bfc <_fflush_r>
 8007d16:	68e1      	ldr	r1, [r4, #12]
 8007d18:	4b06      	ldr	r3, [pc, #24]	@ (8007d34 <cleanup_stdio+0x3c>)
 8007d1a:	4299      	cmp	r1, r3
 8007d1c:	d004      	beq.n	8007d28 <cleanup_stdio+0x30>
 8007d1e:	4620      	mov	r0, r4
 8007d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d24:	f7ff bf6a 	b.w	8007bfc <_fflush_r>
 8007d28:	bd10      	pop	{r4, pc}
 8007d2a:	bf00      	nop
 8007d2c:	20004ca0 	.word	0x20004ca0
 8007d30:	20004d08 	.word	0x20004d08
 8007d34:	20004d70 	.word	0x20004d70

08007d38 <global_stdio_init.part.0>:
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8007d68 <global_stdio_init.part.0+0x30>)
 8007d3c:	4c0b      	ldr	r4, [pc, #44]	@ (8007d6c <global_stdio_init.part.0+0x34>)
 8007d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8007d70 <global_stdio_init.part.0+0x38>)
 8007d40:	601a      	str	r2, [r3, #0]
 8007d42:	4620      	mov	r0, r4
 8007d44:	2200      	movs	r2, #0
 8007d46:	2104      	movs	r1, #4
 8007d48:	f7ff ff94 	bl	8007c74 <std>
 8007d4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d50:	2201      	movs	r2, #1
 8007d52:	2109      	movs	r1, #9
 8007d54:	f7ff ff8e 	bl	8007c74 <std>
 8007d58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d5c:	2202      	movs	r2, #2
 8007d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d62:	2112      	movs	r1, #18
 8007d64:	f7ff bf86 	b.w	8007c74 <std>
 8007d68:	20004dd8 	.word	0x20004dd8
 8007d6c:	20004ca0 	.word	0x20004ca0
 8007d70:	08007ce1 	.word	0x08007ce1

08007d74 <__sfp_lock_acquire>:
 8007d74:	4801      	ldr	r0, [pc, #4]	@ (8007d7c <__sfp_lock_acquire+0x8>)
 8007d76:	f7f9 bdf1 	b.w	800195c <__retarget_lock_acquire_recursive>
 8007d7a:	bf00      	nop
 8007d7c:	20000294 	.word	0x20000294

08007d80 <__sfp_lock_release>:
 8007d80:	4801      	ldr	r0, [pc, #4]	@ (8007d88 <__sfp_lock_release+0x8>)
 8007d82:	f7f9 be00 	b.w	8001986 <__retarget_lock_release_recursive>
 8007d86:	bf00      	nop
 8007d88:	20000294 	.word	0x20000294

08007d8c <__sinit>:
 8007d8c:	b510      	push	{r4, lr}
 8007d8e:	4604      	mov	r4, r0
 8007d90:	f7ff fff0 	bl	8007d74 <__sfp_lock_acquire>
 8007d94:	6a23      	ldr	r3, [r4, #32]
 8007d96:	b11b      	cbz	r3, 8007da0 <__sinit+0x14>
 8007d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d9c:	f7ff bff0 	b.w	8007d80 <__sfp_lock_release>
 8007da0:	4b04      	ldr	r3, [pc, #16]	@ (8007db4 <__sinit+0x28>)
 8007da2:	6223      	str	r3, [r4, #32]
 8007da4:	4b04      	ldr	r3, [pc, #16]	@ (8007db8 <__sinit+0x2c>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1f5      	bne.n	8007d98 <__sinit+0xc>
 8007dac:	f7ff ffc4 	bl	8007d38 <global_stdio_init.part.0>
 8007db0:	e7f2      	b.n	8007d98 <__sinit+0xc>
 8007db2:	bf00      	nop
 8007db4:	08007cf9 	.word	0x08007cf9
 8007db8:	20004dd8 	.word	0x20004dd8

08007dbc <_fwalk_sglue>:
 8007dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc0:	4607      	mov	r7, r0
 8007dc2:	4688      	mov	r8, r1
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	2600      	movs	r6, #0
 8007dc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dcc:	f1b9 0901 	subs.w	r9, r9, #1
 8007dd0:	d505      	bpl.n	8007dde <_fwalk_sglue+0x22>
 8007dd2:	6824      	ldr	r4, [r4, #0]
 8007dd4:	2c00      	cmp	r4, #0
 8007dd6:	d1f7      	bne.n	8007dc8 <_fwalk_sglue+0xc>
 8007dd8:	4630      	mov	r0, r6
 8007dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dde:	89ab      	ldrh	r3, [r5, #12]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d907      	bls.n	8007df4 <_fwalk_sglue+0x38>
 8007de4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007de8:	3301      	adds	r3, #1
 8007dea:	d003      	beq.n	8007df4 <_fwalk_sglue+0x38>
 8007dec:	4629      	mov	r1, r5
 8007dee:	4638      	mov	r0, r7
 8007df0:	47c0      	blx	r8
 8007df2:	4306      	orrs	r6, r0
 8007df4:	3568      	adds	r5, #104	@ 0x68
 8007df6:	e7e9      	b.n	8007dcc <_fwalk_sglue+0x10>

08007df8 <iprintf>:
 8007df8:	b40f      	push	{r0, r1, r2, r3}
 8007dfa:	b507      	push	{r0, r1, r2, lr}
 8007dfc:	4906      	ldr	r1, [pc, #24]	@ (8007e18 <iprintf+0x20>)
 8007dfe:	ab04      	add	r3, sp, #16
 8007e00:	6808      	ldr	r0, [r1, #0]
 8007e02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e06:	6881      	ldr	r1, [r0, #8]
 8007e08:	9301      	str	r3, [sp, #4]
 8007e0a:	f000 f9d7 	bl	80081bc <_vfiprintf_r>
 8007e0e:	b003      	add	sp, #12
 8007e10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e14:	b004      	add	sp, #16
 8007e16:	4770      	bx	lr
 8007e18:	20000030 	.word	0x20000030

08007e1c <__sread>:
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	460c      	mov	r4, r1
 8007e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e24:	f000 f8e2 	bl	8007fec <_read_r>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	bfab      	itete	ge
 8007e2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e2e:	89a3      	ldrhlt	r3, [r4, #12]
 8007e30:	181b      	addge	r3, r3, r0
 8007e32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e36:	bfac      	ite	ge
 8007e38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e3a:	81a3      	strhlt	r3, [r4, #12]
 8007e3c:	bd10      	pop	{r4, pc}

08007e3e <__swrite>:
 8007e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e42:	461f      	mov	r7, r3
 8007e44:	898b      	ldrh	r3, [r1, #12]
 8007e46:	05db      	lsls	r3, r3, #23
 8007e48:	4605      	mov	r5, r0
 8007e4a:	460c      	mov	r4, r1
 8007e4c:	4616      	mov	r6, r2
 8007e4e:	d505      	bpl.n	8007e5c <__swrite+0x1e>
 8007e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e54:	2302      	movs	r3, #2
 8007e56:	2200      	movs	r2, #0
 8007e58:	f000 f8b6 	bl	8007fc8 <_lseek_r>
 8007e5c:	89a3      	ldrh	r3, [r4, #12]
 8007e5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e66:	81a3      	strh	r3, [r4, #12]
 8007e68:	4632      	mov	r2, r6
 8007e6a:	463b      	mov	r3, r7
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e72:	f000 b8dd 	b.w	8008030 <_write_r>

08007e76 <__sseek>:
 8007e76:	b510      	push	{r4, lr}
 8007e78:	460c      	mov	r4, r1
 8007e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e7e:	f000 f8a3 	bl	8007fc8 <_lseek_r>
 8007e82:	1c43      	adds	r3, r0, #1
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	bf15      	itete	ne
 8007e88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e92:	81a3      	strheq	r3, [r4, #12]
 8007e94:	bf18      	it	ne
 8007e96:	81a3      	strhne	r3, [r4, #12]
 8007e98:	bd10      	pop	{r4, pc}

08007e9a <__sclose>:
 8007e9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e9e:	f000 b82d 	b.w	8007efc <_close_r>

08007ea2 <memset>:
 8007ea2:	4402      	add	r2, r0
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d100      	bne.n	8007eac <memset+0xa>
 8007eaa:	4770      	bx	lr
 8007eac:	f803 1b01 	strb.w	r1, [r3], #1
 8007eb0:	e7f9      	b.n	8007ea6 <memset+0x4>

08007eb2 <strncmp>:
 8007eb2:	b510      	push	{r4, lr}
 8007eb4:	b16a      	cbz	r2, 8007ed2 <strncmp+0x20>
 8007eb6:	3901      	subs	r1, #1
 8007eb8:	1884      	adds	r4, r0, r2
 8007eba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ebe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d103      	bne.n	8007ece <strncmp+0x1c>
 8007ec6:	42a0      	cmp	r0, r4
 8007ec8:	d001      	beq.n	8007ece <strncmp+0x1c>
 8007eca:	2a00      	cmp	r2, #0
 8007ecc:	d1f5      	bne.n	8007eba <strncmp+0x8>
 8007ece:	1ad0      	subs	r0, r2, r3
 8007ed0:	bd10      	pop	{r4, pc}
 8007ed2:	4610      	mov	r0, r2
 8007ed4:	e7fc      	b.n	8007ed0 <strncmp+0x1e>

08007ed6 <strncpy>:
 8007ed6:	b510      	push	{r4, lr}
 8007ed8:	3901      	subs	r1, #1
 8007eda:	4603      	mov	r3, r0
 8007edc:	b132      	cbz	r2, 8007eec <strncpy+0x16>
 8007ede:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007ee2:	f803 4b01 	strb.w	r4, [r3], #1
 8007ee6:	3a01      	subs	r2, #1
 8007ee8:	2c00      	cmp	r4, #0
 8007eea:	d1f7      	bne.n	8007edc <strncpy+0x6>
 8007eec:	441a      	add	r2, r3
 8007eee:	2100      	movs	r1, #0
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d100      	bne.n	8007ef6 <strncpy+0x20>
 8007ef4:	bd10      	pop	{r4, pc}
 8007ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8007efa:	e7f9      	b.n	8007ef0 <strncpy+0x1a>

08007efc <_close_r>:
 8007efc:	b538      	push	{r3, r4, r5, lr}
 8007efe:	4d06      	ldr	r5, [pc, #24]	@ (8007f18 <_close_r+0x1c>)
 8007f00:	2300      	movs	r3, #0
 8007f02:	4604      	mov	r4, r0
 8007f04:	4608      	mov	r0, r1
 8007f06:	602b      	str	r3, [r5, #0]
 8007f08:	f7f9 fa83 	bl	8001412 <_close>
 8007f0c:	1c43      	adds	r3, r0, #1
 8007f0e:	d102      	bne.n	8007f16 <_close_r+0x1a>
 8007f10:	682b      	ldr	r3, [r5, #0]
 8007f12:	b103      	cbz	r3, 8007f16 <_close_r+0x1a>
 8007f14:	6023      	str	r3, [r4, #0]
 8007f16:	bd38      	pop	{r3, r4, r5, pc}
 8007f18:	20004ddc 	.word	0x20004ddc

08007f1c <_reclaim_reent>:
 8007f1c:	4b29      	ldr	r3, [pc, #164]	@ (8007fc4 <_reclaim_reent+0xa8>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4283      	cmp	r3, r0
 8007f22:	b570      	push	{r4, r5, r6, lr}
 8007f24:	4604      	mov	r4, r0
 8007f26:	d04b      	beq.n	8007fc0 <_reclaim_reent+0xa4>
 8007f28:	69c3      	ldr	r3, [r0, #28]
 8007f2a:	b1ab      	cbz	r3, 8007f58 <_reclaim_reent+0x3c>
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	b16b      	cbz	r3, 8007f4c <_reclaim_reent+0x30>
 8007f30:	2500      	movs	r5, #0
 8007f32:	69e3      	ldr	r3, [r4, #28]
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	5959      	ldr	r1, [r3, r5]
 8007f38:	2900      	cmp	r1, #0
 8007f3a:	d13b      	bne.n	8007fb4 <_reclaim_reent+0x98>
 8007f3c:	3504      	adds	r5, #4
 8007f3e:	2d80      	cmp	r5, #128	@ 0x80
 8007f40:	d1f7      	bne.n	8007f32 <_reclaim_reent+0x16>
 8007f42:	69e3      	ldr	r3, [r4, #28]
 8007f44:	4620      	mov	r0, r4
 8007f46:	68d9      	ldr	r1, [r3, #12]
 8007f48:	f000 f8c4 	bl	80080d4 <_free_r>
 8007f4c:	69e3      	ldr	r3, [r4, #28]
 8007f4e:	6819      	ldr	r1, [r3, #0]
 8007f50:	b111      	cbz	r1, 8007f58 <_reclaim_reent+0x3c>
 8007f52:	4620      	mov	r0, r4
 8007f54:	f000 f8be 	bl	80080d4 <_free_r>
 8007f58:	6961      	ldr	r1, [r4, #20]
 8007f5a:	b111      	cbz	r1, 8007f62 <_reclaim_reent+0x46>
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f000 f8b9 	bl	80080d4 <_free_r>
 8007f62:	69e1      	ldr	r1, [r4, #28]
 8007f64:	b111      	cbz	r1, 8007f6c <_reclaim_reent+0x50>
 8007f66:	4620      	mov	r0, r4
 8007f68:	f000 f8b4 	bl	80080d4 <_free_r>
 8007f6c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f6e:	b111      	cbz	r1, 8007f76 <_reclaim_reent+0x5a>
 8007f70:	4620      	mov	r0, r4
 8007f72:	f000 f8af 	bl	80080d4 <_free_r>
 8007f76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f78:	b111      	cbz	r1, 8007f80 <_reclaim_reent+0x64>
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 f8aa 	bl	80080d4 <_free_r>
 8007f80:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007f82:	b111      	cbz	r1, 8007f8a <_reclaim_reent+0x6e>
 8007f84:	4620      	mov	r0, r4
 8007f86:	f000 f8a5 	bl	80080d4 <_free_r>
 8007f8a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007f8c:	b111      	cbz	r1, 8007f94 <_reclaim_reent+0x78>
 8007f8e:	4620      	mov	r0, r4
 8007f90:	f000 f8a0 	bl	80080d4 <_free_r>
 8007f94:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007f96:	b111      	cbz	r1, 8007f9e <_reclaim_reent+0x82>
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f000 f89b 	bl	80080d4 <_free_r>
 8007f9e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007fa0:	b111      	cbz	r1, 8007fa8 <_reclaim_reent+0x8c>
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f000 f896 	bl	80080d4 <_free_r>
 8007fa8:	6a23      	ldr	r3, [r4, #32]
 8007faa:	b14b      	cbz	r3, 8007fc0 <_reclaim_reent+0xa4>
 8007fac:	4620      	mov	r0, r4
 8007fae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007fb2:	4718      	bx	r3
 8007fb4:	680e      	ldr	r6, [r1, #0]
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f000 f88c 	bl	80080d4 <_free_r>
 8007fbc:	4631      	mov	r1, r6
 8007fbe:	e7bb      	b.n	8007f38 <_reclaim_reent+0x1c>
 8007fc0:	bd70      	pop	{r4, r5, r6, pc}
 8007fc2:	bf00      	nop
 8007fc4:	20000030 	.word	0x20000030

08007fc8 <_lseek_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	4d07      	ldr	r5, [pc, #28]	@ (8007fe8 <_lseek_r+0x20>)
 8007fcc:	4604      	mov	r4, r0
 8007fce:	4608      	mov	r0, r1
 8007fd0:	4611      	mov	r1, r2
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	602a      	str	r2, [r5, #0]
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	f7f9 fa42 	bl	8001460 <_lseek>
 8007fdc:	1c43      	adds	r3, r0, #1
 8007fde:	d102      	bne.n	8007fe6 <_lseek_r+0x1e>
 8007fe0:	682b      	ldr	r3, [r5, #0]
 8007fe2:	b103      	cbz	r3, 8007fe6 <_lseek_r+0x1e>
 8007fe4:	6023      	str	r3, [r4, #0]
 8007fe6:	bd38      	pop	{r3, r4, r5, pc}
 8007fe8:	20004ddc 	.word	0x20004ddc

08007fec <_read_r>:
 8007fec:	b538      	push	{r3, r4, r5, lr}
 8007fee:	4d07      	ldr	r5, [pc, #28]	@ (800800c <_read_r+0x20>)
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	4608      	mov	r0, r1
 8007ff4:	4611      	mov	r1, r2
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	602a      	str	r2, [r5, #0]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	f7f9 f9ec 	bl	80013d8 <_read>
 8008000:	1c43      	adds	r3, r0, #1
 8008002:	d102      	bne.n	800800a <_read_r+0x1e>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	b103      	cbz	r3, 800800a <_read_r+0x1e>
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	bd38      	pop	{r3, r4, r5, pc}
 800800c:	20004ddc 	.word	0x20004ddc

08008010 <_sbrk_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4d06      	ldr	r5, [pc, #24]	@ (800802c <_sbrk_r+0x1c>)
 8008014:	2300      	movs	r3, #0
 8008016:	4604      	mov	r4, r0
 8008018:	4608      	mov	r0, r1
 800801a:	602b      	str	r3, [r5, #0]
 800801c:	f7f9 fa2e 	bl	800147c <_sbrk>
 8008020:	1c43      	adds	r3, r0, #1
 8008022:	d102      	bne.n	800802a <_sbrk_r+0x1a>
 8008024:	682b      	ldr	r3, [r5, #0]
 8008026:	b103      	cbz	r3, 800802a <_sbrk_r+0x1a>
 8008028:	6023      	str	r3, [r4, #0]
 800802a:	bd38      	pop	{r3, r4, r5, pc}
 800802c:	20004ddc 	.word	0x20004ddc

08008030 <_write_r>:
 8008030:	b538      	push	{r3, r4, r5, lr}
 8008032:	4d07      	ldr	r5, [pc, #28]	@ (8008050 <_write_r+0x20>)
 8008034:	4604      	mov	r4, r0
 8008036:	4608      	mov	r0, r1
 8008038:	4611      	mov	r1, r2
 800803a:	2200      	movs	r2, #0
 800803c:	602a      	str	r2, [r5, #0]
 800803e:	461a      	mov	r2, r3
 8008040:	f7f8 fc50 	bl	80008e4 <_write>
 8008044:	1c43      	adds	r3, r0, #1
 8008046:	d102      	bne.n	800804e <_write_r+0x1e>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	b103      	cbz	r3, 800804e <_write_r+0x1e>
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	bd38      	pop	{r3, r4, r5, pc}
 8008050:	20004ddc 	.word	0x20004ddc

08008054 <__errno>:
 8008054:	4b01      	ldr	r3, [pc, #4]	@ (800805c <__errno+0x8>)
 8008056:	6818      	ldr	r0, [r3, #0]
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	20000030 	.word	0x20000030

08008060 <__libc_init_array>:
 8008060:	b570      	push	{r4, r5, r6, lr}
 8008062:	4d0d      	ldr	r5, [pc, #52]	@ (8008098 <__libc_init_array+0x38>)
 8008064:	4c0d      	ldr	r4, [pc, #52]	@ (800809c <__libc_init_array+0x3c>)
 8008066:	1b64      	subs	r4, r4, r5
 8008068:	10a4      	asrs	r4, r4, #2
 800806a:	2600      	movs	r6, #0
 800806c:	42a6      	cmp	r6, r4
 800806e:	d109      	bne.n	8008084 <__libc_init_array+0x24>
 8008070:	4d0b      	ldr	r5, [pc, #44]	@ (80080a0 <__libc_init_array+0x40>)
 8008072:	4c0c      	ldr	r4, [pc, #48]	@ (80080a4 <__libc_init_array+0x44>)
 8008074:	f000 fc60 	bl	8008938 <_init>
 8008078:	1b64      	subs	r4, r4, r5
 800807a:	10a4      	asrs	r4, r4, #2
 800807c:	2600      	movs	r6, #0
 800807e:	42a6      	cmp	r6, r4
 8008080:	d105      	bne.n	800808e <__libc_init_array+0x2e>
 8008082:	bd70      	pop	{r4, r5, r6, pc}
 8008084:	f855 3b04 	ldr.w	r3, [r5], #4
 8008088:	4798      	blx	r3
 800808a:	3601      	adds	r6, #1
 800808c:	e7ee      	b.n	800806c <__libc_init_array+0xc>
 800808e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008092:	4798      	blx	r3
 8008094:	3601      	adds	r6, #1
 8008096:	e7f2      	b.n	800807e <__libc_init_array+0x1e>
 8008098:	08008f3c 	.word	0x08008f3c
 800809c:	08008f3c 	.word	0x08008f3c
 80080a0:	08008f3c 	.word	0x08008f3c
 80080a4:	08008f40 	.word	0x08008f40

080080a8 <strcpy>:
 80080a8:	4603      	mov	r3, r0
 80080aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080ae:	f803 2b01 	strb.w	r2, [r3], #1
 80080b2:	2a00      	cmp	r2, #0
 80080b4:	d1f9      	bne.n	80080aa <strcpy+0x2>
 80080b6:	4770      	bx	lr

080080b8 <memcpy>:
 80080b8:	440a      	add	r2, r1
 80080ba:	4291      	cmp	r1, r2
 80080bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80080c0:	d100      	bne.n	80080c4 <memcpy+0xc>
 80080c2:	4770      	bx	lr
 80080c4:	b510      	push	{r4, lr}
 80080c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080ce:	4291      	cmp	r1, r2
 80080d0:	d1f9      	bne.n	80080c6 <memcpy+0xe>
 80080d2:	bd10      	pop	{r4, pc}

080080d4 <_free_r>:
 80080d4:	b538      	push	{r3, r4, r5, lr}
 80080d6:	4605      	mov	r5, r0
 80080d8:	2900      	cmp	r1, #0
 80080da:	d041      	beq.n	8008160 <_free_r+0x8c>
 80080dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080e0:	1f0c      	subs	r4, r1, #4
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	bfb8      	it	lt
 80080e6:	18e4      	addlt	r4, r4, r3
 80080e8:	f7ff fc32 	bl	8007950 <__malloc_lock>
 80080ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008164 <_free_r+0x90>)
 80080ee:	6813      	ldr	r3, [r2, #0]
 80080f0:	b933      	cbnz	r3, 8008100 <_free_r+0x2c>
 80080f2:	6063      	str	r3, [r4, #4]
 80080f4:	6014      	str	r4, [r2, #0]
 80080f6:	4628      	mov	r0, r5
 80080f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080fc:	f7ff bc2e 	b.w	800795c <__malloc_unlock>
 8008100:	42a3      	cmp	r3, r4
 8008102:	d908      	bls.n	8008116 <_free_r+0x42>
 8008104:	6820      	ldr	r0, [r4, #0]
 8008106:	1821      	adds	r1, r4, r0
 8008108:	428b      	cmp	r3, r1
 800810a:	bf01      	itttt	eq
 800810c:	6819      	ldreq	r1, [r3, #0]
 800810e:	685b      	ldreq	r3, [r3, #4]
 8008110:	1809      	addeq	r1, r1, r0
 8008112:	6021      	streq	r1, [r4, #0]
 8008114:	e7ed      	b.n	80080f2 <_free_r+0x1e>
 8008116:	461a      	mov	r2, r3
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	b10b      	cbz	r3, 8008120 <_free_r+0x4c>
 800811c:	42a3      	cmp	r3, r4
 800811e:	d9fa      	bls.n	8008116 <_free_r+0x42>
 8008120:	6811      	ldr	r1, [r2, #0]
 8008122:	1850      	adds	r0, r2, r1
 8008124:	42a0      	cmp	r0, r4
 8008126:	d10b      	bne.n	8008140 <_free_r+0x6c>
 8008128:	6820      	ldr	r0, [r4, #0]
 800812a:	4401      	add	r1, r0
 800812c:	1850      	adds	r0, r2, r1
 800812e:	4283      	cmp	r3, r0
 8008130:	6011      	str	r1, [r2, #0]
 8008132:	d1e0      	bne.n	80080f6 <_free_r+0x22>
 8008134:	6818      	ldr	r0, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	6053      	str	r3, [r2, #4]
 800813a:	4408      	add	r0, r1
 800813c:	6010      	str	r0, [r2, #0]
 800813e:	e7da      	b.n	80080f6 <_free_r+0x22>
 8008140:	d902      	bls.n	8008148 <_free_r+0x74>
 8008142:	230c      	movs	r3, #12
 8008144:	602b      	str	r3, [r5, #0]
 8008146:	e7d6      	b.n	80080f6 <_free_r+0x22>
 8008148:	6820      	ldr	r0, [r4, #0]
 800814a:	1821      	adds	r1, r4, r0
 800814c:	428b      	cmp	r3, r1
 800814e:	bf04      	itt	eq
 8008150:	6819      	ldreq	r1, [r3, #0]
 8008152:	685b      	ldreq	r3, [r3, #4]
 8008154:	6063      	str	r3, [r4, #4]
 8008156:	bf04      	itt	eq
 8008158:	1809      	addeq	r1, r1, r0
 800815a:	6021      	streq	r1, [r4, #0]
 800815c:	6054      	str	r4, [r2, #4]
 800815e:	e7ca      	b.n	80080f6 <_free_r+0x22>
 8008160:	bd38      	pop	{r3, r4, r5, pc}
 8008162:	bf00      	nop
 8008164:	20004c9c 	.word	0x20004c9c

08008168 <__sfputc_r>:
 8008168:	6893      	ldr	r3, [r2, #8]
 800816a:	3b01      	subs	r3, #1
 800816c:	2b00      	cmp	r3, #0
 800816e:	b410      	push	{r4}
 8008170:	6093      	str	r3, [r2, #8]
 8008172:	da08      	bge.n	8008186 <__sfputc_r+0x1e>
 8008174:	6994      	ldr	r4, [r2, #24]
 8008176:	42a3      	cmp	r3, r4
 8008178:	db01      	blt.n	800817e <__sfputc_r+0x16>
 800817a:	290a      	cmp	r1, #10
 800817c:	d103      	bne.n	8008186 <__sfputc_r+0x1e>
 800817e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008182:	f000 bac1 	b.w	8008708 <__swbuf_r>
 8008186:	6813      	ldr	r3, [r2, #0]
 8008188:	1c58      	adds	r0, r3, #1
 800818a:	6010      	str	r0, [r2, #0]
 800818c:	7019      	strb	r1, [r3, #0]
 800818e:	4608      	mov	r0, r1
 8008190:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008194:	4770      	bx	lr

08008196 <__sfputs_r>:
 8008196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008198:	4606      	mov	r6, r0
 800819a:	460f      	mov	r7, r1
 800819c:	4614      	mov	r4, r2
 800819e:	18d5      	adds	r5, r2, r3
 80081a0:	42ac      	cmp	r4, r5
 80081a2:	d101      	bne.n	80081a8 <__sfputs_r+0x12>
 80081a4:	2000      	movs	r0, #0
 80081a6:	e007      	b.n	80081b8 <__sfputs_r+0x22>
 80081a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ac:	463a      	mov	r2, r7
 80081ae:	4630      	mov	r0, r6
 80081b0:	f7ff ffda 	bl	8008168 <__sfputc_r>
 80081b4:	1c43      	adds	r3, r0, #1
 80081b6:	d1f3      	bne.n	80081a0 <__sfputs_r+0xa>
 80081b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080081bc <_vfiprintf_r>:
 80081bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c0:	460d      	mov	r5, r1
 80081c2:	b09d      	sub	sp, #116	@ 0x74
 80081c4:	4614      	mov	r4, r2
 80081c6:	4698      	mov	r8, r3
 80081c8:	4606      	mov	r6, r0
 80081ca:	b118      	cbz	r0, 80081d4 <_vfiprintf_r+0x18>
 80081cc:	6a03      	ldr	r3, [r0, #32]
 80081ce:	b90b      	cbnz	r3, 80081d4 <_vfiprintf_r+0x18>
 80081d0:	f7ff fddc 	bl	8007d8c <__sinit>
 80081d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081d6:	07d9      	lsls	r1, r3, #31
 80081d8:	d405      	bmi.n	80081e6 <_vfiprintf_r+0x2a>
 80081da:	89ab      	ldrh	r3, [r5, #12]
 80081dc:	059a      	lsls	r2, r3, #22
 80081de:	d402      	bmi.n	80081e6 <_vfiprintf_r+0x2a>
 80081e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081e2:	f7f9 fbbb 	bl	800195c <__retarget_lock_acquire_recursive>
 80081e6:	89ab      	ldrh	r3, [r5, #12]
 80081e8:	071b      	lsls	r3, r3, #28
 80081ea:	d501      	bpl.n	80081f0 <_vfiprintf_r+0x34>
 80081ec:	692b      	ldr	r3, [r5, #16]
 80081ee:	b99b      	cbnz	r3, 8008218 <_vfiprintf_r+0x5c>
 80081f0:	4629      	mov	r1, r5
 80081f2:	4630      	mov	r0, r6
 80081f4:	f000 fac6 	bl	8008784 <__swsetup_r>
 80081f8:	b170      	cbz	r0, 8008218 <_vfiprintf_r+0x5c>
 80081fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081fc:	07dc      	lsls	r4, r3, #31
 80081fe:	d504      	bpl.n	800820a <_vfiprintf_r+0x4e>
 8008200:	f04f 30ff 	mov.w	r0, #4294967295
 8008204:	b01d      	add	sp, #116	@ 0x74
 8008206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820a:	89ab      	ldrh	r3, [r5, #12]
 800820c:	0598      	lsls	r0, r3, #22
 800820e:	d4f7      	bmi.n	8008200 <_vfiprintf_r+0x44>
 8008210:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008212:	f7f9 fbb8 	bl	8001986 <__retarget_lock_release_recursive>
 8008216:	e7f3      	b.n	8008200 <_vfiprintf_r+0x44>
 8008218:	2300      	movs	r3, #0
 800821a:	9309      	str	r3, [sp, #36]	@ 0x24
 800821c:	2320      	movs	r3, #32
 800821e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008222:	f8cd 800c 	str.w	r8, [sp, #12]
 8008226:	2330      	movs	r3, #48	@ 0x30
 8008228:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80083d8 <_vfiprintf_r+0x21c>
 800822c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008230:	f04f 0901 	mov.w	r9, #1
 8008234:	4623      	mov	r3, r4
 8008236:	469a      	mov	sl, r3
 8008238:	f813 2b01 	ldrb.w	r2, [r3], #1
 800823c:	b10a      	cbz	r2, 8008242 <_vfiprintf_r+0x86>
 800823e:	2a25      	cmp	r2, #37	@ 0x25
 8008240:	d1f9      	bne.n	8008236 <_vfiprintf_r+0x7a>
 8008242:	ebba 0b04 	subs.w	fp, sl, r4
 8008246:	d00b      	beq.n	8008260 <_vfiprintf_r+0xa4>
 8008248:	465b      	mov	r3, fp
 800824a:	4622      	mov	r2, r4
 800824c:	4629      	mov	r1, r5
 800824e:	4630      	mov	r0, r6
 8008250:	f7ff ffa1 	bl	8008196 <__sfputs_r>
 8008254:	3001      	adds	r0, #1
 8008256:	f000 80a7 	beq.w	80083a8 <_vfiprintf_r+0x1ec>
 800825a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800825c:	445a      	add	r2, fp
 800825e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008260:	f89a 3000 	ldrb.w	r3, [sl]
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 809f 	beq.w	80083a8 <_vfiprintf_r+0x1ec>
 800826a:	2300      	movs	r3, #0
 800826c:	f04f 32ff 	mov.w	r2, #4294967295
 8008270:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008274:	f10a 0a01 	add.w	sl, sl, #1
 8008278:	9304      	str	r3, [sp, #16]
 800827a:	9307      	str	r3, [sp, #28]
 800827c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008280:	931a      	str	r3, [sp, #104]	@ 0x68
 8008282:	4654      	mov	r4, sl
 8008284:	2205      	movs	r2, #5
 8008286:	f814 1b01 	ldrb.w	r1, [r4], #1
 800828a:	4853      	ldr	r0, [pc, #332]	@ (80083d8 <_vfiprintf_r+0x21c>)
 800828c:	f7f7 ffb0 	bl	80001f0 <memchr>
 8008290:	9a04      	ldr	r2, [sp, #16]
 8008292:	b9d8      	cbnz	r0, 80082cc <_vfiprintf_r+0x110>
 8008294:	06d1      	lsls	r1, r2, #27
 8008296:	bf44      	itt	mi
 8008298:	2320      	movmi	r3, #32
 800829a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800829e:	0713      	lsls	r3, r2, #28
 80082a0:	bf44      	itt	mi
 80082a2:	232b      	movmi	r3, #43	@ 0x2b
 80082a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082a8:	f89a 3000 	ldrb.w	r3, [sl]
 80082ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80082ae:	d015      	beq.n	80082dc <_vfiprintf_r+0x120>
 80082b0:	9a07      	ldr	r2, [sp, #28]
 80082b2:	4654      	mov	r4, sl
 80082b4:	2000      	movs	r0, #0
 80082b6:	f04f 0c0a 	mov.w	ip, #10
 80082ba:	4621      	mov	r1, r4
 80082bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082c0:	3b30      	subs	r3, #48	@ 0x30
 80082c2:	2b09      	cmp	r3, #9
 80082c4:	d94b      	bls.n	800835e <_vfiprintf_r+0x1a2>
 80082c6:	b1b0      	cbz	r0, 80082f6 <_vfiprintf_r+0x13a>
 80082c8:	9207      	str	r2, [sp, #28]
 80082ca:	e014      	b.n	80082f6 <_vfiprintf_r+0x13a>
 80082cc:	eba0 0308 	sub.w	r3, r0, r8
 80082d0:	fa09 f303 	lsl.w	r3, r9, r3
 80082d4:	4313      	orrs	r3, r2
 80082d6:	9304      	str	r3, [sp, #16]
 80082d8:	46a2      	mov	sl, r4
 80082da:	e7d2      	b.n	8008282 <_vfiprintf_r+0xc6>
 80082dc:	9b03      	ldr	r3, [sp, #12]
 80082de:	1d19      	adds	r1, r3, #4
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	9103      	str	r1, [sp, #12]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	bfbb      	ittet	lt
 80082e8:	425b      	neglt	r3, r3
 80082ea:	f042 0202 	orrlt.w	r2, r2, #2
 80082ee:	9307      	strge	r3, [sp, #28]
 80082f0:	9307      	strlt	r3, [sp, #28]
 80082f2:	bfb8      	it	lt
 80082f4:	9204      	strlt	r2, [sp, #16]
 80082f6:	7823      	ldrb	r3, [r4, #0]
 80082f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80082fa:	d10a      	bne.n	8008312 <_vfiprintf_r+0x156>
 80082fc:	7863      	ldrb	r3, [r4, #1]
 80082fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008300:	d132      	bne.n	8008368 <_vfiprintf_r+0x1ac>
 8008302:	9b03      	ldr	r3, [sp, #12]
 8008304:	1d1a      	adds	r2, r3, #4
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	9203      	str	r2, [sp, #12]
 800830a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800830e:	3402      	adds	r4, #2
 8008310:	9305      	str	r3, [sp, #20]
 8008312:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80083e8 <_vfiprintf_r+0x22c>
 8008316:	7821      	ldrb	r1, [r4, #0]
 8008318:	2203      	movs	r2, #3
 800831a:	4650      	mov	r0, sl
 800831c:	f7f7 ff68 	bl	80001f0 <memchr>
 8008320:	b138      	cbz	r0, 8008332 <_vfiprintf_r+0x176>
 8008322:	9b04      	ldr	r3, [sp, #16]
 8008324:	eba0 000a 	sub.w	r0, r0, sl
 8008328:	2240      	movs	r2, #64	@ 0x40
 800832a:	4082      	lsls	r2, r0
 800832c:	4313      	orrs	r3, r2
 800832e:	3401      	adds	r4, #1
 8008330:	9304      	str	r3, [sp, #16]
 8008332:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008336:	4829      	ldr	r0, [pc, #164]	@ (80083dc <_vfiprintf_r+0x220>)
 8008338:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800833c:	2206      	movs	r2, #6
 800833e:	f7f7 ff57 	bl	80001f0 <memchr>
 8008342:	2800      	cmp	r0, #0
 8008344:	d03f      	beq.n	80083c6 <_vfiprintf_r+0x20a>
 8008346:	4b26      	ldr	r3, [pc, #152]	@ (80083e0 <_vfiprintf_r+0x224>)
 8008348:	bb1b      	cbnz	r3, 8008392 <_vfiprintf_r+0x1d6>
 800834a:	9b03      	ldr	r3, [sp, #12]
 800834c:	3307      	adds	r3, #7
 800834e:	f023 0307 	bic.w	r3, r3, #7
 8008352:	3308      	adds	r3, #8
 8008354:	9303      	str	r3, [sp, #12]
 8008356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008358:	443b      	add	r3, r7
 800835a:	9309      	str	r3, [sp, #36]	@ 0x24
 800835c:	e76a      	b.n	8008234 <_vfiprintf_r+0x78>
 800835e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008362:	460c      	mov	r4, r1
 8008364:	2001      	movs	r0, #1
 8008366:	e7a8      	b.n	80082ba <_vfiprintf_r+0xfe>
 8008368:	2300      	movs	r3, #0
 800836a:	3401      	adds	r4, #1
 800836c:	9305      	str	r3, [sp, #20]
 800836e:	4619      	mov	r1, r3
 8008370:	f04f 0c0a 	mov.w	ip, #10
 8008374:	4620      	mov	r0, r4
 8008376:	f810 2b01 	ldrb.w	r2, [r0], #1
 800837a:	3a30      	subs	r2, #48	@ 0x30
 800837c:	2a09      	cmp	r2, #9
 800837e:	d903      	bls.n	8008388 <_vfiprintf_r+0x1cc>
 8008380:	2b00      	cmp	r3, #0
 8008382:	d0c6      	beq.n	8008312 <_vfiprintf_r+0x156>
 8008384:	9105      	str	r1, [sp, #20]
 8008386:	e7c4      	b.n	8008312 <_vfiprintf_r+0x156>
 8008388:	fb0c 2101 	mla	r1, ip, r1, r2
 800838c:	4604      	mov	r4, r0
 800838e:	2301      	movs	r3, #1
 8008390:	e7f0      	b.n	8008374 <_vfiprintf_r+0x1b8>
 8008392:	ab03      	add	r3, sp, #12
 8008394:	9300      	str	r3, [sp, #0]
 8008396:	462a      	mov	r2, r5
 8008398:	4b12      	ldr	r3, [pc, #72]	@ (80083e4 <_vfiprintf_r+0x228>)
 800839a:	a904      	add	r1, sp, #16
 800839c:	4630      	mov	r0, r6
 800839e:	f3af 8000 	nop.w
 80083a2:	4607      	mov	r7, r0
 80083a4:	1c78      	adds	r0, r7, #1
 80083a6:	d1d6      	bne.n	8008356 <_vfiprintf_r+0x19a>
 80083a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083aa:	07d9      	lsls	r1, r3, #31
 80083ac:	d405      	bmi.n	80083ba <_vfiprintf_r+0x1fe>
 80083ae:	89ab      	ldrh	r3, [r5, #12]
 80083b0:	059a      	lsls	r2, r3, #22
 80083b2:	d402      	bmi.n	80083ba <_vfiprintf_r+0x1fe>
 80083b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083b6:	f7f9 fae6 	bl	8001986 <__retarget_lock_release_recursive>
 80083ba:	89ab      	ldrh	r3, [r5, #12]
 80083bc:	065b      	lsls	r3, r3, #25
 80083be:	f53f af1f 	bmi.w	8008200 <_vfiprintf_r+0x44>
 80083c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083c4:	e71e      	b.n	8008204 <_vfiprintf_r+0x48>
 80083c6:	ab03      	add	r3, sp, #12
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	462a      	mov	r2, r5
 80083cc:	4b05      	ldr	r3, [pc, #20]	@ (80083e4 <_vfiprintf_r+0x228>)
 80083ce:	a904      	add	r1, sp, #16
 80083d0:	4630      	mov	r0, r6
 80083d2:	f000 f879 	bl	80084c8 <_printf_i>
 80083d6:	e7e4      	b.n	80083a2 <_vfiprintf_r+0x1e6>
 80083d8:	08008efe 	.word	0x08008efe
 80083dc:	08008f08 	.word	0x08008f08
 80083e0:	00000000 	.word	0x00000000
 80083e4:	08008197 	.word	0x08008197
 80083e8:	08008f04 	.word	0x08008f04

080083ec <_printf_common>:
 80083ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f0:	4616      	mov	r6, r2
 80083f2:	4698      	mov	r8, r3
 80083f4:	688a      	ldr	r2, [r1, #8]
 80083f6:	690b      	ldr	r3, [r1, #16]
 80083f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083fc:	4293      	cmp	r3, r2
 80083fe:	bfb8      	it	lt
 8008400:	4613      	movlt	r3, r2
 8008402:	6033      	str	r3, [r6, #0]
 8008404:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008408:	4607      	mov	r7, r0
 800840a:	460c      	mov	r4, r1
 800840c:	b10a      	cbz	r2, 8008412 <_printf_common+0x26>
 800840e:	3301      	adds	r3, #1
 8008410:	6033      	str	r3, [r6, #0]
 8008412:	6823      	ldr	r3, [r4, #0]
 8008414:	0699      	lsls	r1, r3, #26
 8008416:	bf42      	ittt	mi
 8008418:	6833      	ldrmi	r3, [r6, #0]
 800841a:	3302      	addmi	r3, #2
 800841c:	6033      	strmi	r3, [r6, #0]
 800841e:	6825      	ldr	r5, [r4, #0]
 8008420:	f015 0506 	ands.w	r5, r5, #6
 8008424:	d106      	bne.n	8008434 <_printf_common+0x48>
 8008426:	f104 0a19 	add.w	sl, r4, #25
 800842a:	68e3      	ldr	r3, [r4, #12]
 800842c:	6832      	ldr	r2, [r6, #0]
 800842e:	1a9b      	subs	r3, r3, r2
 8008430:	42ab      	cmp	r3, r5
 8008432:	dc26      	bgt.n	8008482 <_printf_common+0x96>
 8008434:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008438:	6822      	ldr	r2, [r4, #0]
 800843a:	3b00      	subs	r3, #0
 800843c:	bf18      	it	ne
 800843e:	2301      	movne	r3, #1
 8008440:	0692      	lsls	r2, r2, #26
 8008442:	d42b      	bmi.n	800849c <_printf_common+0xb0>
 8008444:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008448:	4641      	mov	r1, r8
 800844a:	4638      	mov	r0, r7
 800844c:	47c8      	blx	r9
 800844e:	3001      	adds	r0, #1
 8008450:	d01e      	beq.n	8008490 <_printf_common+0xa4>
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	6922      	ldr	r2, [r4, #16]
 8008456:	f003 0306 	and.w	r3, r3, #6
 800845a:	2b04      	cmp	r3, #4
 800845c:	bf02      	ittt	eq
 800845e:	68e5      	ldreq	r5, [r4, #12]
 8008460:	6833      	ldreq	r3, [r6, #0]
 8008462:	1aed      	subeq	r5, r5, r3
 8008464:	68a3      	ldr	r3, [r4, #8]
 8008466:	bf0c      	ite	eq
 8008468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800846c:	2500      	movne	r5, #0
 800846e:	4293      	cmp	r3, r2
 8008470:	bfc4      	itt	gt
 8008472:	1a9b      	subgt	r3, r3, r2
 8008474:	18ed      	addgt	r5, r5, r3
 8008476:	2600      	movs	r6, #0
 8008478:	341a      	adds	r4, #26
 800847a:	42b5      	cmp	r5, r6
 800847c:	d11a      	bne.n	80084b4 <_printf_common+0xc8>
 800847e:	2000      	movs	r0, #0
 8008480:	e008      	b.n	8008494 <_printf_common+0xa8>
 8008482:	2301      	movs	r3, #1
 8008484:	4652      	mov	r2, sl
 8008486:	4641      	mov	r1, r8
 8008488:	4638      	mov	r0, r7
 800848a:	47c8      	blx	r9
 800848c:	3001      	adds	r0, #1
 800848e:	d103      	bne.n	8008498 <_printf_common+0xac>
 8008490:	f04f 30ff 	mov.w	r0, #4294967295
 8008494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008498:	3501      	adds	r5, #1
 800849a:	e7c6      	b.n	800842a <_printf_common+0x3e>
 800849c:	18e1      	adds	r1, r4, r3
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	2030      	movs	r0, #48	@ 0x30
 80084a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80084a6:	4422      	add	r2, r4
 80084a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80084ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80084b0:	3302      	adds	r3, #2
 80084b2:	e7c7      	b.n	8008444 <_printf_common+0x58>
 80084b4:	2301      	movs	r3, #1
 80084b6:	4622      	mov	r2, r4
 80084b8:	4641      	mov	r1, r8
 80084ba:	4638      	mov	r0, r7
 80084bc:	47c8      	blx	r9
 80084be:	3001      	adds	r0, #1
 80084c0:	d0e6      	beq.n	8008490 <_printf_common+0xa4>
 80084c2:	3601      	adds	r6, #1
 80084c4:	e7d9      	b.n	800847a <_printf_common+0x8e>
	...

080084c8 <_printf_i>:
 80084c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084cc:	7e0f      	ldrb	r7, [r1, #24]
 80084ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80084d0:	2f78      	cmp	r7, #120	@ 0x78
 80084d2:	4691      	mov	r9, r2
 80084d4:	4680      	mov	r8, r0
 80084d6:	460c      	mov	r4, r1
 80084d8:	469a      	mov	sl, r3
 80084da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084de:	d807      	bhi.n	80084f0 <_printf_i+0x28>
 80084e0:	2f62      	cmp	r7, #98	@ 0x62
 80084e2:	d80a      	bhi.n	80084fa <_printf_i+0x32>
 80084e4:	2f00      	cmp	r7, #0
 80084e6:	f000 80d2 	beq.w	800868e <_printf_i+0x1c6>
 80084ea:	2f58      	cmp	r7, #88	@ 0x58
 80084ec:	f000 80b9 	beq.w	8008662 <_printf_i+0x19a>
 80084f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084f8:	e03a      	b.n	8008570 <_printf_i+0xa8>
 80084fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80084fe:	2b15      	cmp	r3, #21
 8008500:	d8f6      	bhi.n	80084f0 <_printf_i+0x28>
 8008502:	a101      	add	r1, pc, #4	@ (adr r1, 8008508 <_printf_i+0x40>)
 8008504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008508:	08008561 	.word	0x08008561
 800850c:	08008575 	.word	0x08008575
 8008510:	080084f1 	.word	0x080084f1
 8008514:	080084f1 	.word	0x080084f1
 8008518:	080084f1 	.word	0x080084f1
 800851c:	080084f1 	.word	0x080084f1
 8008520:	08008575 	.word	0x08008575
 8008524:	080084f1 	.word	0x080084f1
 8008528:	080084f1 	.word	0x080084f1
 800852c:	080084f1 	.word	0x080084f1
 8008530:	080084f1 	.word	0x080084f1
 8008534:	08008675 	.word	0x08008675
 8008538:	0800859f 	.word	0x0800859f
 800853c:	0800862f 	.word	0x0800862f
 8008540:	080084f1 	.word	0x080084f1
 8008544:	080084f1 	.word	0x080084f1
 8008548:	08008697 	.word	0x08008697
 800854c:	080084f1 	.word	0x080084f1
 8008550:	0800859f 	.word	0x0800859f
 8008554:	080084f1 	.word	0x080084f1
 8008558:	080084f1 	.word	0x080084f1
 800855c:	08008637 	.word	0x08008637
 8008560:	6833      	ldr	r3, [r6, #0]
 8008562:	1d1a      	adds	r2, r3, #4
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6032      	str	r2, [r6, #0]
 8008568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800856c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008570:	2301      	movs	r3, #1
 8008572:	e09d      	b.n	80086b0 <_printf_i+0x1e8>
 8008574:	6833      	ldr	r3, [r6, #0]
 8008576:	6820      	ldr	r0, [r4, #0]
 8008578:	1d19      	adds	r1, r3, #4
 800857a:	6031      	str	r1, [r6, #0]
 800857c:	0606      	lsls	r6, r0, #24
 800857e:	d501      	bpl.n	8008584 <_printf_i+0xbc>
 8008580:	681d      	ldr	r5, [r3, #0]
 8008582:	e003      	b.n	800858c <_printf_i+0xc4>
 8008584:	0645      	lsls	r5, r0, #25
 8008586:	d5fb      	bpl.n	8008580 <_printf_i+0xb8>
 8008588:	f9b3 5000 	ldrsh.w	r5, [r3]
 800858c:	2d00      	cmp	r5, #0
 800858e:	da03      	bge.n	8008598 <_printf_i+0xd0>
 8008590:	232d      	movs	r3, #45	@ 0x2d
 8008592:	426d      	negs	r5, r5
 8008594:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008598:	4859      	ldr	r0, [pc, #356]	@ (8008700 <_printf_i+0x238>)
 800859a:	230a      	movs	r3, #10
 800859c:	e011      	b.n	80085c2 <_printf_i+0xfa>
 800859e:	6821      	ldr	r1, [r4, #0]
 80085a0:	6833      	ldr	r3, [r6, #0]
 80085a2:	0608      	lsls	r0, r1, #24
 80085a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80085a8:	d402      	bmi.n	80085b0 <_printf_i+0xe8>
 80085aa:	0649      	lsls	r1, r1, #25
 80085ac:	bf48      	it	mi
 80085ae:	b2ad      	uxthmi	r5, r5
 80085b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80085b2:	4853      	ldr	r0, [pc, #332]	@ (8008700 <_printf_i+0x238>)
 80085b4:	6033      	str	r3, [r6, #0]
 80085b6:	bf14      	ite	ne
 80085b8:	230a      	movne	r3, #10
 80085ba:	2308      	moveq	r3, #8
 80085bc:	2100      	movs	r1, #0
 80085be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80085c2:	6866      	ldr	r6, [r4, #4]
 80085c4:	60a6      	str	r6, [r4, #8]
 80085c6:	2e00      	cmp	r6, #0
 80085c8:	bfa2      	ittt	ge
 80085ca:	6821      	ldrge	r1, [r4, #0]
 80085cc:	f021 0104 	bicge.w	r1, r1, #4
 80085d0:	6021      	strge	r1, [r4, #0]
 80085d2:	b90d      	cbnz	r5, 80085d8 <_printf_i+0x110>
 80085d4:	2e00      	cmp	r6, #0
 80085d6:	d04b      	beq.n	8008670 <_printf_i+0x1a8>
 80085d8:	4616      	mov	r6, r2
 80085da:	fbb5 f1f3 	udiv	r1, r5, r3
 80085de:	fb03 5711 	mls	r7, r3, r1, r5
 80085e2:	5dc7      	ldrb	r7, [r0, r7]
 80085e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085e8:	462f      	mov	r7, r5
 80085ea:	42bb      	cmp	r3, r7
 80085ec:	460d      	mov	r5, r1
 80085ee:	d9f4      	bls.n	80085da <_printf_i+0x112>
 80085f0:	2b08      	cmp	r3, #8
 80085f2:	d10b      	bne.n	800860c <_printf_i+0x144>
 80085f4:	6823      	ldr	r3, [r4, #0]
 80085f6:	07df      	lsls	r7, r3, #31
 80085f8:	d508      	bpl.n	800860c <_printf_i+0x144>
 80085fa:	6923      	ldr	r3, [r4, #16]
 80085fc:	6861      	ldr	r1, [r4, #4]
 80085fe:	4299      	cmp	r1, r3
 8008600:	bfde      	ittt	le
 8008602:	2330      	movle	r3, #48	@ 0x30
 8008604:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008608:	f106 36ff 	addle.w	r6, r6, #4294967295
 800860c:	1b92      	subs	r2, r2, r6
 800860e:	6122      	str	r2, [r4, #16]
 8008610:	f8cd a000 	str.w	sl, [sp]
 8008614:	464b      	mov	r3, r9
 8008616:	aa03      	add	r2, sp, #12
 8008618:	4621      	mov	r1, r4
 800861a:	4640      	mov	r0, r8
 800861c:	f7ff fee6 	bl	80083ec <_printf_common>
 8008620:	3001      	adds	r0, #1
 8008622:	d14a      	bne.n	80086ba <_printf_i+0x1f2>
 8008624:	f04f 30ff 	mov.w	r0, #4294967295
 8008628:	b004      	add	sp, #16
 800862a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800862e:	6823      	ldr	r3, [r4, #0]
 8008630:	f043 0320 	orr.w	r3, r3, #32
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	4833      	ldr	r0, [pc, #204]	@ (8008704 <_printf_i+0x23c>)
 8008638:	2778      	movs	r7, #120	@ 0x78
 800863a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800863e:	6823      	ldr	r3, [r4, #0]
 8008640:	6831      	ldr	r1, [r6, #0]
 8008642:	061f      	lsls	r7, r3, #24
 8008644:	f851 5b04 	ldr.w	r5, [r1], #4
 8008648:	d402      	bmi.n	8008650 <_printf_i+0x188>
 800864a:	065f      	lsls	r7, r3, #25
 800864c:	bf48      	it	mi
 800864e:	b2ad      	uxthmi	r5, r5
 8008650:	6031      	str	r1, [r6, #0]
 8008652:	07d9      	lsls	r1, r3, #31
 8008654:	bf44      	itt	mi
 8008656:	f043 0320 	orrmi.w	r3, r3, #32
 800865a:	6023      	strmi	r3, [r4, #0]
 800865c:	b11d      	cbz	r5, 8008666 <_printf_i+0x19e>
 800865e:	2310      	movs	r3, #16
 8008660:	e7ac      	b.n	80085bc <_printf_i+0xf4>
 8008662:	4827      	ldr	r0, [pc, #156]	@ (8008700 <_printf_i+0x238>)
 8008664:	e7e9      	b.n	800863a <_printf_i+0x172>
 8008666:	6823      	ldr	r3, [r4, #0]
 8008668:	f023 0320 	bic.w	r3, r3, #32
 800866c:	6023      	str	r3, [r4, #0]
 800866e:	e7f6      	b.n	800865e <_printf_i+0x196>
 8008670:	4616      	mov	r6, r2
 8008672:	e7bd      	b.n	80085f0 <_printf_i+0x128>
 8008674:	6833      	ldr	r3, [r6, #0]
 8008676:	6825      	ldr	r5, [r4, #0]
 8008678:	6961      	ldr	r1, [r4, #20]
 800867a:	1d18      	adds	r0, r3, #4
 800867c:	6030      	str	r0, [r6, #0]
 800867e:	062e      	lsls	r6, r5, #24
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	d501      	bpl.n	8008688 <_printf_i+0x1c0>
 8008684:	6019      	str	r1, [r3, #0]
 8008686:	e002      	b.n	800868e <_printf_i+0x1c6>
 8008688:	0668      	lsls	r0, r5, #25
 800868a:	d5fb      	bpl.n	8008684 <_printf_i+0x1bc>
 800868c:	8019      	strh	r1, [r3, #0]
 800868e:	2300      	movs	r3, #0
 8008690:	6123      	str	r3, [r4, #16]
 8008692:	4616      	mov	r6, r2
 8008694:	e7bc      	b.n	8008610 <_printf_i+0x148>
 8008696:	6833      	ldr	r3, [r6, #0]
 8008698:	1d1a      	adds	r2, r3, #4
 800869a:	6032      	str	r2, [r6, #0]
 800869c:	681e      	ldr	r6, [r3, #0]
 800869e:	6862      	ldr	r2, [r4, #4]
 80086a0:	2100      	movs	r1, #0
 80086a2:	4630      	mov	r0, r6
 80086a4:	f7f7 fda4 	bl	80001f0 <memchr>
 80086a8:	b108      	cbz	r0, 80086ae <_printf_i+0x1e6>
 80086aa:	1b80      	subs	r0, r0, r6
 80086ac:	6060      	str	r0, [r4, #4]
 80086ae:	6863      	ldr	r3, [r4, #4]
 80086b0:	6123      	str	r3, [r4, #16]
 80086b2:	2300      	movs	r3, #0
 80086b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086b8:	e7aa      	b.n	8008610 <_printf_i+0x148>
 80086ba:	6923      	ldr	r3, [r4, #16]
 80086bc:	4632      	mov	r2, r6
 80086be:	4649      	mov	r1, r9
 80086c0:	4640      	mov	r0, r8
 80086c2:	47d0      	blx	sl
 80086c4:	3001      	adds	r0, #1
 80086c6:	d0ad      	beq.n	8008624 <_printf_i+0x15c>
 80086c8:	6823      	ldr	r3, [r4, #0]
 80086ca:	079b      	lsls	r3, r3, #30
 80086cc:	d413      	bmi.n	80086f6 <_printf_i+0x22e>
 80086ce:	68e0      	ldr	r0, [r4, #12]
 80086d0:	9b03      	ldr	r3, [sp, #12]
 80086d2:	4298      	cmp	r0, r3
 80086d4:	bfb8      	it	lt
 80086d6:	4618      	movlt	r0, r3
 80086d8:	e7a6      	b.n	8008628 <_printf_i+0x160>
 80086da:	2301      	movs	r3, #1
 80086dc:	4632      	mov	r2, r6
 80086de:	4649      	mov	r1, r9
 80086e0:	4640      	mov	r0, r8
 80086e2:	47d0      	blx	sl
 80086e4:	3001      	adds	r0, #1
 80086e6:	d09d      	beq.n	8008624 <_printf_i+0x15c>
 80086e8:	3501      	adds	r5, #1
 80086ea:	68e3      	ldr	r3, [r4, #12]
 80086ec:	9903      	ldr	r1, [sp, #12]
 80086ee:	1a5b      	subs	r3, r3, r1
 80086f0:	42ab      	cmp	r3, r5
 80086f2:	dcf2      	bgt.n	80086da <_printf_i+0x212>
 80086f4:	e7eb      	b.n	80086ce <_printf_i+0x206>
 80086f6:	2500      	movs	r5, #0
 80086f8:	f104 0619 	add.w	r6, r4, #25
 80086fc:	e7f5      	b.n	80086ea <_printf_i+0x222>
 80086fe:	bf00      	nop
 8008700:	08008f0f 	.word	0x08008f0f
 8008704:	08008f20 	.word	0x08008f20

08008708 <__swbuf_r>:
 8008708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800870a:	460e      	mov	r6, r1
 800870c:	4614      	mov	r4, r2
 800870e:	4605      	mov	r5, r0
 8008710:	b118      	cbz	r0, 800871a <__swbuf_r+0x12>
 8008712:	6a03      	ldr	r3, [r0, #32]
 8008714:	b90b      	cbnz	r3, 800871a <__swbuf_r+0x12>
 8008716:	f7ff fb39 	bl	8007d8c <__sinit>
 800871a:	69a3      	ldr	r3, [r4, #24]
 800871c:	60a3      	str	r3, [r4, #8]
 800871e:	89a3      	ldrh	r3, [r4, #12]
 8008720:	071a      	lsls	r2, r3, #28
 8008722:	d501      	bpl.n	8008728 <__swbuf_r+0x20>
 8008724:	6923      	ldr	r3, [r4, #16]
 8008726:	b943      	cbnz	r3, 800873a <__swbuf_r+0x32>
 8008728:	4621      	mov	r1, r4
 800872a:	4628      	mov	r0, r5
 800872c:	f000 f82a 	bl	8008784 <__swsetup_r>
 8008730:	b118      	cbz	r0, 800873a <__swbuf_r+0x32>
 8008732:	f04f 37ff 	mov.w	r7, #4294967295
 8008736:	4638      	mov	r0, r7
 8008738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	6922      	ldr	r2, [r4, #16]
 800873e:	1a98      	subs	r0, r3, r2
 8008740:	6963      	ldr	r3, [r4, #20]
 8008742:	b2f6      	uxtb	r6, r6
 8008744:	4283      	cmp	r3, r0
 8008746:	4637      	mov	r7, r6
 8008748:	dc05      	bgt.n	8008756 <__swbuf_r+0x4e>
 800874a:	4621      	mov	r1, r4
 800874c:	4628      	mov	r0, r5
 800874e:	f7ff fa55 	bl	8007bfc <_fflush_r>
 8008752:	2800      	cmp	r0, #0
 8008754:	d1ed      	bne.n	8008732 <__swbuf_r+0x2a>
 8008756:	68a3      	ldr	r3, [r4, #8]
 8008758:	3b01      	subs	r3, #1
 800875a:	60a3      	str	r3, [r4, #8]
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	1c5a      	adds	r2, r3, #1
 8008760:	6022      	str	r2, [r4, #0]
 8008762:	701e      	strb	r6, [r3, #0]
 8008764:	6962      	ldr	r2, [r4, #20]
 8008766:	1c43      	adds	r3, r0, #1
 8008768:	429a      	cmp	r2, r3
 800876a:	d004      	beq.n	8008776 <__swbuf_r+0x6e>
 800876c:	89a3      	ldrh	r3, [r4, #12]
 800876e:	07db      	lsls	r3, r3, #31
 8008770:	d5e1      	bpl.n	8008736 <__swbuf_r+0x2e>
 8008772:	2e0a      	cmp	r6, #10
 8008774:	d1df      	bne.n	8008736 <__swbuf_r+0x2e>
 8008776:	4621      	mov	r1, r4
 8008778:	4628      	mov	r0, r5
 800877a:	f7ff fa3f 	bl	8007bfc <_fflush_r>
 800877e:	2800      	cmp	r0, #0
 8008780:	d0d9      	beq.n	8008736 <__swbuf_r+0x2e>
 8008782:	e7d6      	b.n	8008732 <__swbuf_r+0x2a>

08008784 <__swsetup_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	4b29      	ldr	r3, [pc, #164]	@ (800882c <__swsetup_r+0xa8>)
 8008788:	4605      	mov	r5, r0
 800878a:	6818      	ldr	r0, [r3, #0]
 800878c:	460c      	mov	r4, r1
 800878e:	b118      	cbz	r0, 8008798 <__swsetup_r+0x14>
 8008790:	6a03      	ldr	r3, [r0, #32]
 8008792:	b90b      	cbnz	r3, 8008798 <__swsetup_r+0x14>
 8008794:	f7ff fafa 	bl	8007d8c <__sinit>
 8008798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800879c:	0719      	lsls	r1, r3, #28
 800879e:	d422      	bmi.n	80087e6 <__swsetup_r+0x62>
 80087a0:	06da      	lsls	r2, r3, #27
 80087a2:	d407      	bmi.n	80087b4 <__swsetup_r+0x30>
 80087a4:	2209      	movs	r2, #9
 80087a6:	602a      	str	r2, [r5, #0]
 80087a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087ac:	81a3      	strh	r3, [r4, #12]
 80087ae:	f04f 30ff 	mov.w	r0, #4294967295
 80087b2:	e033      	b.n	800881c <__swsetup_r+0x98>
 80087b4:	0758      	lsls	r0, r3, #29
 80087b6:	d512      	bpl.n	80087de <__swsetup_r+0x5a>
 80087b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087ba:	b141      	cbz	r1, 80087ce <__swsetup_r+0x4a>
 80087bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087c0:	4299      	cmp	r1, r3
 80087c2:	d002      	beq.n	80087ca <__swsetup_r+0x46>
 80087c4:	4628      	mov	r0, r5
 80087c6:	f7ff fc85 	bl	80080d4 <_free_r>
 80087ca:	2300      	movs	r3, #0
 80087cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80087ce:	89a3      	ldrh	r3, [r4, #12]
 80087d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087d4:	81a3      	strh	r3, [r4, #12]
 80087d6:	2300      	movs	r3, #0
 80087d8:	6063      	str	r3, [r4, #4]
 80087da:	6923      	ldr	r3, [r4, #16]
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	f043 0308 	orr.w	r3, r3, #8
 80087e4:	81a3      	strh	r3, [r4, #12]
 80087e6:	6923      	ldr	r3, [r4, #16]
 80087e8:	b94b      	cbnz	r3, 80087fe <__swsetup_r+0x7a>
 80087ea:	89a3      	ldrh	r3, [r4, #12]
 80087ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087f4:	d003      	beq.n	80087fe <__swsetup_r+0x7a>
 80087f6:	4621      	mov	r1, r4
 80087f8:	4628      	mov	r0, r5
 80087fa:	f000 f83f 	bl	800887c <__smakebuf_r>
 80087fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008802:	f013 0201 	ands.w	r2, r3, #1
 8008806:	d00a      	beq.n	800881e <__swsetup_r+0x9a>
 8008808:	2200      	movs	r2, #0
 800880a:	60a2      	str	r2, [r4, #8]
 800880c:	6962      	ldr	r2, [r4, #20]
 800880e:	4252      	negs	r2, r2
 8008810:	61a2      	str	r2, [r4, #24]
 8008812:	6922      	ldr	r2, [r4, #16]
 8008814:	b942      	cbnz	r2, 8008828 <__swsetup_r+0xa4>
 8008816:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800881a:	d1c5      	bne.n	80087a8 <__swsetup_r+0x24>
 800881c:	bd38      	pop	{r3, r4, r5, pc}
 800881e:	0799      	lsls	r1, r3, #30
 8008820:	bf58      	it	pl
 8008822:	6962      	ldrpl	r2, [r4, #20]
 8008824:	60a2      	str	r2, [r4, #8]
 8008826:	e7f4      	b.n	8008812 <__swsetup_r+0x8e>
 8008828:	2000      	movs	r0, #0
 800882a:	e7f7      	b.n	800881c <__swsetup_r+0x98>
 800882c:	20000030 	.word	0x20000030

08008830 <__swhatbuf_r>:
 8008830:	b570      	push	{r4, r5, r6, lr}
 8008832:	460c      	mov	r4, r1
 8008834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008838:	2900      	cmp	r1, #0
 800883a:	b096      	sub	sp, #88	@ 0x58
 800883c:	4615      	mov	r5, r2
 800883e:	461e      	mov	r6, r3
 8008840:	da0d      	bge.n	800885e <__swhatbuf_r+0x2e>
 8008842:	89a3      	ldrh	r3, [r4, #12]
 8008844:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008848:	f04f 0100 	mov.w	r1, #0
 800884c:	bf14      	ite	ne
 800884e:	2340      	movne	r3, #64	@ 0x40
 8008850:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008854:	2000      	movs	r0, #0
 8008856:	6031      	str	r1, [r6, #0]
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	b016      	add	sp, #88	@ 0x58
 800885c:	bd70      	pop	{r4, r5, r6, pc}
 800885e:	466a      	mov	r2, sp
 8008860:	f000 f848 	bl	80088f4 <_fstat_r>
 8008864:	2800      	cmp	r0, #0
 8008866:	dbec      	blt.n	8008842 <__swhatbuf_r+0x12>
 8008868:	9901      	ldr	r1, [sp, #4]
 800886a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800886e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008872:	4259      	negs	r1, r3
 8008874:	4159      	adcs	r1, r3
 8008876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800887a:	e7eb      	b.n	8008854 <__swhatbuf_r+0x24>

0800887c <__smakebuf_r>:
 800887c:	898b      	ldrh	r3, [r1, #12]
 800887e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008880:	079d      	lsls	r5, r3, #30
 8008882:	4606      	mov	r6, r0
 8008884:	460c      	mov	r4, r1
 8008886:	d507      	bpl.n	8008898 <__smakebuf_r+0x1c>
 8008888:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800888c:	6023      	str	r3, [r4, #0]
 800888e:	6123      	str	r3, [r4, #16]
 8008890:	2301      	movs	r3, #1
 8008892:	6163      	str	r3, [r4, #20]
 8008894:	b003      	add	sp, #12
 8008896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008898:	ab01      	add	r3, sp, #4
 800889a:	466a      	mov	r2, sp
 800889c:	f7ff ffc8 	bl	8008830 <__swhatbuf_r>
 80088a0:	9f00      	ldr	r7, [sp, #0]
 80088a2:	4605      	mov	r5, r0
 80088a4:	4639      	mov	r1, r7
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7fe ffd2 	bl	8007850 <_malloc_r>
 80088ac:	b948      	cbnz	r0, 80088c2 <__smakebuf_r+0x46>
 80088ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b2:	059a      	lsls	r2, r3, #22
 80088b4:	d4ee      	bmi.n	8008894 <__smakebuf_r+0x18>
 80088b6:	f023 0303 	bic.w	r3, r3, #3
 80088ba:	f043 0302 	orr.w	r3, r3, #2
 80088be:	81a3      	strh	r3, [r4, #12]
 80088c0:	e7e2      	b.n	8008888 <__smakebuf_r+0xc>
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	6020      	str	r0, [r4, #0]
 80088c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ca:	81a3      	strh	r3, [r4, #12]
 80088cc:	9b01      	ldr	r3, [sp, #4]
 80088ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80088d2:	b15b      	cbz	r3, 80088ec <__smakebuf_r+0x70>
 80088d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088d8:	4630      	mov	r0, r6
 80088da:	f000 f81d 	bl	8008918 <_isatty_r>
 80088de:	b128      	cbz	r0, 80088ec <__smakebuf_r+0x70>
 80088e0:	89a3      	ldrh	r3, [r4, #12]
 80088e2:	f023 0303 	bic.w	r3, r3, #3
 80088e6:	f043 0301 	orr.w	r3, r3, #1
 80088ea:	81a3      	strh	r3, [r4, #12]
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	431d      	orrs	r5, r3
 80088f0:	81a5      	strh	r5, [r4, #12]
 80088f2:	e7cf      	b.n	8008894 <__smakebuf_r+0x18>

080088f4 <_fstat_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4d07      	ldr	r5, [pc, #28]	@ (8008914 <_fstat_r+0x20>)
 80088f8:	2300      	movs	r3, #0
 80088fa:	4604      	mov	r4, r0
 80088fc:	4608      	mov	r0, r1
 80088fe:	4611      	mov	r1, r2
 8008900:	602b      	str	r3, [r5, #0]
 8008902:	f7f8 fd92 	bl	800142a <_fstat>
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	d102      	bne.n	8008910 <_fstat_r+0x1c>
 800890a:	682b      	ldr	r3, [r5, #0]
 800890c:	b103      	cbz	r3, 8008910 <_fstat_r+0x1c>
 800890e:	6023      	str	r3, [r4, #0]
 8008910:	bd38      	pop	{r3, r4, r5, pc}
 8008912:	bf00      	nop
 8008914:	20004ddc 	.word	0x20004ddc

08008918 <_isatty_r>:
 8008918:	b538      	push	{r3, r4, r5, lr}
 800891a:	4d06      	ldr	r5, [pc, #24]	@ (8008934 <_isatty_r+0x1c>)
 800891c:	2300      	movs	r3, #0
 800891e:	4604      	mov	r4, r0
 8008920:	4608      	mov	r0, r1
 8008922:	602b      	str	r3, [r5, #0]
 8008924:	f7f8 fd91 	bl	800144a <_isatty>
 8008928:	1c43      	adds	r3, r0, #1
 800892a:	d102      	bne.n	8008932 <_isatty_r+0x1a>
 800892c:	682b      	ldr	r3, [r5, #0]
 800892e:	b103      	cbz	r3, 8008932 <_isatty_r+0x1a>
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	bd38      	pop	{r3, r4, r5, pc}
 8008934:	20004ddc 	.word	0x20004ddc

08008938 <_init>:
 8008938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800893a:	bf00      	nop
 800893c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893e:	bc08      	pop	{r3}
 8008940:	469e      	mov	lr, r3
 8008942:	4770      	bx	lr

08008944 <_fini>:
 8008944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008946:	bf00      	nop
 8008948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800894a:	bc08      	pop	{r3}
 800894c:	469e      	mov	lr, r3
 800894e:	4770      	bx	lr
