\subsection{tb\+\_\+behave Architecture Reference}
\label{classrx__pll__top__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=186pt]{d1/d0a/classrx__pll__top__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+372}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+373}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+374}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{200} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{552} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pll\+\_\+areset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+inv\+\_\+c0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+clk\+\_\+ena} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 11 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+rcnfig\+\_\+areset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+rcnfig\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+rcnfig\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00004000100006592\+C964\+B2592\+C00\+C060070 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+rcnfig\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+dir} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+cnt\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+smpl\+\_\+cmp\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+smpl\+\_\+cmp\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+dynps\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dyn\+\_\+ps\+\_\+areset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf rx\+\_\+pll\+\_\+top\+\_\+dut0}  {\bfseries entity rx\+\_\+pll\+\_\+top}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 26} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pll__top__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 71} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pll__top__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 65} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+372@{P\+R\+O\+C\+E\+S\+S\+\_\+372}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+372@{P\+R\+O\+C\+E\+S\+S\+\_\+372}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+372}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+372 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pll__top__tb_1_1tb__behave_aabd8e652d86540a965c8df79a09ddbd3}


Definition at line {\bf 85} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+373@{P\+R\+O\+C\+E\+S\+S\+\_\+373}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+373@{P\+R\+O\+C\+E\+S\+S\+\_\+373}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+373}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+373 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pll__top__tb_1_1tb__behave_ab4bd5a1526450d09263a49829a66e172}


Definition at line {\bf 103} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+374@{P\+R\+O\+C\+E\+S\+S\+\_\+374}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+374@{P\+R\+O\+C\+E\+S\+S\+\_\+374}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+374}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+374 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pll__top__tb_1_1tb__behave_af6d50ff943cb0f75aa1e19b0cb7196e6}


Definition at line {\bf 133} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pll__top__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 77} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 30} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{200} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classrx__pll__top__tb_1_1tb__behave_a896638d83ac091249bc187a1d23e3d57}


Definition at line {\bf 27} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 30} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{552} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classrx__pll__top__tb_1_1tb__behave_ac7412995ac3e44259835cb3c5dc338ba}


Definition at line {\bf 28} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+busy@{dut0\+\_\+busy}}
\index{dut0\+\_\+busy@{dut0\+\_\+busy}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a49be12c5487f553b54f7a65f5d43773b}


Definition at line {\bf 51} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+clk\+\_\+ena@{dut0\+\_\+clk\+\_\+ena}}
\index{dut0\+\_\+clk\+\_\+ena@{dut0\+\_\+clk\+\_\+ena}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+clk\+\_\+ena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+clk\+\_\+ena} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 11 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a52bf0a4a3120ee7fa664adb154a18cb9}


Definition at line {\bf 36} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+drct\+\_\+clk\+\_\+en@{dut0\+\_\+drct\+\_\+clk\+\_\+en}}
\index{dut0\+\_\+drct\+\_\+clk\+\_\+en@{dut0\+\_\+drct\+\_\+clk\+\_\+en}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+drct\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a7dd09f9fac7894a3bc63ca0ea201ea38}


Definition at line {\bf 37} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+cnt\+\_\+sel@{dut0\+\_\+dynps\+\_\+cnt\+\_\+sel}}
\index{dut0\+\_\+dynps\+\_\+cnt\+\_\+sel@{dut0\+\_\+dynps\+\_\+cnt\+\_\+sel}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+cnt\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+cnt\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_af3f7d7566cfb8a2ad51ed94e8d4192f2}


Definition at line {\bf 46} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+dir@{dut0\+\_\+dynps\+\_\+dir}}
\index{dut0\+\_\+dynps\+\_\+dir@{dut0\+\_\+dynps\+\_\+dir}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+dir}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+dir} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a14be66964e555ceb4e1247a82eeb3746}


Definition at line {\bf 45} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+done@{dut0\+\_\+dynps\+\_\+done}}
\index{dut0\+\_\+dynps\+\_\+done@{dut0\+\_\+dynps\+\_\+done}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_afac8a8829e0955cbaf94a01611487d42}


Definition at line {\bf 53} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+en@{dut0\+\_\+dynps\+\_\+en}}
\index{dut0\+\_\+dynps\+\_\+en@{dut0\+\_\+dynps\+\_\+en}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_abee31fbd06ec23bfc3d6575fd6f6768c}


Definition at line {\bf 44} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+mode@{dut0\+\_\+dynps\+\_\+mode}}
\index{dut0\+\_\+dynps\+\_\+mode@{dut0\+\_\+dynps\+\_\+mode}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a6cabfa5f21b10645d8a72e6d55d3de61}


Definition at line {\bf 43} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+phase@{dut0\+\_\+dynps\+\_\+phase}}
\index{dut0\+\_\+dynps\+\_\+phase@{dut0\+\_\+dynps\+\_\+phase}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a91696d86a036528f23e9ccfbe5745249}


Definition at line {\bf 47} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+dynps\+\_\+status@{dut0\+\_\+dynps\+\_\+status}}
\index{dut0\+\_\+dynps\+\_\+status@{dut0\+\_\+dynps\+\_\+status}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+dynps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+dynps\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_aac07717455072e9c7a95bf81cc3ba83e}


Definition at line {\bf 54} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+inv\+\_\+c0@{dut0\+\_\+inv\+\_\+c0}}
\index{dut0\+\_\+inv\+\_\+c0@{dut0\+\_\+inv\+\_\+c0}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+inv\+\_\+c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+inv\+\_\+c0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a9432ed9dfbd7c7d47de24402db194dba}


Definition at line {\bf 34} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pll\+\_\+areset@{dut0\+\_\+pll\+\_\+areset}}
\index{dut0\+\_\+pll\+\_\+areset@{dut0\+\_\+pll\+\_\+areset}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pll\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pll\+\_\+areset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_afb092f19b04b803bd7ec63512da29be0}


Definition at line {\bf 33} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pll\+\_\+locked@{dut0\+\_\+pll\+\_\+locked}}
\index{dut0\+\_\+pll\+\_\+locked@{dut0\+\_\+pll\+\_\+locked}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pll\+\_\+locked} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a6fe2290cb55581fbc5a3fbb8c9ad8c35}


Definition at line {\bf 52} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+rcnfig\+\_\+areset@{dut0\+\_\+rcnfig\+\_\+areset}}
\index{dut0\+\_\+rcnfig\+\_\+areset@{dut0\+\_\+rcnfig\+\_\+areset}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+rcnfig\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+rcnfig\+\_\+areset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a0e33352f2666b9dc29ed41631a8d2b7c}


Definition at line {\bf 38} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+rcnfig\+\_\+data@{dut0\+\_\+rcnfig\+\_\+data}}
\index{dut0\+\_\+rcnfig\+\_\+data@{dut0\+\_\+rcnfig\+\_\+data}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+rcnfig\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+rcnfig\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00004000100006592\+C964\+B2592\+C00\+C060070 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a1abc9d63ac8288999a07eb29d0b7f16d}


Definition at line {\bf 41} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+rcnfig\+\_\+en@{dut0\+\_\+rcnfig\+\_\+en}}
\index{dut0\+\_\+rcnfig\+\_\+en@{dut0\+\_\+rcnfig\+\_\+en}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+rcnfig\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+rcnfig\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a91496682cb4cedaa559633a33ef48d4b}


Definition at line {\bf 39} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+rcnfig\+\_\+status@{dut0\+\_\+rcnfig\+\_\+status}}
\index{dut0\+\_\+rcnfig\+\_\+status@{dut0\+\_\+rcnfig\+\_\+status}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+rcnfig\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+rcnfig\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a3a365488cab83f2d0525c33e49a7cd47}


Definition at line {\bf 42} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+smpl\+\_\+cmp\+\_\+done@{dut0\+\_\+smpl\+\_\+cmp\+\_\+done}}
\index{dut0\+\_\+smpl\+\_\+cmp\+\_\+done@{dut0\+\_\+smpl\+\_\+cmp\+\_\+done}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+smpl\+\_\+cmp\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+smpl\+\_\+cmp\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a5822e4d2ba94e476d228b89ab58f9783}


Definition at line {\bf 49} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+smpl\+\_\+cmp\+\_\+en@{dut0\+\_\+smpl\+\_\+cmp\+\_\+en}}
\index{dut0\+\_\+smpl\+\_\+cmp\+\_\+en@{dut0\+\_\+smpl\+\_\+cmp\+\_\+en}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+smpl\+\_\+cmp\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a1097bd2dcd0360140d07a9a4732f38e7}


Definition at line {\bf 48} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+smpl\+\_\+cmp\+\_\+error@{dut0\+\_\+smpl\+\_\+cmp\+\_\+error}}
\index{dut0\+\_\+smpl\+\_\+cmp\+\_\+error@{dut0\+\_\+smpl\+\_\+cmp\+\_\+error}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+smpl\+\_\+cmp\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+smpl\+\_\+cmp\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a7dbcd9b0eacda1873ed6f90973a5ce62}


Definition at line {\bf 50} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dyn\+\_\+ps\+\_\+areset@{dyn\+\_\+ps\+\_\+areset}}
\index{dyn\+\_\+ps\+\_\+areset@{dyn\+\_\+ps\+\_\+areset}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dyn\+\_\+ps\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dyn\+\_\+ps\+\_\+areset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a5f39ba31f77e399021b68555e6cee4da}


Definition at line {\bf 56} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pll__top__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 31} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.

\index{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!rx\+\_\+pll\+\_\+top\+\_\+dut0@{rx\+\_\+pll\+\_\+top\+\_\+dut0}}
\index{rx\+\_\+pll\+\_\+top\+\_\+dut0@{rx\+\_\+pll\+\_\+top\+\_\+dut0}!rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{rx\+\_\+pll\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{rx\+\_\+pll\+\_\+top\+\_\+dut0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+pll\+\_\+top\+\_\+dut0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rx\+\_\+pll\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrx__pll__top__tb_1_1tb__behave_a71a1bc8d9b9b69b7704023de140c3571}


Definition at line {\bf 247} of file {\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+pll\+\_\+top/sim/{\bf rx\+\_\+pll\+\_\+top\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
