$date
	Sat Nov 29 22:38:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module transmitter_PISO_tb $end
$var wire 1 ! piso_o $end
$var reg 1 " clk $end
$var reg 8 # data_i [7:0] $end
$var reg 1 $ load $end
$var reg 1 % nrst $end
$var reg 1 & shift_en $end
$scope module PISOTest $end
$var wire 1 " clk $end
$var wire 8 ' data_i [7:0] $end
$var wire 1 $ load $end
$var wire 1 % nrst $end
$var wire 1 & shift_en $end
$var reg 8 ( nextpiso_data [7:0] $end
$var reg 1 ) nextpiso_o $end
$var reg 8 * piso_data [7:0] $end
$var reg 1 ! piso_o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
x)
bx (
bx '
x&
1%
x$
bx #
0"
x!
$end
#10000
0)
b0 (
b0 *
0!
0%
#20000
1%
1"
#30000
b1000101 (
0&
1$
b1000101 #
b1000101 '
0"
#40000
1)
b1000101 *
b100010 (
1&
0$
1"
#50000
0"
#60000
0)
b10001 (
b100010 *
1!
1"
#70000
0"
#80000
1)
b1000 (
b10001 *
0!
1"
#90000
0"
#100000
0)
b100 (
b1000 *
1!
1"
#110000
0"
#120000
b10 (
b100 *
0!
1"
#130000
0"
#140000
b1 (
b10 *
1"
#150000
0"
#160000
1)
b0 (
b1 *
1"
#170000
0"
#180000
0)
b0 *
1!
1"
#190000
0"
#200000
0!
1"
#210000
0"
#220000
1"
#230000
0"
#240000
1"
