{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741002538136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741002538136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 03 12:48:58 2025 " "Processing started: Mon Mar 03 12:48:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741002538136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002538136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off three_bit_adder -c three_bit_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off three_bit_adder -c three_bit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002538136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741002538625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741002538638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_adder-structural " "Found design unit 1: three_bit_adder-structural" {  } { { "three_bit_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/three_bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741002548944 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_adder " "Found entity 1: three_bit_adder" {  } { { "three_bit_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/three_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741002548944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002548944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavior " "Found design unit 1: full_adder-behavior" {  } { { "full_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741002548944 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741002548944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002548944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/three_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/three_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_adder_tb-behavior " "Found design unit 1: three_bit_adder_tb-behavior" {  } { { "output_files/three_bit_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/output_files/three_bit_adder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741002548944 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_adder_tb " "Found entity 1: three_bit_adder_tb" {  } { { "output_files/three_bit_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/output_files/three_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741002548944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002548944 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "three_bit_adder_tb work three_bit_adder_tb.vhd(4) " "VHDL Primary Unit Declaration error at three_bit_adder_tb.vhd(4): primary unit \"three_bit_adder_tb\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "output_files/three_bit_adder_tb.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/output_files/three_bit_adder_tb.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1741002548952 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "three_bit_adder_tb three_bit_adder.vhd(4) " "HDL error at three_bit_adder.vhd(4): see declaration for object \"three_bit_adder_tb\"" {  } { { "output_files/three_bit_adder.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/three_bit_adder/output_files/three_bit_adder.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741002548952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/three_bit_adder_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/three_bit_adder_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002548952 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741002549069 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 03 12:49:09 2025 " "Processing ended: Mon Mar 03 12:49:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741002549069 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741002549069 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741002549069 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002549069 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741002549708 ""}
