
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/combined
source run_clean
source run_sim
Verification with Vivado
Synthesis and Generate bitstream
cd ~/caravel-soc_fpga-lab/lab-wlos_baseline/vivado
source run_vivad
