

================================================================
== Vivado HLS Report for 'ntt_2'
================================================================
* Date:           Tue Mar 19 14:03:49 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      9|       0|     527|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     131|
|Register         |        -|      -|     543|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      9|     543|     658|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------+---------+---+----+------+-----+------+-------------+
    |  Memory |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------+---------+---+----+------+-----+------+-------------+
    |zetas_U  |ntt_1_zetas  |        1|  0|   0|   256|   23|     1|         5888|
    +---------+-------------+---------+---+----+------+-----+------+-------------+
    |Total    |             |        1|  0|   0|   256|   23|     1|         5888|
    +---------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |a_assign_fu_247_p2  |     *    |      3|  0|  21|          32|          23|
    |t_18_fu_264_p2      |     *    |      3|  0|  21|          23|          32|
    |t_fu_256_p2         |     *    |      3|  0|  21|          27|          32|
    |j_5_fu_230_p2       |     +    |      0|  0|  37|           1|          30|
    |k_3_fu_171_p2       |     +    |      0|  0|  39|           1|          32|
    |t_19_fu_276_p2      |     +    |      0|  0|  63|          56|          56|
    |tmp_62_fu_176_p2    |     +    |      0|  0|  38|          31|          31|
    |tmp_65_fu_215_p2    |     +    |      0|  0|  38|          31|          31|
    |tmp_69_fu_301_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_70_fu_311_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_71_fu_236_p2    |     +    |      0|  0|  38|          31|          31|
    |tmp_68_fu_292_p2    |     -    |      0|  0|  31|          15|          24|
    |icmp_fu_143_p2      |   icmp   |      0|  0|  18|          23|           1|
    |tmp_63_fu_185_p2    |   icmp   |      0|  0|  18|          31|          31|
    |tmp_64_fu_210_p2    |   icmp   |      0|  0|  18|          30|          30|
    |tmp_fu_123_p2       |   icmp   |      0|  0|  18|          29|           1|
    |start_fu_191_p3     |  select  |      0|  0|  30|           1|          30|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      9|  0| 527|         426|         479|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  59|         14|    1|         14|
    |j5_reg_105  |   9|          2|   30|         60|
    |j_reg_93    |   9|          2|   31|         62|
    |k_fu_44     |   9|          2|   32|         64|
    |len_reg_81  |   9|          2|    8|         16|
    |p_address0  |  21|          4|    8|         32|
    |p_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 131|         29|  142|        344|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_assign_reg_407        |  55|   0|   55|          0|
    |ap_CS_fsm               |  13|   0|   13|          0|
    |j5_reg_105              |  30|   0|   30|          0|
    |j_5_reg_392             |  30|   0|   30|          0|
    |j_reg_93                |  31|   0|   31|          0|
    |k_3_reg_359             |  32|   0|   32|          0|
    |k_fu_44                 |  32|   0|   32|          0|
    |len_cast_cast7_reg_325  |   8|   0|   31|         23|
    |len_reg_81              |   8|   0|   29|         21|
    |p_addr_1_reg_387        |   8|   0|    8|          0|
    |p_addr_reg_382          |   8|   0|    8|          0|
    |p_load_reg_402          |  32|   0|   32|          0|
    |start_cast_reg_369      |  30|   0|   31|          1|
    |t_18_reg_422            |  55|   0|   55|          0|
    |t_reg_417               |  32|   0|   32|          0|
    |tmp_122_cast_reg_374    |  23|   0|   55|         32|
    |tmp_611_reg_335         |  30|   0|   30|          0|
    |tmp_613_reg_364         |  30|   0|   30|          0|
    |tmp_615_reg_412         |  32|   0|   32|          0|
    |tmp_s_reg_427           |  24|   0|   24|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 543|   0|  620|         77|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     ntt.2    | return value |
|p_address0  | out |    8|  ap_memory |       p      |     array    |
|p_ce0       | out |    1|  ap_memory |       p      |     array    |
|p_we0       | out |    1|  ap_memory |       p      |     array    |
|p_d0        | out |   32|  ap_memory |       p      |     array    |
|p_q0        |  in |   32|  ap_memory |       p      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (icmp)
	2  / (!icmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_64)
	3  / (!tmp_64)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = alloca i32"   --->   Operation 14 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "store i32 1, i32* %k"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:27]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%len = phi i29 [ 128, %0 ], [ %len_1, %6 ]" [ntt.c:27]   --->   Operation 17 'phi' 'len' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%len_cast_cast7 = zext i29 %len to i31" [ntt.c:27]   --->   Operation 18 'zext' 'len_cast_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.08ns)   --->   "%tmp = icmp eq i29 %len, 0" [ntt.c:27]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %.preheader.preheader" [ntt.c:27]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:28]   --->   Operation 22 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [ntt.c:37]   --->   Operation 23 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i31 [ %tmp_71, %5 ], [ 0, %.preheader.preheader ]" [ntt.c:28]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_611 = trunc i31 %j to i30" [ntt.c:28]   --->   Operation 25 'trunc' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_612 = call i23 @_ssdm_op_PartSelect.i23.i31.i32.i32(i31 %j, i32 8, i32 30)" [ntt.c:28]   --->   Operation 26 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.03ns)   --->   "%icmp = icmp eq i23 %tmp_612, 0" [ntt.c:28]   --->   Operation 27 'icmp' 'icmp' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %6" [ntt.c:28]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k_load = load i32* %k" [ntt.c:29]   --->   Operation 29 'load' 'k_load' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_61 = zext i32 %k_load to i64" [ntt.c:29]   --->   Operation 30 'zext' 'tmp_61' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_61" [ntt.c:29]   --->   Operation 31 'getelementptr' 'zetas_addr' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:29]   --->   Operation 32 'load' 'zeta' <Predicate = (icmp)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_614 = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %len, i32 1, i32 28)" [ntt.c:27]   --->   Operation 33 'partselect' 'tmp_614' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%len_1 = zext i28 %tmp_614 to i29" [ntt.c:27]   --->   Operation 34 'zext' 'len_1' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:27]   --->   Operation 35 'br' <Predicate = (!icmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.01>
ST_4 : Operation 36 [1/1] (2.18ns)   --->   "%k_3 = add i32 1, %k_load" [ntt.c:29]   --->   Operation 36 'add' 'k_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:29]   --->   Operation 37 'load' 'zeta' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 38 [1/1] (2.15ns)   --->   "%tmp_62 = add i31 %len_cast_cast7, %j" [ntt.c:30]   --->   Operation 38 'add' 'tmp_62' <Predicate = true> <Delay = 2.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_613 = trunc i31 %tmp_62 to i30" [ntt.c:30]   --->   Operation 39 'trunc' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.10ns)   --->   "%tmp_63 = icmp ugt i31 %j, %tmp_62" [ntt.c:28]   --->   Operation 40 'icmp' 'tmp_63' <Predicate = true> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.75ns)   --->   "%start = select i1 %tmp_63, i30 %tmp_611, i30 %tmp_613" [ntt.c:28]   --->   Operation 41 'select' 'start' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%start_cast = zext i30 %start to i31" [ntt.c:28]   --->   Operation 42 'zext' 'start_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i23 %zeta to i55" [ntt.c:30]   --->   Operation 43 'zext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:30]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%j5 = phi i30 [ %tmp_611, %2 ], [ %j_5, %4 ]"   --->   Operation 45 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j5_cast2 = zext i30 %j5 to i31" [ntt.c:30]   --->   Operation 46 'zext' 'j5_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.09ns)   --->   "%tmp_64 = icmp ult i30 %j5, %tmp_613" [ntt.c:30]   --->   Operation 47 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %4, label %5" [ntt.c:30]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.13ns)   --->   "%tmp_65 = add i31 %j5_cast2, %len_cast_cast7" [ntt.c:31]   --->   Operation 49 'add' 'tmp_65' <Predicate = (tmp_64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_66 = zext i31 %tmp_65 to i64" [ntt.c:31]   --->   Operation 50 'zext' 'tmp_66' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_66" [ntt.c:31]   --->   Operation 51 'getelementptr' 'p_addr' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:31]   --->   Operation 52 'load' 'p_load' <Predicate = (tmp_64)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_67 = zext i30 %j5 to i64" [ntt.c:32]   --->   Operation 53 'zext' 'tmp_67' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_67" [ntt.c:32]   --->   Operation 54 'getelementptr' 'p_addr_1' <Predicate = (tmp_64)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.13ns)   --->   "%j_5 = add i30 1, %j5" [ntt.c:30]   --->   Operation 55 'add' 'j_5' <Predicate = (tmp_64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.13ns)   --->   "%tmp_71 = add i31 %len_cast_cast7, %start_cast" [ntt.c:28]   --->   Operation 56 'add' 'tmp_71' <Predicate = (!tmp_64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.35ns)   --->   "store i32 %k_3, i32* %k" [ntt.c:29]   --->   Operation 57 'store' <Predicate = (!tmp_64)> <Delay = 1.35>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:28]   --->   Operation 58 'br' <Predicate = (!tmp_64)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 59 [1/2] (2.77ns)   --->   "%p_load = load i32* %p_addr, align 4" [ntt.c:31]   --->   Operation 59 'load' 'p_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i32 %p_load to i55" [ntt.c:31]   --->   Operation 60 'zext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (6.88ns)   --->   "%a_assign = mul i55 %tmp_126_cast, %tmp_122_cast" [ntt.c:31]   --->   Operation 61 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_615 = trunc i55 %a_assign to i32" [reduce.c:19->ntt.c:31]   --->   Operation 62 'trunc' 'tmp_615' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 63 [1/1] (6.88ns)   --->   "%t = mul i32 -58728449, %tmp_615" [reduce.c:19->ntt.c:31]   --->   Operation 63 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%t_25_cast = zext i32 %t to i55" [reduce.c:20->ntt.c:31]   --->   Operation 64 'zext' 't_25_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (6.88ns)   --->   "%t_18 = mul i55 8380417, %t_25_cast" [reduce.c:21->ntt.c:31]   --->   Operation 65 'mul' 't_18' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%a_assign_cast1 = zext i55 %a_assign to i56" [ntt.c:31]   --->   Operation 66 'zext' 'a_assign_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%t_26_cast = zext i55 %t_18 to i56" [reduce.c:21->ntt.c:31]   --->   Operation 67 'zext' 't_26_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (2.77ns)   --->   "%t_19 = add i56 %t_26_cast, %a_assign_cast1" [reduce.c:22->ntt.c:31]   --->   Operation 68 'add' 't_19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_19, i32 32, i32 55)" [reduce.c:23->ntt.c:31]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:32]   --->   Operation 70 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 7.72>
ST_11 : Operation 71 [1/2] (2.77ns)   --->   "%p_load_1 = load i32* %p_addr_1, align 4" [ntt.c:32]   --->   Operation 71 'load' 'p_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 72 [1/1] (2.01ns)   --->   "%tmp_68 = sub i24 -16382, %tmp_s" [ntt.c:32]   --->   Operation 72 'sub' 'tmp_68' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i24 %tmp_68 to i32" [ntt.c:32]   --->   Operation 73 'zext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (2.18ns)   --->   "%tmp_69 = add i32 %p_load_1, %tmp_129_cast" [ntt.c:32]   --->   Operation 74 'add' 'tmp_69' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (2.77ns)   --->   "store i32 %tmp_69, i32* %p_addr, align 4" [ntt.c:32]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 76 [2/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:33]   --->   Operation 76 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 12> <Delay = 7.72>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%t_20 = zext i24 %tmp_s to i32" [reduce.c:23->ntt.c:31]   --->   Operation 77 'zext' 't_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/2] (2.77ns)   --->   "%p_load_2 = load i32* %p_addr_1, align 4" [ntt.c:33]   --->   Operation 78 'load' 'p_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 79 [1/1] (2.18ns)   --->   "%tmp_70 = add i32 %p_load_2, %t_20" [ntt.c:33]   --->   Operation 79 'add' 'tmp_70' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (2.77ns)   --->   "store i32 %tmp_70, i32* %p_addr_1, align 4" [ntt.c:33]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:30]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k              (alloca           ) [ 01111111111111]
StgValue_15    (store            ) [ 00000000000000]
StgValue_16    (br               ) [ 01111111111111]
len            (phi              ) [ 00111111111111]
len_cast_cast7 (zext             ) [ 00011111111111]
tmp            (icmp             ) [ 00111111111111]
empty          (speclooptripcount) [ 00000000000000]
StgValue_21    (br               ) [ 00000000000000]
StgValue_22    (br               ) [ 00111111111111]
StgValue_23    (ret              ) [ 00000000000000]
j              (phi              ) [ 00011000000000]
tmp_611        (trunc            ) [ 00001111111111]
tmp_612        (partselect       ) [ 00000000000000]
icmp           (icmp             ) [ 00111111111111]
StgValue_28    (br               ) [ 00000000000000]
k_load         (load             ) [ 00001000000000]
tmp_61         (zext             ) [ 00000000000000]
zetas_addr     (getelementptr    ) [ 00001000000000]
tmp_614        (partselect       ) [ 00000000000000]
len_1          (zext             ) [ 01111111111111]
StgValue_35    (br               ) [ 01111111111111]
k_3            (add              ) [ 00000111111111]
zeta           (load             ) [ 00000000000000]
tmp_62         (add              ) [ 00000000000000]
tmp_613        (trunc            ) [ 00000111111111]
tmp_63         (icmp             ) [ 00000000000000]
start          (select           ) [ 00000000000000]
start_cast     (zext             ) [ 00000111111111]
tmp_122_cast   (zext             ) [ 00000111111111]
StgValue_44    (br               ) [ 00111111111111]
j5             (phi              ) [ 00000100000000]
j5_cast2       (zext             ) [ 00000000000000]
tmp_64         (icmp             ) [ 00111111111111]
StgValue_48    (br               ) [ 00000000000000]
tmp_65         (add              ) [ 00000000000000]
tmp_66         (zext             ) [ 00000000000000]
p_addr         (getelementptr    ) [ 00000011111100]
tmp_67         (zext             ) [ 00000000000000]
p_addr_1       (getelementptr    ) [ 00000011111111]
j_5            (add              ) [ 00111111111111]
tmp_71         (add              ) [ 00111111111111]
StgValue_57    (store            ) [ 00000000000000]
StgValue_58    (br               ) [ 00111111111111]
p_load         (load             ) [ 00000001000000]
tmp_126_cast   (zext             ) [ 00000000000000]
a_assign       (mul              ) [ 00000000111000]
tmp_615        (trunc            ) [ 00000000100000]
t              (mul              ) [ 00000000010000]
t_25_cast      (zext             ) [ 00000000000000]
t_18           (mul              ) [ 00000000001000]
a_assign_cast1 (zext             ) [ 00000000000000]
t_26_cast      (zext             ) [ 00000000000000]
t_19           (add              ) [ 00000000000000]
tmp_s          (partselect       ) [ 00000000000111]
p_load_1       (load             ) [ 00000000000000]
tmp_68         (sub              ) [ 00000000000000]
tmp_129_cast   (zext             ) [ 00000000000000]
tmp_69         (add              ) [ 00000000000000]
StgValue_75    (store            ) [ 00000000000000]
t_20           (zext             ) [ 00000000000000]
p_load_2       (load             ) [ 00000000000000]
tmp_70         (add              ) [ 00000000000000]
StgValue_80    (store            ) [ 00000000000000]
StgValue_81    (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zetas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="k_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zetas_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="23" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="zetas_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zeta/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="p_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="31" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_load/5 p_load_1/10 StgValue_75/11 p_load_2/12 StgValue_80/13 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="30" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/5 "/>
</bind>
</comp>

<comp id="81" class="1005" name="len_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="29" slack="1"/>
<pin id="83" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="len (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="len_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="28" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="len/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="1"/>
<pin id="95" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="j5_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="30" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="j5 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="j5_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="30" slack="2"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="30" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_15_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="len_cast_cast7_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="29" slack="0"/>
<pin id="121" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast_cast7/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="29" slack="0"/>
<pin id="125" dir="0" index="1" bw="29" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_611_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_611/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_612_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="23" slack="0"/>
<pin id="135" dir="0" index="1" bw="31" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_612/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="23" slack="0"/>
<pin id="145" dir="0" index="1" bw="23" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_61_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_614_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="28" slack="0"/>
<pin id="159" dir="0" index="1" bw="29" slack="1"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="6" slack="0"/>
<pin id="162" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_614/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="len_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="28" slack="0"/>
<pin id="169" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_1/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="k_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_62_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="29" slack="2"/>
<pin id="178" dir="0" index="1" bw="31" slack="1"/>
<pin id="179" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_613_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_613/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_63_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="1"/>
<pin id="187" dir="0" index="1" bw="31" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="start_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="30" slack="1"/>
<pin id="194" dir="0" index="2" bw="30" slack="0"/>
<pin id="195" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="start/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="start_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="30" slack="0"/>
<pin id="200" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="start_cast/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_122_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="23" slack="0"/>
<pin id="204" dir="1" index="1" bw="55" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_cast/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j5_cast2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="30" slack="0"/>
<pin id="208" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j5_cast2/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_64_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="0"/>
<pin id="212" dir="0" index="1" bw="30" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_65_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="30" slack="0"/>
<pin id="217" dir="0" index="1" bw="29" slack="3"/>
<pin id="218" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_66_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_67_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="30" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="30" slack="0"/>
<pin id="233" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_71_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="29" slack="3"/>
<pin id="238" dir="0" index="1" bw="30" slack="1"/>
<pin id="239" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_57_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="4"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_126_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_cast/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="a_assign_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="23" slack="3"/>
<pin id="250" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="a_assign/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_615_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="55" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_615/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="t_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="27" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_25_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_25_cast/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="t_18_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_18/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="a_assign_cast1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="55" slack="3"/>
<pin id="272" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_assign_cast1/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="t_26_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="55" slack="1"/>
<pin id="275" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_26_cast/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="t_19_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="55" slack="0"/>
<pin id="278" dir="0" index="1" bw="55" slack="0"/>
<pin id="279" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_19/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="56" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_68_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="0" index="1" bw="24" slack="1"/>
<pin id="295" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_68/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_129_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="24" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129_cast/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_69_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="24" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="t_20_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="3"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_20/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_70_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70/13 "/>
</bind>
</comp>

<comp id="318" class="1005" name="k_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="325" class="1005" name="len_cast_cast7_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="2"/>
<pin id="327" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="len_cast_cast7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_611_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="30" slack="1"/>
<pin id="337" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_611 "/>
</bind>
</comp>

<comp id="344" class="1005" name="k_load_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_load "/>
</bind>
</comp>

<comp id="349" class="1005" name="zetas_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zetas_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="len_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="29" slack="1"/>
<pin id="356" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="len_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="k_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_613_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="30" slack="1"/>
<pin id="366" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_613 "/>
</bind>
</comp>

<comp id="369" class="1005" name="start_cast_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="1"/>
<pin id="371" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="start_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_122_cast_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="55" slack="3"/>
<pin id="376" dir="1" index="1" bw="55" slack="3"/>
</pin_list>
<bind>
<opset="tmp_122_cast "/>
</bind>
</comp>

<comp id="382" class="1005" name="p_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_addr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="5"/>
<pin id="389" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="j_5_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="30" slack="0"/>
<pin id="394" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_71_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="1"/>
<pin id="399" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="a_assign_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="55" slack="3"/>
<pin id="409" dir="1" index="1" bw="55" slack="3"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_615_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_615 "/>
</bind>
</comp>

<comp id="417" class="1005" name="t_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="422" class="1005" name="t_18_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="55" slack="1"/>
<pin id="424" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="t_18 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_s_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="1"/>
<pin id="429" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="85" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="85" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="97" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="97" pin="4"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="147"><net_src comp="133" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="81" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="157" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="93" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="93" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="176" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="55" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="108" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="108" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="228"><net_src comp="108" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="108" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="68" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="315"><net_src comp="68" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="311" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="321"><net_src comp="44" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="328"><net_src comp="119" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="338"><net_src comp="129" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="347"><net_src comp="149" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="352"><net_src comp="48" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="357"><net_src comp="167" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="362"><net_src comp="171" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="367"><net_src comp="181" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="372"><net_src comp="198" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="377"><net_src comp="202" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="385"><net_src comp="61" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="390"><net_src comp="74" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="395"><net_src comp="230" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="400"><net_src comp="236" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="405"><net_src comp="68" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="410"><net_src comp="247" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="415"><net_src comp="252" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="420"><net_src comp="256" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="425"><net_src comp="264" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="430"><net_src comp="282" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="308" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p | {11 13 }
	Port: zetas | {}
 - Input state : 
	Port: ntt.2 : p | {5 6 10 11 12 13 }
	Port: ntt.2 : zetas | {3 4 }
  - Chain level:
	State 1
		StgValue_15 : 1
	State 2
		len_cast_cast7 : 1
		tmp : 1
		StgValue_21 : 2
	State 3
		tmp_611 : 1
		tmp_612 : 1
		icmp : 2
		StgValue_28 : 3
		tmp_61 : 1
		zetas_addr : 2
		zeta : 3
		len_1 : 1
	State 4
		tmp_613 : 1
		tmp_63 : 1
		start : 2
		start_cast : 3
		tmp_122_cast : 1
	State 5
		j5_cast2 : 1
		tmp_64 : 1
		StgValue_48 : 2
		tmp_65 : 2
		tmp_66 : 3
		p_addr : 4
		p_load : 5
		tmp_67 : 1
		p_addr_1 : 2
		j_5 : 1
	State 6
	State 7
		a_assign : 1
		tmp_615 : 2
	State 8
	State 9
		t_18 : 1
	State 10
		t_19 : 1
		tmp_s : 2
	State 11
		tmp_129_cast : 1
		tmp_69 : 2
		StgValue_75 : 3
	State 12
	State 13
		tmp_70 : 1
		StgValue_80 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       k_3_fu_171      |    0    |    0    |    39   |
|          |     tmp_62_fu_176     |    0    |    0    |    38   |
|          |     tmp_65_fu_215     |    0    |    0    |    37   |
|    add   |       j_5_fu_230      |    0    |    0    |    37   |
|          |     tmp_71_fu_236     |    0    |    0    |    37   |
|          |      t_19_fu_276      |    0    |    0    |    62   |
|          |     tmp_69_fu_301     |    0    |    0    |    39   |
|          |     tmp_70_fu_311     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_123      |    0    |    0    |    18   |
|   icmp   |      icmp_fu_143      |    0    |    0    |    18   |
|          |     tmp_63_fu_185     |    0    |    0    |    18   |
|          |     tmp_64_fu_210     |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    a_assign_fu_247    |    3    |    0    |    21   |
|    mul   |        t_fu_256       |    3    |    0    |    21   |
|          |      t_18_fu_264      |    3    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     tmp_68_fu_292     |    0    |    0    |    31   |
|----------|-----------------------|---------|---------|---------|
|  select  |      start_fu_191     |    0    |    0    |    30   |
|----------|-----------------------|---------|---------|---------|
|          | len_cast_cast7_fu_119 |    0    |    0    |    0    |
|          |     tmp_61_fu_152     |    0    |    0    |    0    |
|          |      len_1_fu_167     |    0    |    0    |    0    |
|          |   start_cast_fu_198   |    0    |    0    |    0    |
|          |  tmp_122_cast_fu_202  |    0    |    0    |    0    |
|          |    j5_cast2_fu_206    |    0    |    0    |    0    |
|   zext   |     tmp_66_fu_220     |    0    |    0    |    0    |
|          |     tmp_67_fu_225     |    0    |    0    |    0    |
|          |  tmp_126_cast_fu_244  |    0    |    0    |    0    |
|          |    t_25_cast_fu_261   |    0    |    0    |    0    |
|          | a_assign_cast1_fu_270 |    0    |    0    |    0    |
|          |    t_26_cast_fu_273   |    0    |    0    |    0    |
|          |  tmp_129_cast_fu_297  |    0    |    0    |    0    |
|          |      t_20_fu_308      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_611_fu_129    |    0    |    0    |    0    |
|   trunc  |     tmp_613_fu_181    |    0    |    0    |    0    |
|          |     tmp_615_fu_252    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_612_fu_133    |    0    |    0    |    0    |
|partselect|     tmp_614_fu_157    |    0    |    0    |    0    |
|          |      tmp_s_fu_282     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    9    |    0    |   524   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_assign_reg_407   |   55   |
|      j5_reg_105      |   30   |
|      j_5_reg_392     |   30   |
|       j_reg_93       |   31   |
|      k_3_reg_359     |   32   |
|    k_load_reg_344    |   32   |
|       k_reg_318      |   32   |
|     len_1_reg_354    |   29   |
|len_cast_cast7_reg_325|   31   |
|      len_reg_81      |   29   |
|   p_addr_1_reg_387   |    8   |
|    p_addr_reg_382    |    8   |
|    p_load_reg_402    |   32   |
|  start_cast_reg_369  |   31   |
|     t_18_reg_422     |   55   |
|       t_reg_417      |   32   |
| tmp_122_cast_reg_374 |   55   |
|    tmp_611_reg_335   |   30   |
|    tmp_613_reg_364   |   30   |
|    tmp_615_reg_412   |   32   |
|    tmp_71_reg_397    |   31   |
|     tmp_s_reg_427    |   24   |
|  zetas_addr_reg_349  |    8   |
+----------------------+--------+
|         Total        |   707  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_68 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_68 |  p1  |   2  |  32  |   64   ||    9    |
|    len_reg_81    |  p0  |   2  |  29  |   58   ||    9    |
|     j_reg_93     |  p0  |   2  |  31  |   62   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   224  || 6.85175 ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   524  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   51   |
|  Register |    -   |    -   |   707  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    6   |   707  |   575  |
+-----------+--------+--------+--------+--------+
