{"Source Block": ["oh/elink/dv/elink_e16_model.v@1494:1504@HdlIdDef", "   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1496:1506", "   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n"], ["oh/elink/dv/elink_e16_model.v@1497:1507", "   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n\n"], ["oh/elink/dv/elink_e16_model.v@1496:1506", "   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n   reg [2*LW-1:0]  fifo_data_reg;\n"], ["oh/elink/dv/elink_e16_model.v@1493:1503", "\n   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n"], ["oh/elink/dv/elink_e16_model.v@1491:1501", "   // # Regs\n   // #########\n\n   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n"], ["oh/elink/dv/elink_e16_model.v@1495:1505", "   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n   reg \t\t   start_tran;\n   reg \t\t   fifo_data_val;\n"], ["oh/elink/dv/elink_e16_model.v@1492:1502", "   // #########\n\n   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n"]], "Diff Content": {"Delete": [[1499, "   reg [LW-1:0]    data_odd_reg;\n"]], "Add": []}}