Flow report for PC
Thu Feb 22 20:15:17 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu Feb 22 20:15:17 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; PC                                          ;
; Top-level Entity Name              ; PC                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 66 / 6,272 ( 1 % )                          ;
;     Total combinational functions  ; 65 / 6,272 ( 1 % )                          ;
;     Dedicated logic registers      ; 30 / 6,272 ( < 1 % )                        ;
; Total registers                    ; 30                                          ;
; Total pins                         ; 33 / 92 ( 36 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/22/2018 20:10:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; PC                  ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                            ;
+-------------------------------------+------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.151934105004282      ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL) ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057               ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING  ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                 ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files           ; --            ; --          ; --             ;
+-------------------------------------+------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:15     ; 1.0                     ; 1232 MB             ; 00:00:37                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 1397 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 1109 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 1134 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1354 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1343 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1344 MB             ; 00:00:00                           ;
; Total                     ; 00:00:24     ; --                      ; --                  ; 00:00:46                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                ;
+---------------------------+-----------------------+-------------+-------------+----------------+
; Module Name               ; Machine Hostname      ; OS Name     ; OS Version  ; Processor type ;
+---------------------------+-----------------------+-------------+-------------+----------------+
; Analysis & Synthesis      ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; Fitter                    ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; Assembler                 ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; TimeQuest Timing Analyzer ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
+---------------------------+-----------------------+-------------+-------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off PC -c PC
quartus_fit --read_settings_files=off --write_settings_files=off PC -c PC
quartus_asm --read_settings_files=off --write_settings_files=off PC -c PC
quartus_sta PC -c PC
quartus_eda --read_settings_files=off --write_settings_files=off PC -c PC
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PC -c PC --vector_source=/home/morales/Documentos/Git/processor-galetron/Galetron/PC/Waveform2.vwf --testbench_file=/home/morales/Documentos/Git/processor-galetron/Galetron/PC/simulation/qsim/Waveform2.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/morales/Documentos/Git/processor-galetron/Galetron/PC/simulation/qsim/ PC -c PC



