// Seed: 3726402865
module module_0;
  reg id_1 = -1'b0 == -1;
  always @(id_1 or posedge 1) begin : LABEL_0
    id_1 <= id_1 ^ id_1;
  end
  assign module_1.id_3 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    output wire id_6,
    output tri id_7,
    output tri0 id_8,
    output wire id_9,
    input tri id_10,
    output tri0 id_11,
    input tri id_12,
    input wor id_13,
    input supply1 id_14,
    output tri id_15
);
  always @* begin : LABEL_0
    id_0 <= -1;
  end
  nand primCall (id_0, id_1, id_10, id_12, id_13, id_14, id_4, id_5);
  module_0 modCall_1 ();
endmodule
