<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/conditsynth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/conditsynth2.v</a>
defines: 
time_elapsed: 0.045s
ram usage: 10236 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/conditsynth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/conditsynth2.v</a>
module main;
	reg [2:0] Q;
	reg clk;
	reg clr;
	reg up;
	reg down;
	reg flag;
	(* ivl_synthesis_off *) initial begin
		clk = 0;
		up = 0;
		down = 0;
		clr = 1;
		#(1) clk = 1;
		#(1) clk = 0;
		if (Q !== 0) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		if (flag !== 0) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		up = 1;
		clr = 0;
		#(1) clk = 1;
		#(1) clk = 0;
		#(1) clk = 1;
		#(1) clk = 0;
		if (Q !== 3&#39;b010) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		if (flag !== 0) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		up = 0;
		down = 1;
		#(1) clk = 1;
		#(1) clk = 0;
		if (Q !== 3&#39;b001) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		if (flag !== 0) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		down = 0;
		#(1) clk = 1;
		#(1) clk = 0;
		if (Q !== 3&#39;b001) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		if (flag !== 1) begin
			$display(&#34;FAILED&#34;);
			$finish;
		end
		$display(&#34;PASSED&#34;);
		$finish;
	end
	(* ivl_synthesis_on *) always @(posedge clk or posedge clr)
		if (clr) begin
			Q &lt;= 0;
			flag &lt;= 0;
		end
		else if (up)
			Q &lt;= Q + 1;
		else if (down)
			Q &lt;= Q - 1;
		else
			flag &lt;= 1;
endmodule

</pre>
</body>