================================================================================ 
Commit: 1cf9fa94017db90f5b861c80dafd35fafdca89c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:55:12 2024 +0530 
-------------------------------------------------------------------------------- 
Added "Doxygen" folder for MTL 4122_14 label.

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 8fc91f5674fbbd03278aab897cb739b2d85e5b5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:46:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_14

Hsd-es-id: N/A"
Original commit date: Tue May 21 06:01:07 2024 -0700
Original commit hash: 2d0974cca86bc0410bdb12c726e19fe1efa26b52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6481c96dcbb12615837e26df3b278af5a17c42da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:46:23 2024 +0530 
-------------------------------------------------------------------------------- 
LE audio offload feature is not disabled

[Feature Description]
Need to add check condition when CNVi presence is "No" and discrete
offload is set to "disable". All offload related feature including LE
audio offload should be set to disable.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038274916
Original commit date: Tue Apr 30 13:38:45 2024 +0200
Change-Id: Idd4118c4acff34a2281a8ff3ae7cc44855ec9b34
Original commit hash: e21e00aa61acf8cb9733cdff7aec7419f2bd1ad4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 59d31832e624dcb749b6af9f9af53eddbbd05593 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:46:09 2024 +0530 
-------------------------------------------------------------------------------- 
Default setting for VTIO Support & IPU Device setup knob

[Feature Description]
VTIO setup knob is default disabled in setup page.
IPU Setup knob is default enabled in setup page.

ARL U, Disable default IPU & VTIO both knob disabled.
MTL HU,ARL H Enable default IPU & VTIO both knob.

Package/Module:
MeteorLakeBoards

[Impacted Platform]
U, H

Hsd-es-id: 16024023753
Original commit date: Sun Apr 28 23:37:15 2024 +0800
Change-Id: Iadee418014f5ca338c75d3ac7187e1ae443fbdc6
Original commit hash: cd628b8c80193579ea2d5f604aa33e62a924e4a1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: de223672eafed149360fea4d46b03a09e79e5d19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:46:01 2024 +0530 
-------------------------------------------------------------------------------- 
Enable MIPI VTIO Support for Secure Biometrics feature by default

[Feature Description]
1. Enabling VTIO if SA IPU is enabled.
2. Expose ISP SDEV Entry: Enabled
3. Set "Sensor Entry 2" to 105

Package/Module:
VtioFeaturePkg

[Impacted Platform]
MTL,ARL

Hsd-es-id: 16023328932
Original commit date: Wed Feb 28 17:01:20 2024 +0530
Change-Id: I987e87f6e51186c44e6974a40b626a562b0eb092
Original commit hash: 3e1f198583c14a8520cff64e25134762e96b4b67

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetup.inf
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupStrings.uni
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 7f83cb3a413b4983f67cadbcfeab108c89449aaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:53 2024 +0530 
-------------------------------------------------------------------------------- 
Fix _PLD issue

[Issue Description]
currently the _PLD of some Usb Ports return
wrong buffer length

[Resolution]
return the correct buffer length in _PLD method

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16023866969
Original commit date: Mon May 6 12:58:12 2024 +0530
Change-Id: I93c7e3a30dd71bd41e5a7fb10db9fa5cdc8071c4
Original commit hash: 0bad7d3dc67858d146f456f077fc93a722ceea39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHDdr5SODimmAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSDdr5SODimm2DpcAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaUDimm2Dpc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlHLpCammModPc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1RvpBom1.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5Crb.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPGcs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5CrbFabB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5OnlyDpRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Ppv.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5PpvFabB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5RvpFabB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Sbc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5TcpRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl

================================================================================ 
Commit: 80d6820b0d8f19c884b014a5be5e0a49307b6d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update Visual Studio version in the readme file

[Issue Description]
Support version of VS is showing 2015

[Resolution]
VS Supported Version is 2019

Package/Module:
MeateorlakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16024102659
Original commit date: Wed May 8 17:00:30 2024 +0530
Change-Id: I30b41598e3115bdff32764acea68d566efa217a5
Original commit hash: cdadcbbcefb8af6a768aea444c0932eed596050d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/ReadMe.md

================================================================================ 
Commit: 125b9affc5993860b5741cf408882a22b426c023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:37 2024 +0530 
-------------------------------------------------------------------------------- 
SUT cant can't power on after disabling ACE in the setup

[Issue Description]
HdaBar and DspBar is not initialized correctly while the audio
controller be disabled.

[Resolution]
Add error handling to stop execution when ACE is not detected
and MMIO cannot be enabled.

Package/Module:
Features/Audio/SndwFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038350169
Original commit date: Mon May 6 10:33:41 2024 +0200
Change-Id: Ia31a500d2e8f40e0bafa43397d877a3748485dc6
Original commit hash: 89c9dd2c3c83b2a4b2b9ed7e2f506f8448d3612b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/SndwBeepExample/SndwBeepExample.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: aa086730284929635d588b64148fe3e0e9ae9b40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:30 2024 +0530 
-------------------------------------------------------------------------------- 
Greyout Low power S0 idle Capability BIOS option

[Issue Description]
Low power S0 idle Capability BIOS option Enable/Disable are available
to configure in ARL U/H

[Resolution]
Remove S3 Support for ARL, MTL U/H.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL, MTL U/H

Hsd-es-id: 22020024790
Original commit date: Thu May 2 14:19:41 2024 +0530
Change-Id: I84f686b4ab606c4de6d3ecd2fff45cbc83a677d9
Original commit hash: 7944e6df8fb0b18de645e3f963be559db63d3afb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c

================================================================================ 
Commit: a9a2535344f7aa262ffd56e2b6451c64a411a813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update on BIOS ROM file naming

[Feature Description]
BIOS rom file name is same for all builds
Update on BIOS ROM file naming based on build type

Package/Module: BoardPkg/BuildScript

[Impacted Platform]
ALL

Hsd-es-id: 14022054383
Original commit date: Fri Apr 19 09:49:37 2024 -0700
Change-Id: Iefb8386436b15a2e27cfa5ba73dadb01a7da015a
Original commit hash: 19f19556bac3adaf2bf5565c271a1200af574d45

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh

================================================================================ 
Commit: 31da2018b14f0a84f13bf6d92f03a7e1cda3db91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update on BIOS ROM file naming

[Feature Description]
BIOS rom file name is same for all builds
Update on BIOS ROM file naming based on build type

Package/Module: BoardPkg/BuildScript

[Impacted Platform]
ALL

Hsd-es-id: 14022054383
Original commit date: Tue Mar 19 15:18:50 2024 -0700
Change-Id: Iaa1c466fe59671b8c3b99e7058579f9469b17331
Original commit hash: 1c1de7e81d0469fb05ba47187c4176e38c788d92

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 71d4ac1bb0e497d55d6a961fdd9c18f84d46e9fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:11 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL]OCR & RPE knobs not in sync with Manageability Feature State

[Issue Description]
RPE/OCR Capability is not in sync with MngState.

[Resolution]
Used AMT feature state check instead of RPE/OCR capability.

Package/Module: PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16023590824, 16023590842
Original commit date: Fri Apr 12 10:07:10 2024 +0530
Change-Id: I92701cc8403ac6b4b93fe8b80a4875c5932139a7
Original commit hash: 9674110534fc79af9b0aec6b6b8e70c0ee7b6e14

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: bb2253f3dfc2026d128d68707710761202272bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:45:04 2024 +0530 
-------------------------------------------------------------------------------- 
Fix Perf Typo and Add Missing Lib in Inf

[Issue Description]
Fixed typo on Perf Macro for InstallMrcCallback.
Added missing PerfLib in associated .inf files.

[Resolution]
Used appropriate 'END' macro for InstallMrcCallback.
Added PerformanceLib to infs.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22019736724
Original commit date: Thu Mar 28 15:43:06 2024 -0700
Change-Id: I22400f1ad53d95a42708791d2f1f75665f5f83fb
Original commit hash: 191554d0296fea1fcee8e6f5233f1914a5ca74e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: d75ad17361f8f9b5e288a6c90e93a31a8e6523de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:58 2024 +0530 
-------------------------------------------------------------------------------- 
LpcEspiGenIoRangeGetHelper fix

[Issue Description]
Check inside LpcEspiGenIoRangeGetHelper verifies if input
CS# is equal to 1 and range index is above 0. If this
condition happend ranges above 0 in input structure
GenIoRangeList will be zeroed. CS2 and CS3 also require
the same action.

[Resolution]
First whole input GenIoRangeList structure is zeroed.
Than structure is updated. If input CS# is higher than 0,
ranges above 0 remains zero.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL ARL

Hsd-es-id: 18037690231
Original commit date: Thu Mar 28 16:04:57 2024 +0100
Change-Id: I490ec304b147c5d028718a00bb261385c117361e
Original commit hash: 103f0f6730f5fb63cbf7e7a61b54bc3d85deaab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: d0f32a3970196cf6ece9978321119d85ad7a9a4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:51 2024 +0530 
-------------------------------------------------------------------------------- 
[CNVi] [MTL] Move ACPI GUID lock indicator for Common

[Feature Description]
Move ACPI GUID lock indicator for Common

Package/Module:
CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 15015673624
Original commit date: Sun Apr 28 19:16:59 2024 -0700
Change-Id: I864ab893f0f94d4381043a10c69108122d192d12
Original commit hash: c065a60d299722469c79efd5c4362f88a550e470

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: a077933bdfcb3ceaa63aa53143209c7ed66c5d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:43 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update FSP and RC Versions

[Feature Description]
Update FSP and RC Versions

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Tue May 21 18:05:31 2024 +0530
Change-Id: I7f75e9a131a74543c47434b5bd4d28556f06eb9e
Original commit hash: f2350340c7e5e974b92c083b3cfd79c189a7f871

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e73770c36e8d8d729d290b78359eb432f32d9ed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:37 2024 +0530 
-------------------------------------------------------------------------------- 
Delay for device ready in retimer read and capsule update

[Feature Description]
Add 3 sec delay wait for device ready for retimer function.

Package/Module:

[Impacted Platform]
MTL, ARL

Hsd-es-id: <HSD-ES bug/ise id>
Original commit date: Thu May 16 19:26:14 2024 +0800
Change-Id: Ic31571c3a58f85b8aa006a6e48dc00ebe0889bb4
Original commit hash: b5b06ad97c0948d6628210dbc3d36cac7acc13d4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: 40306aaf50595aaca4084732e871e885ce7cea7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:29 2024 +0530 
-------------------------------------------------------------------------------- 
Correct the retimer update flow about disconnect/connect USB2_HC

[Issue Description]
Will fail to connect back USB2 device under the TBT dock before PD
restore.

[Resolution]
Follow the latest flow chart.
Correct the sequence about disconnect/connect USB2_HC
Prevent the failure of connecting back a USB2 device under the TBT dock.

Package/Module:TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer

[Impacted Platform]
ARL.

Hsd-es-id: 15015824729
Original commit date: Mon Apr 8 15:18:49 2024 +0800
Change-Id: Ie2688610571945ebf9825ad5bef6e3581b66d307
Original commit hash: f388a0b5f376205da31d33d8a126a5246d6d6bab

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 549039f186e2983bde3ae137c3c22b2d0c4b5d1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:26 2024 -0700
Original commit hash: ee0f575cd672cebe0dad7c9cc56920c14bea2d7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d6ea8fe86bc6b0caf5ef4edd3bc1b72e1d22fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:17 2024 -0700
Original commit hash: d9f6bd6d00158d4412654bf5fd1f7db5fda36c18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4742195f1e02eb42fb763226df95670f4c06ee7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][LP5] Tune Vendor specific 1R/2R DqsOdtCompOffset and RdOdt...

[Feature Description]
(1) MRC must set all Vendor specific ONLY MTL/ARL 1R/2R LP5 devices
running 5400+ speeds as follows:
DqsOdtCompOffset from -10 to -16
RdOdt from 60 to 65
(2) MRC must remove Vendor specific ARL 2R 8400 downbin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H LP5

Hsd-es-id: 22019986057
Original commit date: Fri Apr 26 13:55:19 2024 -0700
Change-Id: I2d675c8e82734da97a70c2b179c1b4b1146cb53f
Original commit hash: d7f568f779de4d9080580a1edb8adf92267f075a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 962ab99a0611c8a7c2f445b36efaa749fbdd7da5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:44:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:03 2024 -0700
Original commit hash: 2fe4e02e203045335dd54c77a479ebad41bf387a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ccc492cb5bfa286f4a729f925134d431231424da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL-S | DDR5] Using MCSHEDS instead of MCMNTS

[Issue Description]
As part of a timing adjustment for 6400 G4, Mrc
should have programmed the mcsheds spare bits.
Instead the mcmnts spare bits were programmed.

[Resolution]
Changed mcmnts spare bits to mcsheds spare bits
for programming.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22019980212
Original commit date: Thu Apr 25 11:02:02 2024 -0700
Change-Id: I3c44a5784717234a9ffc534410ad11c68f6a8e68
Original commit hash: 0a2a10cbb68b93d9627227e42aa9beec453b4cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 0356548e29a60230c883822ea79f0d839a9e2301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:46:54 2024 -0700
Original commit hash: 6614675d0e7602e00bb57d90176a36a48ad027da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7537c4b1c52d0316b915ea22a0e5c0f47ccc4a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:41 2024 +0530 
-------------------------------------------------------------------------------- 
[DDR5][MTL][ARL] request to fix DDR5 1R x16 WICA values to be matching..

[Feature Description]
(1) MRC must choose a common value of lower and upper bytes WICA offset
for vendor specific or WICA Half-Stage support.
(2) MRC must increase Write Leveling Fine sweep range guard band
adjustment from +10 to +20.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
DDR5 ALL

Hsd-es-id: 22019964949
Original commit date: Tue Apr 23 13:52:17 2024 -0700
Change-Id: I1788bc4f8bec405e32f9afbe25ddf6fe5bcc43a0
Original commit hash: 27cad58ea2a5668c21fc988de09e00d9ec369567

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 5c4492ca38a429d230681d8d074ca0ea867fd226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 14:00:50 2024 -0700
Original commit hash: 652f61e2c90e279c7af2ef62fa3a4995e579e0e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a41c8cec0bb6f7d91aab944315252df2443b787b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 13:52:03 2024 -0700
Original commit hash: be7f17b879b43648916abf284f34839db3d57f7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fabd55f3ffecdfc6473b21f8d8e761d7badf005d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 13:50:51 2024 -0700
Original commit hash: 7a3370593cfb688403c41f6d26f0475f46da3104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7242f6100794ed1a8a888f1ae99b28f4ac45398c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Add back CCC Split training callers to MRC Call table

[Feature Description]
Add back CCC Split training callers to MRC Call table.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019988784
Original commit date: Thu Apr 25 14:57:50 2024 -0700
Change-Id: I70720ca4123381f0ccc5cbc05c5b6f9bbb2957bd
Original commit hash: 1b81452726fc92b210df310d7917251eddfc5261

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 67a4a499641295edc25ab7c16be25b98847a5239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 13:50:37 2024 -0700
Original commit hash: 82e8ff67cf6f4fd4943ffa7ad9c483f09c8cfd16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db6fab596dd27d3f781b499464bc4dde03dc8fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:43:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P][LP5] Remove incorrect conditional code related to 8400 enabling.

[Feature Description]
Remove unwanted conditional code from MrcCalcSagvTypeConfig().

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ARL-H LP5

Hsd-es-id: 22019988715
Original commit date: Thu Apr 25 17:13:23 2024 -0700
Change-Id: I9635dbc6de88233cd8a768cf45bd6e0ba561a1f1
Original commit hash: 121d4f5b2b305e5594c660208c67c499d6682c36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: be1789686344301e812a8aa8de2b025ab874e62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 12:20:13 2024 -0700
Original commit hash: 8061799d876bbd2e30314d1bcd9805d4e5947e2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 882a954666724ad05fe387b5b3c61ae9ccd6f425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:46 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] Change CmdV stepsize and disable CmdDS at high freq

[Feature Description]
CMD drive strength training cannot run above 8800 freq since
CaVref margin is too narrow.
- Adjust RcompTarget[CmdDS] frequencies for f8267 and above
- Disable CMDDS and DIMMODTCA at 8800 MHz and above
- Change CmdV stepsize to 2 or 1 and reduce MinWidth to 0
at high freq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019334411
Original commit date: Thu Jan 11 18:35:28 2024 -0800
Change-Id: Ibbf00412f0306977fc5b3d6e8c0cca147dd5960f
Original commit hash: bd812a1fd29cdb413c9f96a9c1bfb6702aeec6ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 87aaf0c7e1dc8ac79499e9f07163d35fa7b34619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:13:30 2024 -0700
Change-Id: Ibfaea65eb84c16c306a0d566ed4f7919d9843f7d
Original commit hash: 242e92008bfa31257717fffddba74340f3aa14ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f595e87a3384626767d82d6e0a5692ea4ae7be7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:33 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Remove Limit Frequency for Vendor Approved Dimm

[Feature Description]
Memory FV has approved for certain subgroup of DIMMs to have the
frequency restriction removed

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
P

Hsd-es-id: 22019887111
Original commit date: Mon Apr 15 08:28:10 2024 -0700
Change-Id: I8a3fe741be9e38837659fc38271ef16175855a56
Original commit hash: dd2df305d62a164f3be08b70ff4e9a682a232ca3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 89d749a965b0a05dd597576edc5da884ec3dafe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:11:29 2024 -0700
Change-Id: Ic83d116a5bf64783fae47345d928668f8cb46fe1
Original commit hash: 9ad985ba0aa883886834ed525135744125ac6438

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a76984dc49fdd0b25107fee45d2d6fb06cda9118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] Vendor Dimm failing at RD Timing Centering

[Issue Description]
Vendor dimms failing Rd Timing Centering at high frequency due to
teardrop shaped Tx eyes, which the Early 2D algos don't handle well.

[Resolution]
TxVref sweep code at the end of the Tx Early 2D algo

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
P, M

Hsd-es-id: 22019891700
Original commit date: Tue Apr 16 12:43:49 2024 -0700
Change-Id: I5971fbac2a56ef8b55a342084522a650646d13d8
Original commit hash: 8b1f608f646ed89bdbd826f41e6c8dfd3a66e31f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 915b3c50ca8054290eb5375cf6626588037a6b7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:42:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:10:49 2024 -0700
Change-Id: I09b86b296bf26583df92bea5efc2439b18577dd7
Original commit hash: b4ec8c21450688588bb421d1295869b8cd37d006

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c959c601bf4e4b53a4e09a9506dc208eb47c8e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | LP5] Adjust Initial CAC Vref Limits

[Issue Description]
Multiple Vendors dimms reported low CAC Vref Margins and would
cause to fail UPM Limits by several ticks

[Resolution]
Change the initial value such that the starting value is more
accurate

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019916628
Original commit date: Wed Apr 17 14:19:30 2024 -0700
Change-Id: Ib3d139de57dcd3618e7726ab0053dd09ebaa914e
Original commit hash: 38cefdf55a45fa74084bfca5754edd2a7e43182e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a3edbb42c8aee65aab0a6b7c753a36e77d13e209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:10:15 2024 -0700
Change-Id: I54abee8a0174f2fc8b08cbe91f5318c1ab0044e2
Original commit hash: 02a334feb7934522b4c561633001f8e94ec6d7b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd88d63f6d406ba95e4475b1271072bf429ce758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:43 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Ibecc Ec Dis Setup Menu Knob

[Feature Description]
For debug purposes, a user input should be added
to change the Ibecc EC Dis field. This will
expedite debugging the IBECC single bit error seen
on MTL/ARL by controlling when to trigger MCA.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019862347
Original commit date: Thu Apr 11 10:53:22 2024 -0700
Change-Id: If3efbd2a7bb22b6ecb16b3e544a150fea34513bc
Original commit hash: e204434577931c47decbb921ee6aca4ffc874fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7f58ef60da7f8571be538fb0851f03b4a1ba544e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:09:18 2024 -0700
Change-Id: I3ade825141050a6f0734f56978ce884fb69cfa8c
Original commit hash: 31acce3f520ae220a038e1a0e73fa1d39e038043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9bb7bb11cc980b39f997d6ff51939f627307d698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] Remove Mobile A0 Code

[Feature Description]
In order to reduce MRC code size, MRC must remove
unused mobile A0 specific code. Greenlight from
BIOS team was given for this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019802883
Original commit date: Mon Apr 8 12:02:17 2024 -0700
Change-Id: If063440b83e4de0ea98bd7a8ea052cd04266caea
Original commit hash: 95e0cae41964db0687f62085b55545fa1b875960

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatchedPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 4fc205996cce253637fcaad2801f899802060e87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:07:49 2024 -0700
Change-Id: I649f6b5d05bb9f0dc595e7f2dda5ec362ca4ce1a
Original commit hash: dabc678ec66265a950b96eecd356d214c3e783d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e24af7126064a648c8678f4f778f5755081d84e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:16 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][LP5][DDR5] Turn DdrSafeMode[bit0]=0 off as default for ARL-H...

[Feature Description]
(1) MRC must set DdrSafeMode[bit0]=0 as default for ARL-H LP5 & DDR5.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019925287
Original commit date: Fri Apr 19 09:54:28 2024 -0700
Change-Id: I7da132dc9de39be2817c9ab442f0fd797ad64699
Original commit hash: 018c314c1667b47f1103db7ee3227c7e946bf973

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 63c17adc6f6892a086e137f1ddc6e565ae694681 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:07:00 2024 -0700
Change-Id: Ic747abc250a86c443859c36292b64c262adf260f
Original commit hash: d3e76b7cb0c09c7021178bb45c57d7cc2abfd07e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c17b3cf1a98ffb5409084cccdd4e6d129c4fe9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:41:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:04:32 2024 -0700
Change-Id: I1ee43eebee348373b20c82e03972fb6ec5018d9d
Original commit hash: e853033c0250ac5a7c9f9219a412a215d2b5c2cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62933ab1064183e2c8c6631396466aaa40c1cdac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Write Drive Strength Boot Time Optimization

[Feature Description]
(1) MRC must disable Write Drive Strength by default on all mobile
configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, U

Hsd-es-id: 22019878315
Original commit date: Fri Apr 12 16:41:38 2024 -0700
Change-Id: Ie551eb8f0f3cc42bf7eba9b5bbfc3ddcbe587761
Original commit hash: 1c117668d311d6c39da09258bf331493282afcf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5484183304c70c75b36644e1e6cacb40cb16626e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:03:56 2024 -0700
Change-Id: Ib0bfa44cfff2a25aa8849d20db08470615897fbd
Original commit hash: 5f00c24d793587ac56dfea33a0bdd5455b6f49c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f0ef45a919fcb36138ca0d459b345ade8118e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:43 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Space saving optimization for desktop

[Issue Description]
It been known that we are loosing space for other skus

[Resolution]
Idea is apply space saving preprocessor defines to reduce space
for other binaries generated

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S, H

Hsd-es-id: 22019751246
Original commit date: Tue Apr 2 10:55:28 2024 -0700
Change-Id: I352247e88b0b09b596a828416267ce3b266d63e3
Original commit hash: b8ca21da4b0f299468ff0436ec21d792b015641d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d40ada9e41429cc29fc1ae09ecc4e88c5929631d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 15:45:46 2024 -0700
Change-Id: I37bd002896b2c0eb47078c22c49a524e58a1836a
Original commit hash: 1c7d78ea15bfe1ab50bfd65da5d853fb669fbda9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a639f0970c527e5ad817b94f9c1b14a7b083a80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:27 2024 +0530 
-------------------------------------------------------------------------------- 
RefPiOffset 1D Sweep Boot Time Optimization

[Feature Description]
(1) MRC must use a single CPGC point test to evaluate a Pass \ Fail
condition for the RefPiOffset 1D sweep.
(2) MRC must not remove redundant IoReset performed during
MrcLinear1DSweep

These changes are expected to provide about 1.5 seconds in boot time
reduction.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019789082
Original commit date: Tue Mar 19 14:12:46 2024 -0700
Change-Id: Ia8ce5ed1fe833315b9a4a057de82a4656e802131
Original commit hash: effa5bfa238bd4673755cc4c8757192ebf6a8f77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f9d365dc8cf6f247ed2b95e821ed7947dd32aa5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 15:22:30 2024 -0700
Change-Id: I5298c7d0e4860c5264cca54140578f6221fe39bb
Original commit hash: 9deabefcc1b6f0671182eab3cbfbaac82696f4d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e668f5ada38b2dd9e0af00597c73762a0427f4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:18 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Re-Integrate Optimize MrcReadMprTrainingNormal at Per-Bit Level

[Feature Description]
Changes the optimization to MrcReadMprTrainingNormal to work with
the per-bit level implementation.

Early ReadMPR 2D takes a long time to execute, even after some
optimization. With one DDR5 ECC memory module at freq 4800,
Early ReadMPR 2D took 28924ms.

This patch optimizes MrcReadMprTrainingNormal by:
1) Sweeping in two directions from the center DqsDelay value.
Downward from 0 to -40, then 1 to 39.
2) Stopping each sweep after an edge is found.
This is determined by seeing several passing values followed by
several failing values.

Additionally, two GetSetStrobe calls in EarlyLinearCentering2D in
byte loops were changed to multicast writes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019440077
Original commit date: Wed Jan 31 13:58:21 2024 -0800
Change-Id: Ia6cf283665e9ee6e480f90f3666949318825d1e6
Original commit hash: 865d01f77d2863b22beff9c0c97576589e0a1002

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 9abee656072ce396e00f456219345f5fdfd3cd40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 15:01:30 2024 -0700
Change-Id: I80a1dd338f59cb03752c907dd70943fa57ddf044
Original commit hash: cd9565e3d86d81b972ed71b44feff447285c23d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed7b631e8db3d472493a150a50f319d71d06691f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Optimize MrcReadMprTrainingNormal

[Feature Description]
Early ReadMPR 2D takes a long time to execute, even after some
optimization. With one DDR5 ECC memory module at freq 4800,
Early ReadMPR 2D took 28924ms.

This patch optimizes MrcReadMprTrainingNormal by:
1) Sweeping in two directions from the center DqsDelay value.
Downward from 0 to -40, then 1 to 39.
2) Stopping each sweep after an edge is found.
This is determined by seeing several passing values followed by
several failing values.

Additionally, two GetSetStrobe calls in EarlyLinearCentering2D in
byte loops were changed to multicast writes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019349248
Original commit date: Tue Jan 16 19:51:38 2024 -0800
Change-Id: I5a0b8e5cb9bd6b4d2c29b0c6b3d0780eec909910
Original commit hash: d7e9f4ab34865f856d59f8861cf88065668f5fe8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 355ae07be120b2c8aa7430246fa7a71c9f98f41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:40:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 14:56:29 2024 -0700
Change-Id: Ifce516eaa7ce5ad94fdc17ceb0c80d4a60f0613d
Original commit hash: 696bc53e382452638b78badd6c12d4b648c7ae72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da10033614c1b7a52cdf78358e5ac78817bd487b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 7 11:39:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_p_milestone_Daily Daily Updating Version/ID: MeteorLake_4122_13

Hsd-es-id: N/A"
Original commit date: Sun May 12 22:36:33 2024 -0700
Original commit hash: a02bf6b710eb1086d4a07c447c30fa351881b87d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
