SCUBA, Version Diamond (64-bit) 3.2.0.134
Tue Oct 14 18:34:19 2014
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.2_x64\ispfpga\bin\nt64\scuba.exe -w -n pll_mux -lang vhdl -synth synplify -arch xo2c00 -type pll -fin 250 -fclkop 250 -fclkop_tol 0.0 -fclkos 250 -fclkos_tol 0.0 -fclkos2 50 -fclkos2_tol 0.0 -trimp 0 -phasep 0 -trimp_r -trims 0 -phases 90 -trims_r -phases2 0 -phase_cntl STATIC -fb_mode 1 -lock 
    Circuit name     : pll_mux
    Module type      : pll
    Module Version   : 5.6
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS, CLKOS2, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll_mux.edn
    VHDL output      : pll_mux.vhd
    VHDL template    : pll_mux_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll_mux.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

