vendor_name = ModelSim
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/XOR8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/SUB-8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/SUB_8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/SCAdder-8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/SCADDER_TEST.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/SC.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Register17bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Register16bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Register8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/RCadder_4bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Practical3.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/OR8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux10.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux9.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux8.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux7.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux6.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux5.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux4.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux3.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux2.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_mux1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_counter0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_compare1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_compare0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_clshift1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_clshift0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/lpm_add_sub0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/FA.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/decode4_16_e.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Booth_Multiplier.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Booth_Complex_Adder.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/AND8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/register_8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/lpm_mux0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/lpm_decode1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/lpm_decode0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/RegisterFile.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/InstructionMemory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Memory_RegisterFile/DataMemory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/Test1.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/CU_Decoder.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU/CU_Decoder.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Control.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Control_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/MIPS_CPU.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/digit_extend_mux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/digit_extend_mux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Extender.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Extender_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/write_register_mux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/write_register_mux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/DataWriteMux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/DataWriteMux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU_SRC_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/ALU_SRC_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/SHIFT_LEFT_2.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/SHIFT_LEFT_2.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Shift_left_two.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Shift_Left_1.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Instruction_Memory_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_decode.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_decode.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_counter.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_counter.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Branch_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Branch_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/number_seven.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/number_seven.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_designer_with_multiply.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_designer_with_multiply.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_decoder_with_multiply.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_decoder_with_multiply.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_designer_13.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_clock_designer_13.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_Clock_Handler.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_Test_fibo.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CPU_Test2.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/PIPE.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/PIPE_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/PIPE16.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/PIPE1.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/CONTROL_PIPE.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/even_counter.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/even_counter.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/multiplier.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/multiplier.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/Multiply.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/Practical5.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_ele.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/decode_ktf.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_6ne.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/cmpr_1pg.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_q8f.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/xor3.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_44e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mult_82n.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/decode_4sf.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_tle.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/altsyncram_u0g1.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/insts.mif
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_84e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/number_one.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_14e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/cntr_dai.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/altsyncram_qvf1.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/datas.mif
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin7/practical/db/mux_34e.tdf
design_name = MIPS_CPU
instance = comp, \ALU_result[7]~output , ALU_result[7]~output, MIPS_CPU, 1
instance = comp, \ALU_result[6]~output , ALU_result[6]~output, MIPS_CPU, 1
instance = comp, \ALU_result[5]~output , ALU_result[5]~output, MIPS_CPU, 1
instance = comp, \ALU_result[4]~output , ALU_result[4]~output, MIPS_CPU, 1
instance = comp, \ALU_result[3]~output , ALU_result[3]~output, MIPS_CPU, 1
instance = comp, \ALU_result[2]~output , ALU_result[2]~output, MIPS_CPU, 1
instance = comp, \ALU_result[1]~output , ALU_result[1]~output, MIPS_CPU, 1
instance = comp, \ALU_result[0]~output , ALU_result[0]~output, MIPS_CPU, 1
instance = comp, \Reg1[7]~output , Reg1[7]~output, MIPS_CPU, 1
instance = comp, \Reg1[6]~output , Reg1[6]~output, MIPS_CPU, 1
instance = comp, \Reg1[5]~output , Reg1[5]~output, MIPS_CPU, 1
instance = comp, \Reg1[4]~output , Reg1[4]~output, MIPS_CPU, 1
instance = comp, \Reg1[3]~output , Reg1[3]~output, MIPS_CPU, 1
instance = comp, \Reg1[2]~output , Reg1[2]~output, MIPS_CPU, 1
instance = comp, \Reg1[1]~output , Reg1[1]~output, MIPS_CPU, 1
instance = comp, \Reg1[0]~output , Reg1[0]~output, MIPS_CPU, 1
instance = comp, \Instruction[15]~output , Instruction[15]~output, MIPS_CPU, 1
instance = comp, \Instruction[14]~output , Instruction[14]~output, MIPS_CPU, 1
instance = comp, \Instruction[13]~output , Instruction[13]~output, MIPS_CPU, 1
instance = comp, \Instruction[12]~output , Instruction[12]~output, MIPS_CPU, 1
instance = comp, \Instruction[11]~output , Instruction[11]~output, MIPS_CPU, 1
instance = comp, \Instruction[10]~output , Instruction[10]~output, MIPS_CPU, 1
instance = comp, \Instruction[9]~output , Instruction[9]~output, MIPS_CPU, 1
instance = comp, \Instruction[8]~output , Instruction[8]~output, MIPS_CPU, 1
instance = comp, \Instruction[7]~output , Instruction[7]~output, MIPS_CPU, 1
instance = comp, \Instruction[6]~output , Instruction[6]~output, MIPS_CPU, 1
instance = comp, \Instruction[5]~output , Instruction[5]~output, MIPS_CPU, 1
instance = comp, \Instruction[4]~output , Instruction[4]~output, MIPS_CPU, 1
instance = comp, \Instruction[3]~output , Instruction[3]~output, MIPS_CPU, 1
instance = comp, \Instruction[2]~output , Instruction[2]~output, MIPS_CPU, 1
instance = comp, \Instruction[1]~output , Instruction[1]~output, MIPS_CPU, 1
instance = comp, \Instruction[0]~output , Instruction[0]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[7]~output , PC_OUT[7]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[6]~output , PC_OUT[6]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[5]~output , PC_OUT[5]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[4]~output , PC_OUT[4]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[3]~output , PC_OUT[3]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[2]~output , PC_OUT[2]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[1]~output , PC_OUT[1]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[0]~output , PC_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Write_Data[7]~output , Write_Data[7]~output, MIPS_CPU, 1
instance = comp, \Write_Data[6]~output , Write_Data[6]~output, MIPS_CPU, 1
instance = comp, \Write_Data[5]~output , Write_Data[5]~output, MIPS_CPU, 1
instance = comp, \Write_Data[4]~output , Write_Data[4]~output, MIPS_CPU, 1
instance = comp, \Write_Data[3]~output , Write_Data[3]~output, MIPS_CPU, 1
instance = comp, \Write_Data[2]~output , Write_Data[2]~output, MIPS_CPU, 1
instance = comp, \Write_Data[1]~output , Write_Data[1]~output, MIPS_CPU, 1
instance = comp, \Write_Data[0]~output , Write_Data[0]~output, MIPS_CPU, 1
instance = comp, \Read_Data[15]~output , Read_Data[15]~output, MIPS_CPU, 1
instance = comp, \Read_Data[14]~output , Read_Data[14]~output, MIPS_CPU, 1
instance = comp, \Read_Data[13]~output , Read_Data[13]~output, MIPS_CPU, 1
instance = comp, \Read_Data[12]~output , Read_Data[12]~output, MIPS_CPU, 1
instance = comp, \Read_Data[11]~output , Read_Data[11]~output, MIPS_CPU, 1
instance = comp, \Read_Data[10]~output , Read_Data[10]~output, MIPS_CPU, 1
instance = comp, \Read_Data[9]~output , Read_Data[9]~output, MIPS_CPU, 1
instance = comp, \Read_Data[8]~output , Read_Data[8]~output, MIPS_CPU, 1
instance = comp, \Read_Data[7]~output , Read_Data[7]~output, MIPS_CPU, 1
instance = comp, \Read_Data[6]~output , Read_Data[6]~output, MIPS_CPU, 1
instance = comp, \Read_Data[5]~output , Read_Data[5]~output, MIPS_CPU, 1
instance = comp, \Read_Data[4]~output , Read_Data[4]~output, MIPS_CPU, 1
instance = comp, \Read_Data[3]~output , Read_Data[3]~output, MIPS_CPU, 1
instance = comp, \Read_Data[2]~output , Read_Data[2]~output, MIPS_CPU, 1
instance = comp, \Read_Data[1]~output , Read_Data[1]~output, MIPS_CPU, 1
instance = comp, \Read_Data[0]~output , Read_Data[0]~output, MIPS_CPU, 1
instance = comp, \Reg2[7]~output , Reg2[7]~output, MIPS_CPU, 1
instance = comp, \Reg2[6]~output , Reg2[6]~output, MIPS_CPU, 1
instance = comp, \Reg2[5]~output , Reg2[5]~output, MIPS_CPU, 1
instance = comp, \Reg2[4]~output , Reg2[4]~output, MIPS_CPU, 1
instance = comp, \Reg2[3]~output , Reg2[3]~output, MIPS_CPU, 1
instance = comp, \Reg2[2]~output , Reg2[2]~output, MIPS_CPU, 1
instance = comp, \Reg2[1]~output , Reg2[1]~output, MIPS_CPU, 1
instance = comp, \Reg2[0]~output , Reg2[0]~output, MIPS_CPU, 1
instance = comp, \Operand2[7]~output , Operand2[7]~output, MIPS_CPU, 1
instance = comp, \Operand2[6]~output , Operand2[6]~output, MIPS_CPU, 1
instance = comp, \Operand2[5]~output , Operand2[5]~output, MIPS_CPU, 1
instance = comp, \Operand2[4]~output , Operand2[4]~output, MIPS_CPU, 1
instance = comp, \Operand2[3]~output , Operand2[3]~output, MIPS_CPU, 1
instance = comp, \Operand2[2]~output , Operand2[2]~output, MIPS_CPU, 1
instance = comp, \Operand2[1]~output , Operand2[1]~output, MIPS_CPU, 1
instance = comp, \Operand2[0]~output , Operand2[0]~output, MIPS_CPU, 1
instance = comp, \Operand1[7]~output , Operand1[7]~output, MIPS_CPU, 1
instance = comp, \Operand1[6]~output , Operand1[6]~output, MIPS_CPU, 1
instance = comp, \Operand1[5]~output , Operand1[5]~output, MIPS_CPU, 1
instance = comp, \Operand1[4]~output , Operand1[4]~output, MIPS_CPU, 1
instance = comp, \Operand1[3]~output , Operand1[3]~output, MIPS_CPU, 1
instance = comp, \Operand1[2]~output , Operand1[2]~output, MIPS_CPU, 1
instance = comp, \Operand1[1]~output , Operand1[1]~output, MIPS_CPU, 1
instance = comp, \Operand1[0]~output , Operand1[0]~output, MIPS_CPU, 1
instance = comp, \Write_Register[2]~output , Write_Register[2]~output, MIPS_CPU, 1
instance = comp, \Write_Register[1]~output , Write_Register[1]~output, MIPS_CPU, 1
instance = comp, \Write_Register[0]~output , Write_Register[0]~output, MIPS_CPU, 1
instance = comp, \CLOCK~input , CLOCK~input, MIPS_CPU, 1
instance = comp, \CLOCK~inputclkctrl , CLOCK~inputclkctrl, MIPS_CPU, 1
instance = comp, \inst18|inst|inst1|inst|1 , inst18|inst|inst1|inst|1, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[1] , inst|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[1] , inst55|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[1] , inst67|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst18|inst|inst3|inst|1 , inst18|inst|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[3]~feeder , inst|inst1|dffs[3]~feeder, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[3] , inst|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[3] , inst55|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[3] , inst67|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst36|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst36|LPM_COUNTER_component|auto_generated|counter_comb_bita0, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[13]~feeder , inst60|inst1|dffs[13]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[13] , inst60|inst1|dffs[13], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[13] , inst72|inst1|dffs[13], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[12] , inst75|inst1|dffs[12], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[13] , inst75|inst1|dffs[13], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[15] , inst60|inst1|dffs[15], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[15]~feeder , inst72|inst1|dffs[15]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[15] , inst72|inst1|dffs[15], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[15] , inst75|inst1|dffs[15], MIPS_CPU, 1
instance = comp, \inst24|inst4|sram|ram_block|auto_generated|ram_block1a0 , inst24|inst4|sram|ram_block|auto_generated|ram_block1a0, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[14] , inst24|inst6|dffs[14], MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[14] , inst57|inst1|dffs[14], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[14] , inst60|inst1|dffs[14], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[14]~feeder , inst72|inst1|dffs[14]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[14] , inst72|inst1|dffs[14], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[14] , inst75|inst1|dffs[14], MIPS_CPU, 1
instance = comp, \inst20|inst|LPM_DECODE_component|auto_generated|w_anode89w[3] , inst20|inst|LPM_DECODE_component|auto_generated|w_anode89w[3], MIPS_CPU, 1
instance = comp, \inst18|inst|inst3|inst3 , inst18|inst|inst3|inst3, MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[7] , inst|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[7]~feeder , inst55|inst1|dffs[7]~feeder, MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[7] , inst55|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[7]~feeder , inst67|inst1|dffs[7]~feeder, MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[7] , inst67|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[7] , inst69|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[7] , inst78|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[7] , inst71|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst32|inst|LPM_DECODE_component|auto_generated|w_anode79w[3] , inst32|inst|LPM_DECODE_component|auto_generated|w_anode79w[3], MIPS_CPU, 1
instance = comp, \inst41|inst , inst41|inst, MIPS_CPU, 1
instance = comp, \inst41|inst~clkctrl , inst41|inst~clkctrl, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[7]~feeder , inst24|inst6|dffs[7]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[7] , inst24|inst6|dffs[7], MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[8]~feeder , inst24|inst6|dffs[8]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[8] , inst24|inst6|dffs[8], MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[0]~0 , inst|inst1|dffs[0]~0, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[0] , inst|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[0] , inst55|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[0] , inst67|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[0]~feeder , inst69|inst1|dffs[0]~feeder, MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[0] , inst69|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[0] , inst78|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[2] , inst24|inst6|dffs[2], MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[2] , inst59|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[0]~feeder , inst24|inst6|dffs[0]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[0] , inst24|inst6|dffs[0], MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[0] , inst59|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst23|inst27~0 , inst23|inst27~0, MIPS_CPU, 1
instance = comp, \inst23|inst27~1 , inst23|inst27~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l1_w0_n1_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l1_w0_n1_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[1]~1 , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[1]~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[1]~2 , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[1]~2, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[6]~feeder , inst24|inst6|dffs[6]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[6] , inst24|inst6|dffs[6], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[3] , inst60|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[3] , inst72|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[3] , inst75|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[6] , inst57|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[6]~feeder , inst60|inst1|dffs[6]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[6] , inst60|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[6]~feeder , inst72|inst1|dffs[6]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[6] , inst72|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[6] , inst75|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst20|inst|LPM_DECODE_component|auto_generated|w_anode12w[3] , inst20|inst|LPM_DECODE_component|auto_generated|w_anode12w[3], MIPS_CPU, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst29|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout , inst29|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout, MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[8] , inst57|inst1|dffs[8], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[8]~feeder , inst60|inst1|dffs[8]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[8] , inst60|inst1|dffs[8], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[8]~feeder , inst72|inst1|dffs[8]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[8] , inst72|inst1|dffs[8], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[8] , inst75|inst1|dffs[8], MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[5] , inst59|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[5]~feeder , inst60|inst1|dffs[5]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[5] , inst60|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[5] , inst72|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[5] , inst75|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst29|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout , inst29|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[0] , inst60|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[0]~feeder , inst72|inst1|dffs[0]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[0] , inst72|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[0] , inst75|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[2]~feeder , inst60|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[2] , inst60|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[2]~feeder , inst72|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[2] , inst72|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[2] , inst75|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[1]~feeder , inst60|inst1|dffs[1]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[1] , inst60|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[1]~feeder , inst72|inst1|dffs[1]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[1] , inst72|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[1] , inst75|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst20|inst10~2 , inst20|inst10~2, MIPS_CPU, 1
instance = comp, \inst20|inst10~1 , inst20|inst10~1, MIPS_CPU, 1
instance = comp, \inst20|inst|LPM_DECODE_component|auto_generated|w_anode49w[1]~0 , inst20|inst|LPM_DECODE_component|auto_generated|w_anode49w[1]~0, MIPS_CPU, 1
instance = comp, \inst20|inst10~0 , inst20|inst10~0, MIPS_CPU, 1
instance = comp, \inst20|inst|LPM_DECODE_component|auto_generated|w_anode39w[2]~0 , inst20|inst|LPM_DECODE_component|auto_generated|w_anode39w[2]~0, MIPS_CPU, 1
instance = comp, \inst20|inst|LPM_DECODE_component|auto_generated|w_anode179w[2] , inst20|inst|LPM_DECODE_component|auto_generated|w_anode179w[2], MIPS_CPU, 1
instance = comp, \inst20|inst3~0 , inst20|inst3~0, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst9 , inst9|inst16|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst9~clkctrl , inst9|inst16|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst6 , inst9|inst16|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst9 , inst9|inst17|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst9~clkctrl , inst9|inst17|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst6 , inst9|inst17|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst9 , inst9|inst15|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst9~clkctrl , inst9|inst15|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst6 , inst9|inst15|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst9 , inst9|inst18|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst9~clkctrl , inst9|inst18|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst6~feeder , inst9|inst18|inst6~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst6 , inst9|inst18|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst9 , inst9|inst|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst|inst9~clkctrl , inst9|inst|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst|inst6 , inst9|inst|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst9 , inst9|inst12|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst9~clkctrl , inst9|inst12|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst6 , inst9|inst12|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst9 , inst9|inst13|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst9~clkctrl , inst9|inst13|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst6 , inst9|inst13|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[1] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[1]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[1]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst28|inst13|inst15~0 , inst28|inst13|inst15~0, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst|inst|inst2 , inst28|inst3|inst|inst|inst2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[2] , inst71|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst18|inst|inst2|inst|1 , inst18|inst|inst2|inst|1, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[2] , inst|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[2] , inst55|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[2]~feeder , inst67|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[2] , inst67|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[2]~feeder , inst69|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[2] , inst69|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[2] , inst78|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 , inst16|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~2 , inst16|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst|inst1|inst5~0 , inst28|inst3|inst|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~2 , inst16|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 , inst16|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst|inst2|inst5~0 , inst28|inst3|inst|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst28|inst10|inst|inst|inst1|inst5~0 , inst28|inst10|inst|inst|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[3]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[3]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst4~feeder , inst9|inst18|inst4~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst4 , inst9|inst18|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst4 , inst9|inst17|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst4 , inst9|inst16|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst4~feeder , inst9|inst15|inst4~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst4 , inst9|inst15|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst4 , inst9|inst|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst4 , inst9|inst12|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst4~feeder , inst9|inst13|inst4~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst4 , inst9|inst13|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[3] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst13|inst13~0 , inst28|inst13|inst13~0, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~2 , inst16|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 , inst16|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[6] , inst|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[6] , inst55|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[6] , inst67|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[6]~feeder , inst69|inst1|dffs[6]~feeder, MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[6] , inst69|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[6] , inst78|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[4] , inst24|inst6|dffs[4], MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[4] , inst59|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst28|inst10|inst|inst|inst3|inst5~0 , inst28|inst10|inst|inst|inst3|inst5~0, MIPS_CPU, 1
instance = comp, \inst28|inst13|inst12~0 , inst28|inst13|inst12~0, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst|inst3|inst5~0 , inst28|inst3|inst|inst3|inst5~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst2~feeder , inst9|inst16|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst2 , inst9|inst16|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst2~feeder , inst9|inst18|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst2 , inst9|inst18|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst2~feeder , inst9|inst17|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst2 , inst9|inst17|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst2 , inst9|inst15|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst2 , inst9|inst|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst2 , inst9|inst12|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst2~feeder , inst9|inst13|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst2 , inst9|inst13|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[5] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst1 , inst9|inst18|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst1~feeder , inst9|inst16|inst1~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst1 , inst9|inst16|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst1 , inst9|inst17|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst1~feeder , inst9|inst15|inst1~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst1 , inst9|inst15|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst1 , inst9|inst|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst1 , inst9|inst12|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst1~feeder , inst9|inst13|inst1~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst1 , inst9|inst13|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[6] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst , inst9|inst17|inst, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst~DUPLICATEfeeder , inst9|inst15|inst~DUPLICATEfeeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst~DUPLICATE , inst9|inst15|inst~DUPLICATE, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst~feeder , inst9|inst16|inst~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst , inst9|inst16|inst, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst , inst9|inst18|inst, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst , inst9|inst|inst, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst , inst9|inst12|inst, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst , inst9|inst13|inst, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[7] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst7|lpm_mult_component|auto_generated|mac_mult2 , inst28|inst7|lpm_mult_component|auto_generated|mac_mult2, MIPS_CPU, 1
instance = comp, \inst28|inst7|lpm_mult_component|auto_generated|mac_out1 , inst28|inst7|lpm_mult_component|auto_generated|mac_out1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~3 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[4] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[4] , inst62|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[4]~feeder , inst71|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[4] , inst71|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[4] , inst|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[4]~feeder , inst55|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[4] , inst55|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[4]~feeder , inst67|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[4] , inst67|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[4] , inst69|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[4]~feeder , inst78|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[4] , inst78|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[1] , inst61|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[1] , inst77|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[2] , inst61|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[2] , inst77|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[3] , inst61|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[3] , inst77|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[4]~feeder , inst61|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[4] , inst61|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[4] , inst77|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[5] , inst61|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[5] , inst77|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[6] , inst61|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[6]~feeder , inst77|inst1|dffs[6]~feeder, MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[6] , inst77|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[7] , inst61|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[7] , inst77|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \~GND , ~GND, MIPS_CPU, 1
instance = comp, \inst41|inst2|sram|ram_block|auto_generated|ram_block1a0 , inst41|inst2|sram|ram_block|auto_generated|ram_block1a0, MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst3 , inst9|inst15|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst3~feeder , inst9|inst18|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst3 , inst9|inst18|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst3~feeder , inst9|inst17|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst3 , inst9|inst17|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst3 , inst9|inst16|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst3 , inst9|inst|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst3 , inst9|inst12|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst3~feeder , inst9|inst13|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst3 , inst9|inst13|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[4] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst10|inst|inst10|inst1|inst5~0 , inst28|inst10|inst|inst10|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 , inst16|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~2 , inst16|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst9|inst|inst2 , inst28|inst3|inst9|inst|inst2, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst9|inst1|inst5~0 , inst28|inst3|inst9|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[6]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[6]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst28|inst13|inst10~0 , inst28|inst13|inst10~0, MIPS_CPU, 1
instance = comp, \inst28|inst10|inst|inst9|inst1|inst5~0 , inst28|inst10|inst|inst9|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 , inst16|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 , inst16|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[5]~0 , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[5]~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~4 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~4, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst10|inst1|inst5~0 , inst28|inst3|inst10|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~3 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[6] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[6] , inst62|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[6] , inst71|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst1~feeder , inst9|inst14|inst1~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst1 , inst9|inst14|inst1, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[9]~feeder , inst24|inst6|dffs[9]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[9] , inst24|inst6|dffs[9], MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst1~DUPLICATE , inst9|inst18|inst1~DUPLICATE, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[3] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[3] , inst62|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst5~feeder , inst9|inst14|inst5~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst5 , inst9|inst14|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst5 , inst9|inst18|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst5~feeder , inst9|inst15|inst5~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst5 , inst9|inst15|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst5~feeder , inst9|inst16|inst5~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst5 , inst9|inst16|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst5 , inst9|inst17|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst5 , inst9|inst12|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst|inst5 , inst9|inst|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst5 , inst9|inst13|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[2] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst16|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst13|inst14~0 , inst28|inst13|inst14~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[2] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[2] , inst62|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[3] , inst69|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[3] , inst78|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[3] , inst71|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst4 , inst9|inst14|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[1] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[1] , inst62|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[1] , inst71|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[1] , inst69|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[1] , inst78|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst6~feeder , inst9|inst14|inst6~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst6 , inst9|inst14|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[0] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[0] , inst62|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[0]~feeder , inst71|inst1|dffs[0]~feeder, MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[0] , inst71|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst7~feeder , inst9|inst14|inst7~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst7 , inst9|inst14|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst7 , inst9|inst18|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst7~feeder , inst9|inst15|inst7~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst7 , inst9|inst15|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst7 , inst9|inst17|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst7 , inst9|inst16|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst7 , inst9|inst|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst7 , inst9|inst12|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst7 , inst9|inst13|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[0] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst61|inst1|dffs[0] , inst61|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst77|inst1|dffs[0] , inst77|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst~feeder , inst9|inst14|inst~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst , inst9|inst14|inst, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst~DUPLICATE , inst9|inst18|inst~DUPLICATE, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst~feeder , inst9|inst15|inst~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst , inst9|inst15|inst, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[7]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[7]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[7] , inst65|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[7] , inst68|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[7]~feeder , inst74|inst1|dffs[7]~feeder, MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[7] , inst74|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst|inst1|dffs[5] , inst|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[5]~feeder , inst55|inst1|dffs[5]~feeder, MIPS_CPU, 1
instance = comp, \inst55|inst1|dffs[5] , inst55|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[5]~feeder , inst67|inst1|dffs[5]~feeder, MIPS_CPU, 1
instance = comp, \inst67|inst1|dffs[5] , inst67|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst21|inst9|inst1|inst5~0 , inst21|inst9|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst10|inst1|inst5~0 , inst21|inst10|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst|inst1|inst5~0 , inst21|inst|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst|inst2|inst5~0 , inst21|inst|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst|inst2|inst5~1 , inst21|inst|inst2|inst5~1, MIPS_CPU, 1
instance = comp, \inst21|inst|inst3|inst5~0 , inst21|inst|inst3|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst21|inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[7] , inst66|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[7] , inst79|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[7] , inst80|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst28|inst13|inst11~0 , inst28|inst13|inst11~0, MIPS_CPU, 1
instance = comp, \inst28|inst13|inst~0 , inst28|inst13|inst~0, MIPS_CPU, 1
instance = comp, \inst28|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 , inst28|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0, MIPS_CPU, 1
instance = comp, \inst28|inst5|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst28|inst5|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst5|LPM_MUX_component|auto_generated|external_reg[0] , inst28|inst5|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst64|inst1|dffs[0] , inst64|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst39|inst1|dffs[0] , inst39|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst20|inst6 , inst20|inst6, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[1]~0 , inst70|inst1|dffs[1]~0, MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[7] , inst57|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[7] , inst60|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[7]~feeder , inst72|inst1|dffs[7]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[7] , inst72|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[7] , inst75|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst20|inst5~0 , inst20|inst5~0, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[7] , inst70|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst4|inst , inst4|inst, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[5]~feeder , inst24|inst6|dffs[5]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[5] , inst24|inst6|dffs[5], MIPS_CPU, 1
instance = comp, \inst8|inst|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst8|inst|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[7] , inst59|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \inst21|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst21|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[6] , inst66|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[6] , inst79|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[6] , inst80|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[6] , inst65|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[6] , inst68|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[6] , inst74|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[6] , inst70|inst1|dffs[6], MIPS_CPU, 1
instance = comp, \inst4|inst1 , inst4|inst1, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[15]~feeder , inst24|inst6|dffs[15]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[15] , inst24|inst6|dffs[15], MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[15] , inst57|inst1|dffs[15], MIPS_CPU, 1
instance = comp, \inst23|inst14~0 , inst23|inst14~0, MIPS_CPU, 1
instance = comp, \inst23|inst14~1 , inst23|inst14~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~3 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[5] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[5] , inst62|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst71|inst1|dffs[5] , inst71|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst69|inst1|dffs[5] , inst69|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[5]~feeder , inst78|inst1|dffs[5]~feeder, MIPS_CPU, 1
instance = comp, \inst78|inst1|dffs[5] , inst78|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst40|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst40|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst2 , inst9|inst14|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[5]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[5]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[5] , inst65|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[5] , inst68|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[5]~feeder , inst74|inst1|dffs[5]~feeder, MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[5] , inst74|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst21|inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst21|inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[5] , inst66|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[5] , inst79|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[5] , inst80|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[5] , inst70|inst1|dffs[5], MIPS_CPU, 1
instance = comp, \inst4|inst2 , inst4|inst2, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[12] , inst24|inst6|dffs[12], MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[12] , inst57|inst1|dffs[12], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[12] , inst60|inst1|dffs[12], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[12] , inst72|inst1|dffs[12], MIPS_CPU, 1
instance = comp, \inst32|inst|LPM_DECODE_component|auto_generated|w_anode179w[3] , inst32|inst|LPM_DECODE_component|auto_generated|w_anode179w[3], MIPS_CPU, 1
instance = comp, \inst36|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst36|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[4]~feeder , inst60|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst60|inst1|dffs[4] , inst60|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[4]~feeder , inst72|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst72|inst1|dffs[4] , inst72|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[4]~feeder , inst75|inst1|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst75|inst1|dffs[4] , inst75|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst29|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout , inst29|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst9 , inst9|inst14|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst9~clkctrl , inst9|inst14|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst3~feeder , inst9|inst14|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst3 , inst9|inst14|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[4]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[4]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[4] , inst65|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[4] , inst68|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[4] , inst74|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst21|inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst21|inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[4] , inst66|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[4] , inst79|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[4] , inst80|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[4] , inst70|inst1|dffs[4], MIPS_CPU, 1
instance = comp, \inst4|inst3 , inst4|inst3, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[3] , inst24|inst6|dffs[3], MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[3] , inst59|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst21|inst|inst3|inst|1 , inst21|inst|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[3] , inst66|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[3] , inst79|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[3] , inst80|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[3] , inst65|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[3] , inst68|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[3]~feeder , inst74|inst1|dffs[3]~feeder, MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[3] , inst74|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[3] , inst70|inst1|dffs[3], MIPS_CPU, 1
instance = comp, \inst4|inst4 , inst4|inst4, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[11] , inst24|inst6|dffs[11], MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[2]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[2]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[2]~feeder , inst65|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[2] , inst65|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[2]~feeder , inst68|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[2] , inst68|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[2]~feeder , inst74|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[2] , inst74|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst21|inst|inst2|inst|1 , inst21|inst|inst2|inst|1, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[2] , inst66|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[2]~feeder , inst79|inst1|dffs[2]~feeder, MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[2] , inst79|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[2] , inst80|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[2] , inst70|inst1|dffs[2], MIPS_CPU, 1
instance = comp, \inst4|inst5 , inst4|inst5, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[1] , inst24|inst6|dffs[1], MIPS_CPU, 1
instance = comp, \inst59|inst1|dffs[1] , inst59|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst21|inst|inst1|inst|1 , inst21|inst|inst1|inst|1, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[1] , inst66|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[1] , inst79|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[1] , inst80|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[1] , inst65|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[1] , inst68|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[1] , inst74|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[1] , inst70|inst1|dffs[1], MIPS_CPU, 1
instance = comp, \inst4|inst6 , inst4|inst6, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[10]~feeder , inst24|inst6|dffs[10]~feeder, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[10] , inst24|inst6|dffs[10], MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[0]~_Duplicate_1 , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[0]~_Duplicate_1, MIPS_CPU, 1
instance = comp, \inst65|inst1|dffs[0] , inst65|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[0]~feeder , inst68|inst1|dffs[0]~feeder, MIPS_CPU, 1
instance = comp, \inst68|inst1|dffs[0] , inst68|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst74|inst1|dffs[0] , inst74|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst21|inst|inst|inst|1 , inst21|inst|inst|inst|1, MIPS_CPU, 1
instance = comp, \inst66|inst1|dffs[0] , inst66|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst79|inst1|dffs[0] , inst79|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst80|inst1|dffs[0] , inst80|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst70|inst1|dffs[0] , inst70|inst1|dffs[0], MIPS_CPU, 1
instance = comp, \inst4|inst7 , inst4|inst7, MIPS_CPU, 1
instance = comp, \inst24|inst6|dffs[13] , inst24|inst6|dffs[13], MIPS_CPU, 1
instance = comp, \inst57|inst1|dffs[13] , inst57|inst1|dffs[13], MIPS_CPU, 1
instance = comp, \inst23|inst21~0 , inst23|inst21~0, MIPS_CPU, 1
instance = comp, \inst23|inst21~1 , inst23|inst21~1, MIPS_CPU, 1
instance = comp, \inst28|inst10|inst|inst10|inst3|inst|1 , inst28|inst10|inst|inst10|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst28|inst10|inst|inst9|inst3|inst|1 , inst28|inst10|inst|inst9|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~3 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst28|inst3|inst10|inst2|inst5~0 , inst28|inst3|inst10|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst16|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~2 , inst16|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst28|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst28|inst19|LPM_MUX_component|auto_generated|external_reg[7] , inst28|inst19|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU, 1
instance = comp, \inst62|inst1|dffs[7] , inst62|inst1|dffs[7], MIPS_CPU, 1
instance = comp, \ALU_ENABLE~input , ALU_ENABLE~input, MIPS_CPU, 1
