Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Sat Feb 22 17:52:17 2014
| Host         : CSE-4225-05 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file XADC_top_control_sets_placed.rpt
| Design       : XADC_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |     5 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------+------------------+------------------+----------------+
| Clock Signal |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-------------------------+------------------+------------------+----------------+
|  clk_BUFG    |                         | xlnx_opt__1      |                1 |              3 |
|  clk_BUFG    | XADC_component/drdy_out | xlnx_opt__1      |                3 |             16 |
+--------------+-------------------------+------------------+------------------+----------------+


