TimeQuest Timing Analyzer report for Processor
Thu Jul 19 18:10:52 2018
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'processor:pro|ControlUnit:cu|operation[0]'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'processor:pro|Register:IR|d[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'processor:pro|ControlUnit:cu|operation[0]'
 16. Slow 1200mV 85C Model Hold: 'processor:pro|Register:IR|d[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'processor:pro|ControlUnit:cu|operation[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'processor:pro|Register:IR|d[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'processor:pro|ControlUnit:cu|operation[0]'
 32. Slow 1200mV 0C Model Setup: 'clk'
 33. Slow 1200mV 0C Model Setup: 'processor:pro|Register:IR|d[0]'
 34. Slow 1200mV 0C Model Hold: 'clk'
 35. Slow 1200mV 0C Model Hold: 'processor:pro|ControlUnit:cu|operation[0]'
 36. Slow 1200mV 0C Model Hold: 'processor:pro|Register:IR|d[0]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'processor:pro|ControlUnit:cu|operation[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'processor:pro|Register:IR|d[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'processor:pro|ControlUnit:cu|operation[0]'
 51. Fast 1200mV 0C Model Setup: 'clk'
 52. Fast 1200mV 0C Model Setup: 'processor:pro|Register:IR|d[0]'
 53. Fast 1200mV 0C Model Hold: 'clk'
 54. Fast 1200mV 0C Model Hold: 'processor:pro|ControlUnit:cu|operation[0]'
 55. Fast 1200mV 0C Model Hold: 'processor:pro|Register:IR|d[0]'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'processor:pro|ControlUnit:cu|operation[0]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'processor:pro|Register:IR|d[0]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; Processor                                        ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; processor:pro|ControlUnit:cu|operation[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { processor:pro|ControlUnit:cu|operation[0] } ;
; processor:pro|Register:IR|d[0]            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { processor:pro|Register:IR|d[0] }            ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 103.16 MHz ; 103.16 MHz      ; clk                                       ;      ;
; 109.58 MHz ; 109.58 MHz      ; processor:pro|ControlUnit:cu|operation[0] ;      ;
; 429.18 MHz ; 429.18 MHz      ; processor:pro|Register:IR|d[0]            ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; processor:pro|ControlUnit:cu|operation[0] ; -11.767 ; -169.444      ;
; clk                                       ; -7.204  ; -1944.679     ;
; processor:pro|Register:IR|d[0]            ; -1.235  ; -3.786        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -3.595 ; -4.900        ;
; processor:pro|ControlUnit:cu|operation[0] ; -1.280 ; -14.503       ;
; processor:pro|Register:IR|d[0]            ; -0.893 ; -3.593        ;
+-------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -3.000 ; -1009.926     ;
; processor:pro|ControlUnit:cu|operation[0] ; 0.439  ; 0.000         ;
; processor:pro|Register:IR|d[0]            ; 0.456  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'processor:pro|ControlUnit:cu|operation[0]'                                                                                                                                                                            ;
+---------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                            ; To Node                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -11.767 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.627      ; 11.803     ;
; -11.750 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.597      ; 11.756     ;
; -11.624 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.659      ; 12.681     ;
; -11.607 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.629      ; 12.634     ;
; -11.541 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.632      ; 11.582     ;
; -11.530 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.632      ; 11.571     ;
; -11.523 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.621      ; 11.553     ;
; -11.442 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.621      ; 11.472     ;
; -11.400 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.629      ; 11.438     ;
; -11.399 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.672      ; 11.480     ;
; -11.391 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.616      ; 11.416     ;
; -11.387 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.664      ; 12.449     ;
; -11.354 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.704      ; 12.456     ;
; -11.336 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.623      ; 11.368     ;
; -11.328 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.616      ; 11.353     ;
; -11.316 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.633      ; 11.358     ;
; -11.305 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.639      ; 11.353     ;
; -11.299 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.653      ; 12.350     ;
; -11.283 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.655      ; 12.336     ;
; -11.281 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.639      ; 11.329     ;
; -11.274 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.609      ; 11.292     ;
; -11.253 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.632      ; 11.294     ;
; -11.243 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.648      ; 12.289     ;
; -11.240 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.636      ; 11.285     ;
; -11.236 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.603      ; 11.248     ;
; -11.223 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.671      ; 12.292     ;
; -11.218 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.630      ; 11.257     ;
; -11.217 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.680      ; 11.306     ;
; -11.203 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.646      ; 11.258     ;
; -11.203 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.664      ; 12.265     ;
; -11.172 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a46~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.627      ; 11.208     ;
; -11.171 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.599      ; 11.179     ;
; -11.152 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.641      ; 12.191     ;
; -11.141 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.626      ; 11.176     ;
; -11.138 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.671      ; 12.207     ;
; -11.121 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.662      ; 12.181     ;
; -11.120 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.664      ; 12.182     ;
; -11.110 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.897      ; 11.416     ;
; -11.098 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.797      ; 11.621     ;
; -11.097 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.648      ; 12.143     ;
; -11.091 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.623      ; 11.123     ;
; -11.085 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.653      ; 12.136     ;
; -11.084 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.642      ; 11.135     ;
; -11.081 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a62~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.672      ; 11.162     ;
; -11.080 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.767      ; 11.573     ;
; -11.079 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.665      ; 11.153     ;
; -11.060 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.678      ; 12.136     ;
; -11.054 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.611      ; 11.074     ;
; -11.050 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.668      ; 12.116     ;
; -11.043 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a6~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.636      ; 11.088     ;
; -11.035 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.647      ; 11.091     ;
; -11.035 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.649      ; 11.093     ;
; -11.028 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.631      ; 12.057     ;
; -11.022 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.635      ; 12.055     ;
; -11.011 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.786      ; 11.523     ;
; -11.007 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.658      ; 12.063     ;
; -10.999 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a42~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.650      ; 11.058     ;
; -10.990 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.606      ; 11.005     ;
; -10.986 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.842      ; 11.554     ;
; -10.975 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.665      ; 12.038     ;
; -10.973 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.644      ; 11.026     ;
; -10.967 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.929      ; 12.294     ;
; -10.967 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.674      ; 12.039     ;
; -10.962 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.661      ; 12.021     ;
; -10.962 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.802      ; 11.490     ;
; -10.960 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.897      ; 11.266     ;
; -10.956 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.793      ; 11.475     ;
; -10.955 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.620      ; 10.984     ;
; -10.953 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a44~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.614      ; 10.976     ;
; -10.944 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.636      ; 10.989     ;
; -10.944 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.791      ; 11.461     ;
; -10.944 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.663      ; 11.016     ;
; -10.942 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a57~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.656      ; 11.007     ;
; -10.926 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.679      ; 12.003     ;
; -10.925 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.809      ; 11.460     ;
; -10.919 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.904      ; 11.690     ;
; -10.905 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.642      ; 10.956     ;
; -10.902 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.874      ; 11.643     ;
; -10.897 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.676      ; 11.971     ;
; -10.890 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.681      ; 11.969     ;
; -10.885 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.616      ; 10.910     ;
; -10.882 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.643      ; 11.923     ;
; -10.874 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a41~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.646      ; 10.929     ;
; -10.873 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a57~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.688      ; 11.959     ;
; -10.864 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.779      ; 11.369     ;
; -10.860 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.802      ; 11.388     ;
; -10.857 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a54~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.653      ; 10.919     ;
; -10.850 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.595      ; 10.854     ;
; -10.849 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a58~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.659      ; 10.917     ;
; -10.847 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.638      ; 11.883     ;
; -10.838 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.800      ; 11.364     ;
; -10.835 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.802      ; 11.363     ;
; -10.833 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.642      ; 10.884     ;
; -10.830 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.786      ; 11.342     ;
; -10.827 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.712      ; 11.937     ;
; -10.821 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.799      ; 11.346     ;
; -10.794 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.630      ; 10.833     ;
; -10.784 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.655      ; 11.837     ;
; -10.783 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.806      ; 11.315     ;
; -10.772 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.791      ; 11.289     ;
+---------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.204 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[8]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.636      ;
; -7.081 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[7]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.513      ;
; -7.072 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[6]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.504      ;
; -6.949 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[5]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.381      ;
; -6.940 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[4]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.372      ;
; -6.817 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[3]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.249      ;
; -6.808 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[2]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 3.240      ;
; -6.591 ; Transmitter:tr|flag                                                                                ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -4.570     ; 3.019      ;
; -6.391 ; Transmitter:tr|flag                                                                                ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -4.570     ; 2.819      ;
; -6.304 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[1]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 2.736      ;
; -6.300 ; Transmitter:tr|flag                                                                                ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -4.570     ; 2.728      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[15]                                                                                           ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[14]                                                                                           ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[13]                                                                                           ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[2]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[3]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[1]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[4]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[0]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[6]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[7]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[5]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[8]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[12]                                                                                           ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[10]                                                                                           ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[11]                                                                                           ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.227 ; Transmitter:tr|flag                                                                                ; countn[9]                                                                                            ; clk          ; clk         ; 1.000        ; -4.569     ; 2.656      ;
; -6.123 ; Transmitter:tr|flag                                                                                ; staten.nope                                                                                          ; clk          ; clk         ; 1.000        ; -4.570     ; 2.551      ;
; -6.110 ; Transmitter:tr|flag                                                                                ; countn[16]                                                                                           ; clk          ; clk         ; 1.000        ; -4.563     ; 2.545      ;
; -6.094 ; Transmitter:tr|flag                                                                                ; startt                                                                                               ; clk          ; clk         ; 1.000        ; -4.570     ; 2.522      ;
; -6.088 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[0]                                                   ; clk          ; clk         ; 1.000        ; -4.566     ; 2.520      ;
; -5.852 ; Receiver:re|dataReady                                                                              ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -1.974     ; 4.876      ;
; -5.840 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[8]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.909      ;
; -5.831 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[7]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.900      ;
; -5.709 ; Receiver:re|dataReady                                                                              ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -1.974     ; 4.733      ;
; -5.708 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[6]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.777      ;
; -5.699 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[5]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.768      ;
; -5.576 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[4]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.645      ;
; -5.567 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[3]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.636      ;
; -5.561 ; Receiver:re|dataReady                                                                              ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -1.974     ; 4.585      ;
; -5.458 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.601     ; 4.895      ;
; -5.444 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[2]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.513      ;
; -5.375 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; -1.658     ; 4.755      ;
; -5.336 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a52~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.635     ; 4.739      ;
; -5.245 ; Receiver:re|dataReady                                                                              ; startp                                                                                               ; clk          ; clk         ; 1.000        ; -1.974     ; 4.269      ;
; -5.232 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.604     ; 4.666      ;
; -5.227 ; countn[1]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 6.144      ;
; -5.152 ; countn[8]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 6.069      ;
; -5.135 ; countn[0]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 6.052      ;
; -5.116 ; countn[3]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 6.033      ;
; -5.056 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[1]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 4.125      ;
; -5.047 ; countn[2]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.964      ;
; -5.046 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|flag                                                                ; clk          ; clk         ; 1.000        ; -2.831     ; 3.213      ;
; -5.027 ; countn[1]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.944      ;
; -4.993 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|flag                                                             ; clk          ; clk         ; 1.000        ; -4.008     ; 1.983      ;
; -4.983 ; countn[5]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.900      ;
; -4.978 ; countn[9]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.895      ;
; -4.952 ; countn[8]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.869      ;
; -4.936 ; countn[1]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 5.853      ;
; -4.935 ; countn[0]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.852      ;
; -4.916 ; countn[3]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.833      ;
; -4.879 ; countn[11]                                                                                         ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.796      ;
; -4.863 ; countn[4]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.780      ;
; -4.861 ; countn[8]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 5.778      ;
; -4.854 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a44~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.595     ; 4.297      ;
; -4.847 ; countn[2]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.764      ;
; -4.844 ; countn[0]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 5.761      ;
; -4.836 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[0]                                                      ; clk          ; clk         ; 1.000        ; -1.929     ; 3.905      ;
; -4.836 ; countn[7]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.753      ;
; -4.836 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.286      ; 6.160      ;
; -4.836 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.286      ; 6.160      ;
; -4.835 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.292      ; 6.165      ;
; -4.825 ; countn[3]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 5.742      ;
; -4.800 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.608     ; 4.230      ;
; -4.796 ; countn[10]                                                                                         ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.713      ;
; -4.783 ; countn[5]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.700      ;
; -4.778 ; countn[9]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.695      ;
; -4.774 ; countn[6]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 5.691      ;
; -4.759 ; countn[1]                                                                                          ; staten.nope                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 5.676      ;
; -4.759 ; Memory:Pram|altsyncram:memory_rtl_1|altsyncram_qs71:auto_generated|ram_block1a0~porta_address_reg0 ; processor:pro|Register:IR|d[4]                                                                       ; clk          ; clk         ; 1.000        ; -0.465     ; 5.292      ;
; -4.756 ; countn[2]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 5.673      ;
; -4.747 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.263      ; 6.048      ;
; -4.747 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.263      ; 6.048      ;
; -4.745 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.269      ; 6.052      ;
; -4.739 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.241      ; 6.018      ;
; -4.739 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.241      ; 6.018      ;
; -4.737 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.247      ; 6.022      ;
; -4.737 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.273      ; 6.048      ;
; -4.737 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.273      ; 6.048      ;
; -4.735 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.279      ; 6.052      ;
; -4.730 ; countn[1]                                                                                          ; startt                                                                                               ; clk          ; clk         ; 1.000        ; -0.081     ; 5.647      ;
; -4.721 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.248      ; 6.007      ;
; -4.721 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.248      ; 6.007      ;
; -4.719 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.252      ; 6.009      ;
; -4.719 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 6.009      ;
; -4.719 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.254      ; 6.011      ;
; -4.717 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.258      ; 6.013      ;
; -4.716 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.231      ; 5.985      ;
; -4.716 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.231      ; 5.985      ;
; -4.714 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.237      ; 5.989      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'processor:pro|Register:IR|d[0]'                                                                                                                             ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.235 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.894      ; 2.212      ;
; -0.998 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.894      ; 1.975      ;
; -0.899 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.894      ; 1.876      ;
; -0.784 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.900      ; 2.353      ;
; -0.775 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.901      ; 2.351      ;
; -0.665 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.593      ; 5.583      ;
; -0.656 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.900      ; 2.225      ;
; -0.645 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.901      ; 2.221      ;
; -0.607 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.900      ; 2.183      ;
; -0.596 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.900      ; 2.172      ;
; -0.594 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.901      ; 2.170      ;
; -0.486 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.900      ; 2.055      ;
; -0.385 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.897      ; 1.955      ;
; -0.356 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.897      ; 1.926      ;
; -0.298 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.900      ; 1.874      ;
; -0.287 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.599      ; 5.797      ;
; -0.276 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.600      ; 5.793      ;
; -0.251 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.593      ; 5.669      ;
; -0.168 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.897      ; 1.738      ;
; -0.077 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.562      ; 2.308      ;
; -0.069 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.563      ; 2.307      ;
; -0.008 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.596      ; 5.519      ;
; 0.033  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.599      ; 5.484      ;
; 0.153  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.600      ; 5.864      ;
; 0.176  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.599      ; 5.834      ;
; 0.549  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.599      ; 5.468      ;
; 0.561  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.596      ; 5.450      ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.595 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.570      ; 1.181      ;
; -3.136 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.570      ; 1.640      ;
; -2.986 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.570      ; 1.790      ;
; -0.294 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[1]                     ; clk          ; clk         ; 0.000        ; 4.570      ; 4.482      ;
; -0.287 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[2]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.484      ;
; -0.271 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[3]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.500      ;
; -0.208 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[1]                     ; clk          ; clk         ; 0.000        ; 4.570      ; 4.568      ;
; -0.207 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[6]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.564      ;
; -0.204 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.561      ; 4.563      ;
; -0.196 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.561      ; 4.571      ;
; -0.105 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.561      ; 4.662      ;
; -0.104 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[2]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.667      ;
; -0.101 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[2]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.670      ;
; -0.071 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[3]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.700      ;
; -0.041 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[7]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.730      ;
; -0.035 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[1]                     ; clk          ; clk         ; 0.000        ; 4.570      ; 4.741      ;
; -0.001 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[4]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.770      ;
; 0.002  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[6]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.773      ;
; 0.014  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a37~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.271      ; 4.491      ;
; 0.090  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[3]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.861      ;
; 0.134  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[4]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.905      ;
; 0.151  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[7]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.922      ;
; 0.154  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[6]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 4.925      ;
; 0.210  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a50~portb_address_reg0 ; Transmitter:tr|data[2]                     ; clk          ; clk         ; 0.000        ; 4.278      ; 4.694      ;
; 0.263  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a61~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.266      ; 4.735      ;
; 0.280  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[7]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 5.051      ;
; 0.337  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a53~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.284      ; 4.827      ;
; 0.371  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.275      ; 4.852      ;
; 0.383  ; Receiver:re|dataReady                                                                                ; Receiver:re|dataReady                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[1]                                                                             ; Receiver:re|character[1]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[0]                                                                             ; Receiver:re|character[0]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[3]                                                                             ; Receiver:re|character[3]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[4]                                                                             ; Receiver:re|character[4]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[6]                                                                             ; Receiver:re|character[6]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[7]                                                                             ; Receiver:re|character[7]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Receiver:re|character[5]                                                                             ; Receiver:re|character[5]                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; startp                                                                                               ; startp                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; staten.00                                                                                            ; staten.00                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[15]                                                                                           ; countn[15]                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[14]                                                                                           ; countn[14]                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[13]                                                                                           ; countn[13]                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; staten.nope                                                                                          ; staten.nope                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[2]                                                                                            ; countn[2]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[3]                                                                                            ; countn[3]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[1]                                                                                            ; countn[1]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[4]                                                                                            ; countn[4]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[0]                                                                                            ; countn[0]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[6]                                                                                            ; countn[6]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[7]                                                                                            ; countn[7]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[5]                                                                                            ; countn[5]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[8]                                                                                            ; countn[8]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[12]                                                                                           ; countn[12]                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[10]                                                                                           ; countn[10]                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[11]                                                                                           ; countn[11]                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; countn[9]                                                                                            ; countn[9]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; staten.trans                                                                                         ; staten.trans                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; startt                                                                                               ; startt                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.384  ; Receiver:re|character[2]                                                                             ; Receiver:re|character[2]                   ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; countn[16]                                                                                           ; countn[16]                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Transmitter:tr|state[1]                                                                              ; Transmitter:tr|state[1]                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; processor:pro|ControlUnit:cu|endp                                                                    ; processor:pro|ControlUnit:cu|endp          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.388  ; Receiver:re|state[0]                                                                                 ; Receiver:re|state[0]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.389  ; Receiver:re|flagStart                                                                                ; Receiver:re|flagStart                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.674      ;
; 0.389  ; Transmitter:tr|state[0]                                                                              ; Transmitter:tr|state[0]                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.674      ;
; 0.397  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[4]                     ; clk          ; clk         ; 0.000        ; 4.565      ; 5.168      ;
; 0.466  ; startt                                                                                               ; Transmitter:tr|state[3]                    ; clk          ; clk         ; 0.000        ; 4.582      ; 5.254      ;
; 0.467  ; processor:pro|ControlUnit:cu|next_state[1]                                                           ; processor:pro|ControlUnit:cu|operation[1]  ; clk          ; clk         ; 0.000        ; 0.691      ; 1.364      ;
; 0.468  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a36~portb_address_reg0 ; Transmitter:tr|data[4]                     ; clk          ; clk         ; 0.000        ; 4.272      ; 4.946      ;
; 0.470  ; processor:pro|ControlUnit:cu|next_state[1]                                                           ; processor:pro|ControlUnit:cu|operation[2]  ; clk          ; clk         ; 0.000        ; 0.691      ; 1.367      ;
; 0.473  ; startt                                                                                               ; Transmitter:tr|state[1]                    ; clk          ; clk         ; 0.000        ; 4.581      ; 5.260      ;
; 0.522  ; startt                                                                                               ; Transmitter:tr|state[0]                    ; clk          ; clk         ; 0.000        ; 4.580      ; 5.308      ;
; 0.544  ; startt                                                                                               ; Transmitter:tr|flag                        ; clk          ; clk         ; 0.000        ; 4.570      ; 5.320      ;
; 0.544  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.268      ; 5.018      ;
; 0.550  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.289      ; 5.045      ;
; 0.566  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.313      ; 5.085      ;
; 0.570  ; processor:pro|ControlUnit:cu|next_state[3]                                                           ; processor:pro|ControlUnit:cu|operation[1]  ; clk          ; clk         ; 0.000        ; 0.692      ; 1.468      ;
; 0.576  ; processor:pro|ControlUnit:cu|next_state[2]                                                           ; processor:pro|ControlUnit:cu|operation[1]  ; clk          ; clk         ; 0.000        ; 0.689      ; 1.471      ;
; 0.580  ; processor:pro|ControlUnit:cu|next_state[0]                                                           ; processor:pro|ControlUnit:cu|read          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.865      ;
; 0.598  ; processor:pro|ControlUnit:cu|next_state[3]                                                           ; processor:pro|ControlUnit:cu|operation[2]  ; clk          ; clk         ; 0.000        ; 0.692      ; 1.496      ;
; 0.602  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~portb_address_reg0 ; Transmitter:tr|data[3]                     ; clk          ; clk         ; 0.000        ; 4.299      ; 5.107      ;
; 0.605  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.300      ; 5.111      ;
; 0.609  ; processor:pro|ControlUnit:cu|next_state[2]                                                           ; processor:pro|ControlUnit:cu|operation[2]  ; clk          ; clk         ; 0.000        ; 0.689      ; 1.504      ;
; 0.629  ; processor:pro|ControlUnit:cu|next_state[0]                                                           ; processor:pro|ControlUnit:cu|D_select[2]   ; clk          ; clk         ; 0.000        ; 0.078      ; 0.913      ;
; 0.644  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.275      ; 5.125      ;
; 0.652  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.306      ; 5.164      ;
; 0.664  ; startt                                                                                               ; Transmitter:tr|data[4]                     ; clk          ; clk         ; 0.000        ; 4.583      ; 5.453      ;
; 0.664  ; startt                                                                                               ; Transmitter:tr|data[2]                     ; clk          ; clk         ; 0.000        ; 4.583      ; 5.453      ;
; 0.664  ; startt                                                                                               ; Transmitter:tr|data[3]                     ; clk          ; clk         ; 0.000        ; 4.583      ; 5.453      ;
; 0.679  ; processor:pro|ControlUnit:cu|next_state[4]                                                           ; processor:pro|ControlUnit:cu|next_state[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.965      ;
; 0.680  ; processor:pro|ControlUnit:cu|next_state[4]                                                           ; processor:pro|ControlUnit:cu|read          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.966      ;
; 0.692  ; processor:pro|ControlUnit:cu|next_state[4]                                                           ; processor:pro|ControlUnit:cu|next_state[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 0.977      ;
; 0.696  ; processor:pro|ControlUnit:cu|next_state[3]                                                           ; processor:pro|ControlUnit:cu|next_state[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 0.981      ;
; 0.700  ; startt                                                                                               ; Transmitter:tr|data[7]                     ; clk          ; clk         ; 0.000        ; 4.583      ; 5.489      ;
; 0.700  ; startt                                                                                               ; Transmitter:tr|data[6]                     ; clk          ; clk         ; 0.000        ; 4.583      ; 5.489      ;
; 0.700  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~portb_address_reg0 ; Transmitter:tr|data[2]                     ; clk          ; clk         ; 0.000        ; 4.283      ; 5.189      ;
; 0.700  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5~portb_address_reg0  ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.295      ; 5.201      ;
; 0.702  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ; Transmitter:tr|data[5]                     ; clk          ; clk         ; 0.000        ; 4.320      ; 5.228      ;
; 0.709  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a43~portb_address_reg0 ; Transmitter:tr|data[3]                     ; clk          ; clk         ; 0.000        ; 4.324      ; 5.239      ;
; 0.724  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; Transmitter:tr|data[0]                     ; clk          ; clk         ; 0.000        ; 4.289      ; 5.219      ;
; 0.729  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a49~portb_address_reg0 ; Transmitter:tr|data[1]                     ; clk          ; clk         ; 0.000        ; 4.320      ; 5.255      ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'processor:pro|ControlUnit:cu|operation[0]'                                                                                                                                              ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.280 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[11] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.162      ; 4.134      ;
; -1.196 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[4]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.436      ; 4.492      ;
; -1.124 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[3]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.502      ; 4.630      ;
; -1.111 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[4]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.436      ; 4.577      ;
; -1.092 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[3]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.502      ; 4.662      ;
; -1.006 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[0]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.135      ; 4.381      ;
; -0.980 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[9]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.174      ; 4.446      ;
; -0.961 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[8]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.313      ; 4.604      ;
; -0.913 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[5]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.174      ; 4.513      ;
; -0.905 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[10] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.295      ; 4.642      ;
; -0.888 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[12] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.298      ; 4.662      ;
; -0.876 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[12] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.298      ; 4.674      ;
; -0.856 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[8]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.313      ; 4.709      ;
; -0.841 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[0]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.135      ; 4.546      ;
; -0.840 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[7]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.175      ; 4.587      ;
; -0.826 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[11] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.162      ; 4.088      ;
; -0.818 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[10] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.295      ; 4.729      ;
; -0.812 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[6]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.174      ; 4.614      ;
; -0.792 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[6]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.174      ; 4.634      ;
; -0.784 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[3]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.502      ; 4.470      ;
; -0.776 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[13] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.251      ; 4.727      ;
; -0.759 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[5]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.174      ; 4.667      ;
; -0.758 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[2]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.133      ; 4.627      ;
; -0.757 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[7]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.175      ; 4.670      ;
; -0.752 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[4]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.436      ; 4.436      ;
; -0.749 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[1]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.173      ; 4.676      ;
; -0.734 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[9]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.174      ; 4.692      ;
; -0.671 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[14] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.170      ; 4.751      ;
; -0.651 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[14] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.170      ; 4.771      ;
; -0.645 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[11] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.162      ; 4.769      ;
; -0.644 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[15] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.137      ; 4.745      ;
; -0.643 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[4]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.436      ; 4.545      ;
; -0.608 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[1]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.173      ; 4.817      ;
; -0.604 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[3]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.502      ; 4.650      ;
; -0.578 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[0]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.135      ; 4.309      ;
; -0.559 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[2]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.133      ; 4.826      ;
; -0.555 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[5]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.174      ; 4.371      ;
; -0.545 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[8]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.313      ; 4.520      ;
; -0.538 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[13] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.251      ; 4.965      ;
; -0.526 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[15] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 5.137      ; 4.863      ;
; -0.526 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[9]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.174      ; 4.400      ;
; -0.503 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[6]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.174      ; 4.423      ;
; -0.500 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[7]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.175      ; 4.427      ;
; -0.480 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[12] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.298      ; 4.570      ;
; -0.409 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[1]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.173      ; 4.516      ;
; -0.404 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[12] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.298      ; 4.646      ;
; -0.385 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[10] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.295      ; 4.662      ;
; -0.372 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[8]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.313      ; 4.693      ;
; -0.356 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[10] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.295      ; 4.691      ;
; -0.354 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[15] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.137      ; 4.535      ;
; -0.337 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[14] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.170      ; 4.585      ;
; -0.302 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[7]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.175      ; 4.625      ;
; -0.301 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[5]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.174      ; 4.625      ;
; -0.288 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[0]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.135      ; 4.599      ;
; -0.288 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[13] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.251      ; 4.715      ;
; -0.255 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[9]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.174      ; 4.671      ;
; -0.227 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[6]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.174      ; 4.699      ;
; -0.210 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[2]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.133      ; 4.675      ;
; -0.191 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[2]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.133      ; 4.694      ;
; -0.158 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[13] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.251      ; 4.845      ;
; -0.157 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[11] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.162      ; 4.757      ;
; -0.119 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[14] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.170      ; 4.803      ;
; -0.066 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[15] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.137      ; 4.823      ;
; -0.064 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[1]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 5.173      ; 4.861      ;
; 0.255  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.652      ; 1.937      ;
; 0.421  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.655      ; 2.106      ;
; 0.509  ; processor:pro|SRegister:AC|d[11]          ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.381      ; 2.420      ;
; 0.874  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[8]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.670      ; 2.574      ;
; 0.876  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[7]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.532      ; 2.438      ;
; 0.876  ; processor:pro|ControlUnit:cu|operation[2] ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.494      ; 2.400      ;
; 0.883  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[4]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.793      ; 2.706      ;
; 1.005  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[0]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.492      ; 2.527      ;
; 1.023  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[9]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.531      ; 2.584      ;
; 1.060  ; processor:pro|SRegister:AC|d[14]          ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.220      ; 2.810      ;
; 1.066  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[14] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.527      ; 2.623      ;
; 1.095  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[3]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.859      ; 2.984      ;
; 1.119  ; processor:pro|SRegister:AC|d[1]           ; processor:pro|ALU:alu|data[2]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.216      ; 2.865      ;
; 1.227  ; processor:pro|ControlUnit:cu|operation[2] ; processor:pro|ALU:alu|data[0]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.492      ; 2.749      ;
; 1.257  ; processor:pro|Register:R2|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.374      ; 3.161      ;
; 1.274  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[11] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.519      ; 2.823      ;
; 1.282  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.494      ; 2.806      ;
; 1.291  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.531      ; 2.852      ;
; 1.309  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[5]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.531      ; 2.870      ;
; 1.458  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[1]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.530      ; 3.018      ;
; 1.495  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[2]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.490      ; 3.015      ;
; 1.565  ; processor:pro|SRegister:AC|d[15]          ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.220      ; 3.315      ;
; 1.595  ; processor:pro|Register:R4|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.374      ; 3.499      ;
; 1.624  ; processor:pro|SRegister:AC|d[13]          ; processor:pro|ALU:alu|data[14] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.253      ; 3.407      ;
; 1.654  ; processor:pro|Register:AR|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.374      ; 3.558      ;
; 1.660  ; processor:pro|ControlUnit:cu|M_select[3]  ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.209      ; 3.899      ;
; 1.703  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[13] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.608      ; 3.341      ;
; 1.728  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.381      ; 3.639      ;
; 1.744  ; processor:pro|SRegister:AC|d[13]          ; processor:pro|ALU:alu|data[13] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.334      ; 3.608      ;
; 1.760  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[8]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.396      ; 3.686      ;
; 1.776  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.378      ; 3.684      ;
; 1.806  ; processor:pro|SRegister:AC|d[3]           ; processor:pro|ALU:alu|data[4]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.519      ; 3.855      ;
; 1.843  ; processor:pro|SRegister:AC|d[5]           ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.257      ; 3.630      ;
; 1.874  ; processor:pro|Register:R2|d[10]           ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.371      ; 3.775      ;
; 1.876  ; processor:pro|SRegister:AC|d[12]          ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.381      ; 3.787      ;
; 1.889  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.257      ; 3.676      ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'processor:pro|Register:IR|d[0]'                                                                                                                              ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.893 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.834      ; 5.193      ;
; -0.842 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.831      ; 5.241      ;
; -0.710 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.827      ; 5.369      ;
; -0.574 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.835      ; 5.513      ;
; -0.574 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.834      ; 5.512      ;
; -0.349 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.834      ; 5.237      ;
; -0.316 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.827      ; 5.263      ;
; -0.278 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.910      ; 2.162      ;
; -0.275 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.831      ; 5.308      ;
; -0.256 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.911      ; 2.185      ;
; -0.138 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.267      ; 1.659      ;
; -0.138 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.835      ; 5.449      ;
; -0.134 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.834      ; 5.452      ;
; -0.130 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.271      ; 1.671      ;
; -0.084 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.274      ; 1.720      ;
; -0.078 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.275      ; 1.727      ;
; -0.073 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.274      ; 1.731      ;
; -0.071 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.271      ; 1.730      ;
; -0.070 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.271      ; 1.731      ;
; -0.029 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.275      ; 1.776      ;
; -0.020 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.274      ; 1.784      ;
; 0.001  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.267      ; 1.798      ;
; 0.047  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.274      ; 1.851      ;
; 0.109  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.267      ; 1.906      ;
; 0.160  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.275      ; 1.965      ;
; 0.185  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.274      ; 1.989      ;
; 0.296  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.274      ; 2.100      ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'processor:pro|ControlUnit:cu|operation[0]'                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[8]   ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[13]  ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[2]|datad           ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[0]|datad           ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[11]|datad          ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[12]  ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[15]|datad          ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[8]|datac           ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[10]  ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[5]|datad           ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[6]|datad           ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[9]|datad           ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[7]|datad           ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[3]   ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[13]|datac          ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[2]   ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[14]|datad          ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[1]|datad           ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[0]   ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[11]  ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|inclk[0] ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|outclk   ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[10]|datac          ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[12]|datac          ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[15]  ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[4]   ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0|combout         ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[5]   ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[6]   ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[9]   ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[7]   ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[14]  ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[1]   ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[3]|dataa           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[4]|dataa           ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|alu|Mux16~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|cu|operation[0]|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|cu|operation[0]|q           ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[4]   ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|alu|Mux16~0|datad           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[3]|dataa           ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[4]|dataa           ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[14]  ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[1]   ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[3]   ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[5]   ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[6]   ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[7]   ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[9]   ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0|combout         ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[0]   ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[15]  ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[11]  ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|inclk[0] ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|outclk   ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[10]|datac          ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[12]|datac          ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[2]   ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[14]|datad          ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[1]|datad           ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[13]|datac          ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[5]|datad           ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[6]|datad           ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[7]|datad           ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[9]|datad           ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[10]  ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[12]  ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[0]|datad           ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[15]|datad          ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[8]|datac           ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[11]|datad          ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[2]|datad           ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[13]  ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[8]   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'processor:pro|Register:IR|d[0]'                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[0] ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|inclk[0]        ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|outclk          ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[1] ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[3] ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[4] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[2] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[0]|datad                 ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[1]|datad                 ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[3]|datad                 ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[4]|datad                 ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[2]|datad                 ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0|combout                ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Rise       ; pro|cu|Mux2~0|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Rise       ; pro|IR|d[0]|q                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Rise       ; pro|IR|d[0]|q                        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Rise       ; pro|cu|Mux2~0|datad                  ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0|combout                ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[2]|datad                 ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[1]|datad                 ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[3]|datad                 ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[4]|datad                 ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[0]|datad                 ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[2] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[1] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[3] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[4] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|inclk[0]        ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|outclk          ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[0] ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; clk        ; 1.167 ; 1.696 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; rx        ; clk        ; 0.081 ; -0.402 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; tx        ; clk        ; 16.575 ; 16.224 ; Rise       ; clk             ;
; end1      ; clk        ; 8.938  ; 8.925  ; Fall       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; tx        ; clk        ; 16.069 ; 15.723 ; Rise       ; clk             ;
; end1      ; clk        ; 8.634  ; 8.620  ; Fall       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 112.13 MHz ; 112.13 MHz      ; clk                                       ;      ;
; 114.84 MHz ; 114.84 MHz      ; processor:pro|ControlUnit:cu|operation[0] ;      ;
; 402.9 MHz  ; 402.9 MHz       ; processor:pro|Register:IR|d[0]            ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; processor:pro|ControlUnit:cu|operation[0] ; -10.800 ; -155.431      ;
; clk                                       ; -6.502  ; -1759.456     ;
; processor:pro|Register:IR|d[0]            ; -1.176  ; -3.607        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -3.316 ; -4.743        ;
; processor:pro|ControlUnit:cu|operation[0] ; -1.230 ; -14.208       ;
; processor:pro|Register:IR|d[0]            ; -0.852 ; -3.471        ;
+-------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -3.000 ; -998.618      ;
; processor:pro|ControlUnit:cu|operation[0] ; 0.394  ; 0.000         ;
; processor:pro|Register:IR|d[0]            ; 0.459  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'processor:pro|ControlUnit:cu|operation[0]'                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                            ; To Node                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -10.800 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.463      ; 10.813     ;
; -10.798 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.493      ; 10.841     ;
; -10.612 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.495      ; 11.577     ;
; -10.610 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.525      ; 11.605     ;
; -10.585 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.499      ; 10.634     ;
; -10.514 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.488      ; 10.552     ;
; -10.397 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.531      ; 11.398     ;
; -10.394 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.482      ; 10.426     ;
; -10.392 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.500      ; 10.442     ;
; -10.377 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.488      ; 10.415     ;
; -10.353 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.541      ; 10.444     ;
; -10.342 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.506      ; 10.398     ;
; -10.339 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.482      ; 10.371     ;
; -10.326 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.520      ; 11.316     ;
; -10.319 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.490      ; 10.359     ;
; -10.297 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.506      ; 10.353     ;
; -10.274 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.514      ; 10.338     ;
; -10.272 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.469      ; 10.291     ;
; -10.262 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.504      ; 10.316     ;
; -10.257 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.496      ; 10.303     ;
; -10.252 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.478      ; 10.280     ;
; -10.245 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.466      ; 10.261     ;
; -10.220 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.497      ; 10.267     ;
; -10.216 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.500      ; 10.266     ;
; -10.208 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.620      ; 10.677     ;
; -10.208 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.728      ; 10.486     ;
; -10.207 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.573      ; 11.250     ;
; -10.206 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.650      ; 10.705     ;
; -10.203 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.499      ; 10.252     ;
; -10.163 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.522      ; 11.155     ;
; -10.154 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.538      ; 11.162     ;
; -10.153 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.491      ; 10.194     ;
; -10.151 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.514      ; 11.135     ;
; -10.136 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.532      ; 11.138     ;
; -10.134 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.639      ; 10.622     ;
; -10.118 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.514      ; 11.102     ;
; -10.112 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.538      ; 11.120     ;
; -10.094 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.508      ; 10.152     ;
; -10.093 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.698      ; 10.640     ;
; -10.093 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.531      ; 11.094     ;
; -10.088 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.477      ; 10.115     ;
; -10.086 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.546      ; 11.102     ;
; -10.084 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.501      ; 11.055     ;
; -10.080 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.473      ; 10.103     ;
; -10.076 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.547      ; 10.173     ;
; -10.074 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.536      ; 11.080     ;
; -10.065 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.520      ; 11.055     ;
; -10.062 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.721      ; 10.756     ;
; -10.061 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.657      ; 10.567     ;
; -10.061 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.510      ; 11.041     ;
; -10.060 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.751      ; 10.784     ;
; -10.059 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.647      ; 10.555     ;
; -10.057 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.498      ; 11.025     ;
; -10.056 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a46~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.493      ; 10.099     ;
; -10.052 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.515      ; 10.117     ;
; -10.042 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.515      ; 10.107     ;
; -10.037 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.663      ; 10.549     ;
; -10.036 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.489      ; 10.075     ;
; -10.028 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.532      ; 11.030     ;
; -10.020 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.760      ; 11.250     ;
; -10.007 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.529      ; 11.006     ;
; -9.996  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.510      ; 10.056     ;
; -9.993  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.656      ; 10.498     ;
; -9.992  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.635      ; 10.476     ;
; -9.990  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.645      ; 10.484     ;
; -9.989  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.639      ; 10.477     ;
; -9.982  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.728      ; 10.260     ;
; -9.973  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.533      ; 10.056     ;
; -9.972  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.502      ; 10.024     ;
; -9.968  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a62~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.541      ; 10.059     ;
; -9.966  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a57~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.523      ; 10.039     ;
; -9.965  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.529      ; 10.044     ;
; -9.964  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.528      ; 10.962     ;
; -9.960  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.654      ; 10.463     ;
; -9.943  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.656      ; 10.448     ;
; -9.938  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.508      ; 9.996      ;
; -9.934  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a6~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.502      ; 9.986      ;
; -9.931  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.483      ; 9.964      ;
; -9.922  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.645      ; 10.416     ;
; -9.922  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.626      ; 10.397     ;
; -9.920  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a42~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.516      ; 9.986      ;
; -9.912  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.661      ; 10.422     ;
; -9.903  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.523      ; 10.896     ;
; -9.900  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a41~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.514      ; 9.964      ;
; -9.893  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.648      ; 10.390     ;
; -9.892  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.505      ; 10.867     ;
; -9.889  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.653      ; 10.391     ;
; -9.885  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.579      ; 10.934     ;
; -9.883  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.486      ; 9.919      ;
; -9.882  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.460      ; 9.892      ;
; -9.875  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a44~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.480      ; 9.905      ;
; -9.872  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.509      ; 9.931      ;
; -9.866  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.657      ; 10.372     ;
; -9.863  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.540      ; 10.873     ;
; -9.848  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.521      ; 10.839     ;
; -9.847  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.757      ; 10.577     ;
; -9.841  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a58~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.526      ; 9.917      ;
; -9.836  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.497      ; 9.883      ;
; -9.834  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.665      ; 10.348     ;
; -9.828  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.634      ; 10.311     ;
+---------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.502 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[8]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 3.327      ;
; -6.386 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[6]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 3.211      ;
; -6.357 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[7]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 3.182      ;
; -6.270 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[4]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 3.095      ;
; -6.241 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[5]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 3.066      ;
; -6.154 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[2]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 2.979      ;
; -6.125 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[3]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 2.950      ;
; -5.895 ; Transmitter:tr|flag                                                                                ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -4.177     ; 2.717      ;
; -5.744 ; Transmitter:tr|flag                                                                                ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -4.177     ; 2.566      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[15]                                                                                           ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[14]                                                                                           ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[13]                                                                                           ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[2]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[3]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[1]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[4]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[0]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[6]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[7]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[5]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[8]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[12]                                                                                           ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[10]                                                                                           ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[11]                                                                                           ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.637 ; Transmitter:tr|flag                                                                                ; countn[9]                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.459      ;
; -5.632 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[1]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 2.457      ;
; -5.623 ; Transmitter:tr|flag                                                                                ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -4.177     ; 2.445      ;
; -5.497 ; Transmitter:tr|flag                                                                                ; countn[16]                                                                                           ; clk          ; clk         ; 1.000        ; -4.171     ; 2.325      ;
; -5.475 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|accumulator[0]                                                   ; clk          ; clk         ; 1.000        ; -4.174     ; 2.300      ;
; -5.459 ; Transmitter:tr|flag                                                                                ; staten.nope                                                                                          ; clk          ; clk         ; 1.000        ; -4.177     ; 2.281      ;
; -5.455 ; Transmitter:tr|flag                                                                                ; startt                                                                                               ; clk          ; clk         ; 1.000        ; -4.177     ; 2.277      ;
; -5.281 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[8]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.512      ;
; -5.252 ; Receiver:re|dataReady                                                                              ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -1.810     ; 4.441      ;
; -5.165 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[6]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.396      ;
; -5.161 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[7]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.392      ;
; -5.091 ; Receiver:re|dataReady                                                                              ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -1.810     ; 4.280      ;
; -5.049 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[4]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.280      ;
; -5.045 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[5]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.276      ;
; -5.023 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.483     ; 4.570      ;
; -4.980 ; Receiver:re|dataReady                                                                              ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -1.810     ; 4.169      ;
; -4.938 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; -1.542     ; 4.426      ;
; -4.933 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[2]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.164      ;
; -4.929 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[3]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 4.160      ;
; -4.905 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a52~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.519     ; 4.416      ;
; -4.801 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.487     ; 4.344      ;
; -4.698 ; Receiver:re|dataReady                                                                              ; startp                                                                                               ; clk          ; clk         ; 1.000        ; -1.810     ; 3.887      ;
; -4.625 ; countn[1]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.553      ;
; -4.588 ; countn[8]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.516      ;
; -4.544 ; countn[0]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.472      ;
; -4.525 ; countn[3]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.453      ;
; -4.469 ; countn[2]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.397      ;
; -4.468 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[1]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 3.699      ;
; -4.460 ; countn[1]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.071     ; 5.388      ;
; -4.457 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a44~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.477     ; 4.010      ;
; -4.457 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|flag                                                                ; clk          ; clk         ; 1.000        ; -2.548     ; 2.908      ;
; -4.453 ; Transmitter:tr|flag                                                                                ; Transmitter:tr|BaudGen:localclockOS|flag                                                             ; clk          ; clk         ; 1.000        ; -3.646     ; 1.806      ;
; -4.423 ; countn[8]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.071     ; 5.351      ;
; -4.417 ; Receiver:re|character[4]                                                                           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -1.491     ; 3.956      ;
; -4.412 ; countn[9]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.340      ;
; -4.409 ; countn[5]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.337      ;
; -4.392 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.254      ; 5.676      ;
; -4.392 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.259      ; 5.681      ;
; -4.392 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.254      ; 5.676      ;
; -4.379 ; countn[0]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.071     ; 5.307      ;
; -4.360 ; countn[3]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.071     ; 5.288      ;
; -4.357 ; countn[1]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 5.285      ;
; -4.324 ; countn[11]                                                                                         ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.252      ;
; -4.320 ; countn[8]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 5.248      ;
; -4.304 ; countn[4]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.232      ;
; -4.304 ; countn[2]                                                                                          ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -0.071     ; 5.232      ;
; -4.301 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.208      ; 5.539      ;
; -4.301 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.213      ; 5.544      ;
; -4.301 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.208      ; 5.539      ;
; -4.287 ; Receiver:re|flagStart                                                                              ; Receiver:re|BaudGen:localclockOS|accumulator[0]                                                      ; clk          ; clk         ; 1.000        ; -1.768     ; 3.518      ;
; -4.282 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.219      ; 5.531      ;
; -4.282 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.224      ; 5.536      ;
; -4.282 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 5.531      ;
; -4.280 ; countn[7]                                                                                          ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.208      ;
; -4.280 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.214      ; 5.524      ;
; -4.280 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.219      ; 5.529      ;
; -4.280 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.214      ; 5.524      ;
; -4.276 ; countn[0]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 5.204      ;
; -4.274 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.208      ; 5.512      ;
; -4.274 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.213      ; 5.517      ;
; -4.274 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.208      ; 5.512      ;
; -4.270 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.194      ; 5.494      ;
; -4.270 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; 0.199      ; 5.499      ;
; -4.270 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.194      ; 5.494      ;
; -4.269 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.201      ; 5.500      ;
; -4.269 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.230      ; 5.529      ;
; -4.269 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.534      ;
; -4.269 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.230      ; 5.529      ;
; -4.260 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.241      ; 5.531      ;
; -4.260 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.246      ; 5.536      ;
; -4.260 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.241      ; 5.531      ;
; -4.260 ; Memory:Pram|altsyncram:memory_rtl_1|altsyncram_qs71:auto_generated|ram_block1a0~porta_address_reg0 ; processor:pro|Register:IR|d[4]                                                                       ; clk          ; clk         ; 1.000        ; -0.415     ; 4.844      ;
; -4.257 ; countn[3]                                                                                          ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 5.185      ;
; -4.252 ; countn[10]                                                                                         ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -0.071     ; 5.180      ;
; -4.249 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.236      ; 5.515      ;
; -4.249 ; staten.pros                                                                                        ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.241      ; 5.520      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'processor:pro|Register:IR|d[0]'                                                                                                                              ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.176 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.688      ; 2.040      ;
; -0.905 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.688      ; 1.769      ;
; -0.873 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.688      ; 1.737      ;
; -0.741 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.070      ; 5.210      ;
; -0.735 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.694      ; 2.167      ;
; -0.733 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.695      ; 2.171      ;
; -0.599 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.693      ; 2.035      ;
; -0.579 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.694      ; 2.011      ;
; -0.569 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.695      ; 2.007      ;
; -0.563 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.695      ; 2.001      ;
; -0.551 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.693      ; 1.987      ;
; -0.450 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.694      ; 1.882      ;
; -0.364 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.691      ; 1.796      ;
; -0.341 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.691      ; 1.773      ;
; -0.339 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.076      ; 5.376      ;
; -0.329 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.077      ; 5.372      ;
; -0.278 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.693      ; 1.714      ;
; -0.187 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.691      ; 1.619      ;
; -0.126 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.070      ; 5.095      ;
; -0.117 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.073      ; 5.154      ;
; -0.046 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.325      ; 2.114      ;
; -0.041 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 5.075      ; 5.082      ;
; -0.004 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.324      ; 2.066      ;
; 0.222  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.077      ; 5.321      ;
; 0.244  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.076      ; 5.293      ;
; 0.587  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.075      ; 4.954      ;
; 0.635  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 5.073      ; 4.902      ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.316 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 4.179      ; 1.054      ;
; -2.911 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 4.179      ; 1.459      ;
; -2.760 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 4.179      ; 1.610      ;
; -0.329 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[1]                    ; clk          ; clk         ; 0.000        ; 4.179      ; 4.041      ;
; -0.303 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[2]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.061      ;
; -0.268 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[3]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.096      ;
; -0.244 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[6]                    ; clk          ; clk         ; 0.000        ; 4.174      ; 4.121      ;
; -0.202 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 4.170      ; 4.159      ;
; -0.189 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 4.170      ; 4.172      ;
; -0.154 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[1]                    ; clk          ; clk         ; 0.000        ; 4.179      ; 4.216      ;
; -0.153 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[2]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.211      ;
; -0.123 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[2]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.241      ;
; -0.080 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[7]                    ; clk          ; clk         ; 0.000        ; 4.174      ; 4.285      ;
; -0.075 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[3]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.289      ;
; -0.062 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a37~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.915      ; 4.044      ;
; -0.047 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[1]                    ; clk          ; clk         ; 0.000        ; 4.179      ; 4.323      ;
; -0.039 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 4.170      ; 4.322      ;
; -0.001 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[4]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.363      ;
; 0.045  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[3]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.409      ;
; 0.050  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[6]                    ; clk          ; clk         ; 0.000        ; 4.174      ; 4.415      ;
; 0.077  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[7]                    ; clk          ; clk         ; 0.000        ; 4.174      ; 4.442      ;
; 0.079  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[4]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.443      ;
; 0.080  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[6]                    ; clk          ; clk         ; 0.000        ; 4.174      ; 4.445      ;
; 0.109  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a50~portb_address_reg0 ; Transmitter:tr|data[2]                    ; clk          ; clk         ; 0.000        ; 3.922      ; 4.222      ;
; 0.165  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a61~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.909      ; 4.265      ;
; 0.252  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a53~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.927      ; 4.370      ;
; 0.252  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[7]                    ; clk          ; clk         ; 0.000        ; 4.174      ; 4.617      ;
; 0.275  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 3.919      ; 4.385      ;
; 0.332  ; processor:pro|ControlUnit:cu|next_state[1]                                                           ; processor:pro|ControlUnit:cu|operation[1] ; clk          ; clk         ; 0.000        ; 0.736      ; 1.259      ;
; 0.334  ; Receiver:re|character[1]                                                                             ; Receiver:re|character[1]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; Receiver:re|character[0]                                                                             ; Receiver:re|character[0]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; Receiver:re|character[3]                                                                             ; Receiver:re|character[3]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; Receiver:re|character[4]                                                                             ; Receiver:re|character[4]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; Receiver:re|character[6]                                                                             ; Receiver:re|character[6]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; Receiver:re|character[7]                                                                             ; Receiver:re|character[7]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; Receiver:re|character[5]                                                                             ; Receiver:re|character[5]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.334  ; countn[16]                                                                                           ; countn[16]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.335  ; Receiver:re|dataReady                                                                                ; Receiver:re|dataReady                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Receiver:re|character[2]                                                                             ; Receiver:re|character[2]                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; startp                                                                                               ; startp                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; staten.00                                                                                            ; staten.00                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[15]                                                                                           ; countn[15]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[14]                                                                                           ; countn[14]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[13]                                                                                           ; countn[13]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; staten.nope                                                                                          ; staten.nope                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[2]                                                                                            ; countn[2]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[3]                                                                                            ; countn[3]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[1]                                                                                            ; countn[1]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[4]                                                                                            ; countn[4]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[0]                                                                                            ; countn[0]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[6]                                                                                            ; countn[6]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[7]                                                                                            ; countn[7]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[5]                                                                                            ; countn[5]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[8]                                                                                            ; countn[8]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[12]                                                                                           ; countn[12]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[10]                                                                                           ; countn[10]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[11]                                                                                           ; countn[11]                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; countn[9]                                                                                            ; countn[9]                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; staten.trans                                                                                         ; staten.trans                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; startt                                                                                               ; startt                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Transmitter:tr|state[1]                                                                              ; Transmitter:tr|state[1]                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.336  ; processor:pro|ControlUnit:cu|next_state[1]                                                           ; processor:pro|ControlUnit:cu|operation[2] ; clk          ; clk         ; 0.000        ; 0.736      ; 1.263      ;
; 0.336  ; processor:pro|ControlUnit:cu|endp                                                                    ; processor:pro|ControlUnit:cu|endp         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.345  ; Receiver:re|state[0]                                                                                 ; Receiver:re|state[0]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.345  ; Transmitter:tr|state[0]                                                                              ; Transmitter:tr|state[0]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.346  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a36~portb_address_reg0 ; Transmitter:tr|data[4]                    ; clk          ; clk         ; 0.000        ; 3.915      ; 4.452      ;
; 0.346  ; Receiver:re|flagStart                                                                                ; Receiver:re|flagStart                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.608      ;
; 0.361  ; startt                                                                                               ; Transmitter:tr|state[3]                   ; clk          ; clk         ; 0.000        ; 4.189      ; 4.741      ;
; 0.367  ; startt                                                                                               ; Transmitter:tr|state[1]                   ; clk          ; clk         ; 0.000        ; 4.188      ; 4.746      ;
; 0.410  ; startt                                                                                               ; Transmitter:tr|state[0]                   ; clk          ; clk         ; 0.000        ; 4.188      ; 4.789      ;
; 0.413  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[4]                    ; clk          ; clk         ; 0.000        ; 4.173      ; 4.777      ;
; 0.415  ; startt                                                                                               ; Transmitter:tr|flag                       ; clk          ; clk         ; 0.000        ; 4.177      ; 4.783      ;
; 0.420  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.933      ; 4.544      ;
; 0.421  ; processor:pro|ControlUnit:cu|next_state[3]                                                           ; processor:pro|ControlUnit:cu|operation[1] ; clk          ; clk         ; 0.000        ; 0.737      ; 1.349      ;
; 0.429  ; processor:pro|ControlUnit:cu|next_state[2]                                                           ; processor:pro|ControlUnit:cu|operation[1] ; clk          ; clk         ; 0.000        ; 0.734      ; 1.354      ;
; 0.434  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 3.958      ; 4.583      ;
; 0.453  ; processor:pro|ControlUnit:cu|next_state[3]                                                           ; processor:pro|ControlUnit:cu|operation[2] ; clk          ; clk         ; 0.000        ; 0.737      ; 1.381      ;
; 0.461  ; processor:pro|ControlUnit:cu|next_state[2]                                                           ; processor:pro|ControlUnit:cu|operation[2] ; clk          ; clk         ; 0.000        ; 0.734      ; 1.386      ;
; 0.462  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 3.912      ; 4.565      ;
; 0.463  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.943      ; 4.597      ;
; 0.485  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~portb_address_reg0 ; Transmitter:tr|data[3]                    ; clk          ; clk         ; 0.000        ; 3.943      ; 4.619      ;
; 0.528  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 3.950      ; 4.669      ;
; 0.529  ; processor:pro|ControlUnit:cu|next_state[0]                                                           ; processor:pro|ControlUnit:cu|read         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.531  ; startt                                                                                               ; Transmitter:tr|data[4]                    ; clk          ; clk         ; 0.000        ; 4.190      ; 4.912      ;
; 0.531  ; startt                                                                                               ; Transmitter:tr|data[2]                    ; clk          ; clk         ; 0.000        ; 4.190      ; 4.912      ;
; 0.531  ; startt                                                                                               ; Transmitter:tr|data[3]                    ; clk          ; clk         ; 0.000        ; 4.190      ; 4.912      ;
; 0.537  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.920      ; 4.648      ;
; 0.562  ; startt                                                                                               ; Transmitter:tr|data[7]                    ; clk          ; clk         ; 0.000        ; 4.191      ; 4.944      ;
; 0.562  ; startt                                                                                               ; Transmitter:tr|data[6]                    ; clk          ; clk         ; 0.000        ; 4.191      ; 4.944      ;
; 0.563  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; Transmitter:tr|data[0]                    ; clk          ; clk         ; 0.000        ; 3.933      ; 4.687      ;
; 0.567  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~portb_address_reg0 ; Transmitter:tr|data[2]                    ; clk          ; clk         ; 0.000        ; 3.925      ; 4.683      ;
; 0.568  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a43~portb_address_reg0 ; Transmitter:tr|data[3]                    ; clk          ; clk         ; 0.000        ; 3.969      ; 4.728      ;
; 0.573  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.964      ; 4.728      ;
; 0.576  ; processor:pro|ControlUnit:cu|next_state[4]                                                           ; processor:pro|ControlUnit:cu|operation[1] ; clk          ; clk         ; 0.000        ; 0.737      ; 1.504      ;
; 0.582  ; processor:pro|ControlUnit:cu|next_state[0]                                                           ; processor:pro|ControlUnit:cu|D_select[2]  ; clk          ; clk         ; 0.000        ; 0.070      ; 0.843      ;
; 0.589  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a49~portb_address_reg0 ; Transmitter:tr|data[1]                    ; clk          ; clk         ; 0.000        ; 3.964      ; 4.744      ;
; 0.589  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5~portb_address_reg0  ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 3.938      ; 4.718      ;
; 0.597  ; processor:pro|ControlUnit:cu|next_state[4]                                                           ; processor:pro|ControlUnit:cu|operation[2] ; clk          ; clk         ; 0.000        ; 0.737      ; 1.525      ;
; 0.616  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a39~portb_address_reg0 ; Transmitter:tr|data[7]                    ; clk          ; clk         ; 0.000        ; 3.954      ; 4.761      ;
; 0.620  ; startt                                                                                               ; Transmitter:tr|data[5]                    ; clk          ; clk         ; 0.000        ; 4.187      ; 4.998      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'processor:pro|ControlUnit:cu|operation[0]'                                                                                                                                               ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.230 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[11] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.688      ; 3.691      ;
; -1.163 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[4]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.937      ; 4.007      ;
; -1.081 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[3]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.999      ; 4.151      ;
; -1.077 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[3]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.999      ; 4.155      ;
; -1.073 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[4]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.937      ; 4.097      ;
; -0.969 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[0]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.662      ; 3.926      ;
; -0.948 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[9]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.698      ; 3.983      ;
; -0.933 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[8]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.828      ; 4.128      ;
; -0.901 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[10] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.810      ; 4.142      ;
; -0.900 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[12] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.811      ; 4.144      ;
; -0.869 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[8]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.828      ; 4.192      ;
; -0.862 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[5]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.697      ; 4.068      ;
; -0.850 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[12] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.811      ; 4.194      ;
; -0.829 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[0]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.662      ; 4.066      ;
; -0.804 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[7]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.699      ; 4.128      ;
; -0.797 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[13] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.771      ; 4.207      ;
; -0.791 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[6]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.698      ; 4.140      ;
; -0.782 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[10] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.810      ; 4.261      ;
; -0.774 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[6]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.698      ; 4.157      ;
; -0.764 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[2]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.662      ; 4.131      ;
; -0.757 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[5]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.697      ; 4.173      ;
; -0.748 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[7]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.699      ; 4.184      ;
; -0.741 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[1]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.701      ; 4.193      ;
; -0.737 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[9]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.698      ; 4.194      ;
; -0.722 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[11] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.688      ; 3.699      ;
; -0.696 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[14] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.698      ; 4.235      ;
; -0.680 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[11] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.688      ; 4.241      ;
; -0.645 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[14] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.698      ; 4.286      ;
; -0.628 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[1]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.701      ; 4.306      ;
; -0.628 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[15] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.664      ; 4.269      ;
; -0.614 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[3]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.999      ; 4.118      ;
; -0.580 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[4]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.937      ; 4.090      ;
; -0.575 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[4]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.937      ; 4.095      ;
; -0.571 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[2]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.662      ; 4.324      ;
; -0.567 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[15] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.664      ; 4.330      ;
; -0.556 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[13] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 4.771      ; 4.448      ;
; -0.543 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[3]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.999      ; 4.189      ;
; -0.448 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[0]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.662      ; 3.947      ;
; -0.440 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[9]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.698      ; 3.991      ;
; -0.392 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[5]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.697      ; 4.038      ;
; -0.380 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[8]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.828      ; 4.181      ;
; -0.354 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[12] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.811      ; 4.190      ;
; -0.329 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[6]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.698      ; 4.102      ;
; -0.327 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[7]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.699      ; 4.105      ;
; -0.323 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[8]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.828      ; 4.238      ;
; -0.313 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[10] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.810      ; 4.230      ;
; -0.311 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[12] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.811      ; 4.233      ;
; -0.274 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[1]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.701      ; 4.160      ;
; -0.263 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[13] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.771      ; 4.241      ;
; -0.239 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[0]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.662      ; 4.156      ;
; -0.223 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[5]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.697      ; 4.207      ;
; -0.219 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[10] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.810      ; 4.324      ;
; -0.214 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[7]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.699      ; 4.218      ;
; -0.203 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[9]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.698      ; 4.228      ;
; -0.186 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[6]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.698      ; 4.245      ;
; -0.181 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[15] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.664      ; 4.216      ;
; -0.176 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[2]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.662      ; 4.219      ;
; -0.174 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[14] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.698      ; 4.257      ;
; -0.146 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[11] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.688      ; 4.275      ;
; -0.108 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[14] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.698      ; 4.323      ;
; -0.032 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[2]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.662      ; 4.363      ;
; -0.028 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[1]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.701      ; 4.406      ;
; -0.001 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[13] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.771      ; 4.503      ;
; 0.013  ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[15] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 4.664      ; 4.410      ;
; 0.354  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.396      ; 1.780      ;
; 0.467  ; processor:pro|SRegister:AC|d[11]          ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.167      ; 2.164      ;
; 0.508  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.397      ; 1.935      ;
; 0.870  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[7]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.285      ; 2.185      ;
; 0.891  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[4]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.523      ; 2.444      ;
; 0.918  ; processor:pro|ControlUnit:cu|operation[2] ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.250      ; 2.198      ;
; 0.923  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[8]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.414      ; 2.367      ;
; 0.986  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[0]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.248      ; 2.264      ;
; 1.014  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[9]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.284      ; 2.328      ;
; 1.025  ; processor:pro|SRegister:AC|d[1]           ; processor:pro|ALU:alu|data[2]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.018      ; 2.573      ;
; 1.042  ; processor:pro|SRegister:AC|d[14]          ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.020      ; 2.592      ;
; 1.058  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[3]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.585      ; 2.673      ;
; 1.064  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[14] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.284      ; 2.378      ;
; 1.137  ; processor:pro|Register:R2|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.159      ; 2.826      ;
; 1.230  ; processor:pro|ControlUnit:cu|operation[2] ; processor:pro|ALU:alu|data[0]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.248      ; 2.508      ;
; 1.271  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[11] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.274      ; 2.575      ;
; 1.295  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.284      ; 2.609      ;
; 1.301  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.250      ; 2.581      ;
; 1.307  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[5]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.283      ; 2.620      ;
; 1.399  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[1]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.287      ; 2.716      ;
; 1.440  ; processor:pro|Register:R4|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.159      ; 3.129      ;
; 1.446  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[2]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.248      ; 2.724      ;
; 1.466  ; processor:pro|SRegister:AC|d[15]          ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.020      ; 3.016      ;
; 1.505  ; processor:pro|ControlUnit:cu|M_select[3]  ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.006      ; 3.541      ;
; 1.556  ; processor:pro|Register:AR|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.160      ; 3.246      ;
; 1.560  ; processor:pro|SRegister:AC|d[13]          ; processor:pro|ALU:alu|data[14] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.054      ; 3.144      ;
; 1.589  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.167      ; 3.286      ;
; 1.595  ; processor:pro|SRegister:AC|d[13]          ; processor:pro|ALU:alu|data[13] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.127      ; 3.252      ;
; 1.620  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[8]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.184      ; 3.334      ;
; 1.651  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.166      ; 3.347      ;
; 1.659  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[13] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 1.357      ; 3.046      ;
; 1.660  ; processor:pro|SRegister:AC|d[5]           ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.054      ; 3.244      ;
; 1.686  ; processor:pro|Register:R2|d[10]           ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.158      ; 3.374      ;
; 1.690  ; processor:pro|SRegister:AC|d[3]           ; processor:pro|ALU:alu|data[4]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.293      ; 3.513      ;
; 1.739  ; processor:pro|SRegister:AC|d[12]          ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.167      ; 3.436      ;
; 1.739  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.054      ; 3.323      ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'processor:pro|Register:IR|d[0]'                                                                                                                               ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.852 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.286      ; 4.667      ;
; -0.803 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.284      ; 4.714      ;
; -0.671 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.281      ; 4.843      ;
; -0.573 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.287      ; 4.947      ;
; -0.572 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 5.287      ; 4.948      ;
; -0.203 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.635      ; 1.962      ;
; -0.174 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.635      ; 1.991      ;
; -0.155 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.281      ; 4.859      ;
; -0.135 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.286      ; 4.884      ;
; -0.064 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.024      ; 1.490      ;
; -0.062 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.284      ; 4.955      ;
; -0.057 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.027      ; 1.500      ;
; 0.002  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.029      ; 1.561      ;
; 0.004  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.027      ; 1.561      ;
; 0.007  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.027      ; 1.564      ;
; 0.010  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.030      ; 1.570      ;
; 0.014  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.030      ; 1.574      ;
; 0.028  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.030      ; 1.588      ;
; 0.036  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.030      ; 1.596      ;
; 0.065  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.287      ; 5.085      ;
; 0.067  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 5.287      ; 5.087      ;
; 0.106  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.024      ; 1.660      ;
; 0.106  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.030      ; 1.666      ;
; 0.169  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.024      ; 1.723      ;
; 0.226  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.030      ; 1.786      ;
; 0.252  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.029      ; 1.811      ;
; 0.323  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 2.029      ; 1.882      ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'processor:pro|ControlUnit:cu|operation[0]'                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[8]   ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[2]|datad           ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[8]|datac           ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[13]  ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[3]   ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[4]   ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[0]|datad           ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[15]|datad          ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[11]|datad          ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[12]  ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[5]|datad           ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[6]|datad           ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[7]|datad           ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[9]|datad           ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[10]  ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[14]|datad          ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[1]|datad           ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[2]   ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[13]|datac          ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[0]   ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[15]  ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[11]  ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[10]|datac          ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[12]|datac          ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[5]   ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[6]   ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[7]   ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[9]   ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[14]  ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[1]   ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[3]|dataa           ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[4]|dataa           ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|inclk[0] ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|outclk   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|alu|Mux16~0|datad           ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|cu|operation[0]|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|cu|operation[0]|q           ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0|combout         ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|alu|Mux16~0|datad           ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|inclk[0] ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|outclk   ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[14]  ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[1]   ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[3]|dataa           ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[4]|dataa           ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[5]   ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[6]   ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[7]   ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[9]   ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[4]   ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[10]|datac          ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[12]|datac          ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[11]  ;
; 0.583 ; 0.583        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[0]   ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[15]  ;
; 0.585 ; 0.585        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[2]   ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[10]  ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[13]|datac          ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[14]|datad          ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[1]|datad           ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[5]|datad           ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[6]|datad           ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[7]|datad           ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[9]|datad           ;
; 0.589 ; 0.589        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[12]  ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[11]|datad          ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[0]|datad           ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[3]   ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[15]|datad          ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[8]|datac           ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[13]  ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[2]|datad           ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[8]   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'processor:pro|Register:IR|d[0]'                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Rise       ; pro|cu|Mux2~0|datad                  ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0|combout                ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|inclk[0]        ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|outclk          ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[2]|datad                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[0] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[1] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[4] ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[3] ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[0]|datad                 ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[1]|datad                 ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[3]|datad                 ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[4]|datad                 ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Rise       ; pro|IR|d[0]|q                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Rise       ; pro|IR|d[0]|q                        ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[2] ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[0]|datad                 ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[1]|datad                 ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[4]|datad                 ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[0] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[1] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[3] ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[3]|datad                 ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[4] ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[2]|datad                 ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|inclk[0]        ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|outclk          ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0|combout                ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Rise       ; pro|cu|Mux2~0|datad                  ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; clk        ; 0.990 ; 1.377 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; rx        ; clk        ; 0.128 ; -0.193 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; tx        ; clk        ; 14.759 ; 14.625 ; Rise       ; clk             ;
; end1      ; clk        ; 8.127  ; 8.014  ; Fall       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; tx        ; clk        ; 14.287 ; 14.152 ; Rise       ; clk             ;
; end1      ; clk        ; 7.834  ; 7.725  ; Fall       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; processor:pro|ControlUnit:cu|operation[0] ; -5.553 ; -79.524       ;
; clk                                       ; -3.146 ; -959.481      ;
; processor:pro|Register:IR|d[0]            ; -0.296 ; -0.376        ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -1.950 ; -4.030        ;
; processor:pro|ControlUnit:cu|operation[0] ; -0.811 ; -8.881        ;
; processor:pro|Register:IR|d[0]            ; -0.350 ; -1.343        ;
+-------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -3.000 ; -879.104      ;
; processor:pro|ControlUnit:cu|operation[0] ; 0.391  ; 0.000         ;
; processor:pro|Register:IR|d[0]            ; 0.405  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'processor:pro|ControlUnit:cu|operation[0]'                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                        ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -5.553 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.998      ; 6.494      ;
; -5.552 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.973      ; 5.937      ;
; -5.404 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.871      ; 6.218      ;
; -5.403 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.846      ; 5.661      ;
; -5.379 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.841      ; 6.163      ;
; -5.378 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.816      ; 5.606      ;
; -5.339 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.998      ; 6.280      ;
; -5.339 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.973      ; 5.724      ;
; -5.338 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.047      ; 5.973      ;
; -5.334 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.851      ; 5.597      ;
; -5.314 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.840      ; 5.566      ;
; -5.308 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.915      ; 6.166      ;
; -5.292 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.835      ; 5.539      ;
; -5.284 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.860      ; 6.087      ;
; -5.277 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.847      ; 5.536      ;
; -5.273 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.575      ;
; -5.267 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.877      ; 6.087      ;
; -5.266 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.998      ; 6.207      ;
; -5.266 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.852      ; 5.530      ;
; -5.265 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.973      ; 5.650      ;
; -5.255 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.832      ; 5.499      ;
; -5.247 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.857      ; 6.047      ;
; -5.239 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.870      ; 6.052      ;
; -5.232 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.854      ; 5.498      ;
; -5.220 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.835      ; 5.467      ;
; -5.215 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.884      ; 6.042      ;
; -5.208 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.845      ; 5.465      ;
; -5.205 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.865      ; 6.013      ;
; -5.204 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.840      ; 5.456      ;
; -5.203 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.106      ; 5.984      ;
; -5.192 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.822      ; 5.426      ;
; -5.189 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.920      ; 5.697      ;
; -5.184 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a46~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.846      ; 5.442      ;
; -5.184 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.859      ; 5.455      ;
; -5.181 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.884      ; 6.008      ;
; -5.180 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.859      ; 5.451      ;
; -5.175 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.877      ; 5.995      ;
; -5.173 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.898      ; 5.483      ;
; -5.164 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.642      ;
; -5.159 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.856      ; 5.427      ;
; -5.159 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.876      ; 5.978      ;
; -5.151 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.871      ; 5.965      ;
; -5.144 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.852      ; 5.408      ;
; -5.139 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.865      ; 5.947      ;
; -5.133 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.844      ; 5.920      ;
; -5.132 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.819      ; 5.363      ;
; -5.125 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.047      ; 5.760      ;
; -5.120 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.953      ;
; -5.120 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.925      ; 5.633      ;
; -5.119 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.865      ; 5.396      ;
; -5.116 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.846      ; 5.374      ;
; -5.110 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a62~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.412      ;
; -5.109 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.841      ; 5.362      ;
; -5.106 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.866      ; 5.915      ;
; -5.102 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.872      ; 5.917      ;
; -5.100 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.879      ; 5.922      ;
; -5.100 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.914      ; 5.602      ;
; -5.088 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.860      ; 5.891      ;
; -5.087 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.920      ;
; -5.078 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a63~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.909      ; 5.575      ;
; -5.077 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.831      ; 5.320      ;
; -5.072 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.883      ; 5.898      ;
; -5.071 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.841      ; 5.324      ;
; -5.071 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a42~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.871      ; 5.354      ;
; -5.069 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.856      ; 5.868      ;
; -5.067 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a44~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.835      ; 5.314      ;
; -5.066 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a6~portb_address_reg0  ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.852      ; 5.330      ;
; -5.065 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.884      ; 5.361      ;
; -5.063 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a38~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.921      ; 5.572      ;
; -5.060 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.893      ;
; -5.060 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.847      ; 5.850      ;
; -5.059 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a59~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.964      ; 5.611      ;
; -5.054 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.979      ; 5.708      ;
; -5.053 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.890      ; 5.886      ;
; -5.052 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.926      ; 5.566      ;
; -5.052 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.865      ; 5.329      ;
; -5.051 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 1.047      ; 5.686      ;
; -5.050 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a57~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.903      ; 5.896      ;
; -5.041 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.906      ; 5.535      ;
; -5.037 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.858      ; 5.307      ;
; -5.037 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a54~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.871      ; 5.320      ;
; -5.029 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.865      ; 5.306      ;
; -5.029 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; processor:pro|ALU:alu|data[4]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.949      ; 5.653      ;
; -5.027 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.881      ; 5.851      ;
; -5.023 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.837      ; 5.272      ;
; -5.019 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a57~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.878      ; 5.309      ;
; -5.018 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.928      ; 5.534      ;
; -5.018 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.865      ; 5.295      ;
; -5.017 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~portb_address_reg0  ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.923      ; 5.883      ;
; -5.009 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.863      ; 5.815      ;
; -5.009 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.838      ; 5.259      ;
; -5.009 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a46~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.871      ; 5.823      ;
; -5.006 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.909      ; 5.503      ;
; -5.005 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; processor:pro|ALU:alu|data[14] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.851      ; 5.799      ;
; -5.004 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.826      ; 5.242      ;
; -5.002 ; processor:pro|Register:R1|d[2]                                                                       ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.976      ; 5.390      ;
; -4.994 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.919      ; 5.501      ;
; -4.990 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.914      ; 5.492      ;
; -4.990 ; processor:pro|ControlUnit:cu|M_select[1]                                                             ; processor:pro|ALU:alu|data[15] ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 1.000        ; 0.402      ; 5.304      ;
; -4.978 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; processor:pro|ALU:alu|data[8]  ; clk          ; processor:pro|ControlUnit:cu|operation[0] ; 0.500        ; 0.896      ; 5.462      ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                        ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.146 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[8]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.754      ;
; -3.142 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[7]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.750      ;
; -3.078 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[6]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.686      ;
; -3.074 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[5]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.682      ;
; -3.010 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[4]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.618      ;
; -3.006 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[3]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.614      ;
; -2.942 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[2]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.550      ;
; -2.848 ; Transmitter:tr|flag                ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -2.382     ; 1.453      ;
; -2.770 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[1]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.378      ;
; -2.729 ; Transmitter:tr|flag                ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -2.382     ; 1.334      ;
; -2.709 ; Transmitter:tr|flag                ; staten.00                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.314      ;
; -2.649 ; Transmitter:tr|flag                ; Transmitter:tr|BaudGen:localclockOS|accumulator[0]                                                   ; clk          ; clk         ; 1.000        ; -2.379     ; 1.257      ;
; -2.630 ; Transmitter:tr|flag                ; staten.nope                                                                                          ; clk          ; clk         ; 1.000        ; -2.382     ; 1.235      ;
; -2.618 ; Transmitter:tr|flag                ; startt                                                                                               ; clk          ; clk         ; 1.000        ; -2.382     ; 1.223      ;
; -2.615 ; Transmitter:tr|flag                ; countn[15]                                                                                           ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[14]                                                                                           ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[13]                                                                                           ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[2]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[3]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[1]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[4]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[0]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[6]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[7]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[5]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[8]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[12]                                                                                           ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[10]                                                                                           ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[11]                                                                                           ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.615 ; Transmitter:tr|flag                ; countn[9]                                                                                            ; clk          ; clk         ; 1.000        ; -2.382     ; 1.220      ;
; -2.593 ; Transmitter:tr|flag                ; countn[16]                                                                                           ; clk          ; clk         ; 1.000        ; -2.377     ; 1.203      ;
; -2.531 ; Receiver:re|flagStart              ; Receiver:re|BaudGen:localclockOS|accumulator[8]                                                      ; clk          ; clk         ; 1.000        ; -0.991     ; 2.527      ;
; -2.527 ; Receiver:re|flagStart              ; Receiver:re|BaudGen:localclockOS|accumulator[7]                                                      ; clk          ; clk         ; 1.000        ; -0.991     ; 2.523      ;
; -2.498 ; Receiver:re|dataReady              ; staten.trans                                                                                         ; clk          ; clk         ; 1.000        ; -1.026     ; 2.459      ;
; -2.473 ; Receiver:re|character[4]           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 1.000        ; -0.900     ; 2.582      ;
; -2.472 ; Receiver:re|character[4]           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.842     ; 2.639      ;
; -2.463 ; Receiver:re|flagStart              ; Receiver:re|BaudGen:localclockOS|accumulator[6]                                                      ; clk          ; clk         ; 1.000        ; -0.991     ; 2.459      ;
; -2.459 ; Receiver:re|flagStart              ; Receiver:re|BaudGen:localclockOS|accumulator[5]                                                      ; clk          ; clk         ; 1.000        ; -0.991     ; 2.455      ;
; -2.434 ; Receiver:re|character[4]           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a52~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.875     ; 2.568      ;
; -2.422 ; Receiver:re|dataReady              ; staten.pros                                                                                          ; clk          ; clk         ; 1.000        ; -1.026     ; 2.383      ;
; -2.419 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.516     ; 2.412      ;
; -2.419 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.516     ; 2.412      ;
; -2.417 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.513     ; 2.413      ;
; -2.416 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.470     ; 2.455      ;
; -2.416 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.470     ; 2.455      ;
; -2.414 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.467     ; 2.456      ;
; -2.404 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.503     ; 2.410      ;
; -2.404 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.503     ; 2.410      ;
; -2.403 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.464     ; 2.448      ;
; -2.403 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.464     ; 2.448      ;
; -2.402 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.500     ; 2.411      ;
; -2.401 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.461     ; 2.449      ;
; -2.397 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.459     ; 2.447      ;
; -2.397 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.459     ; 2.447      ;
; -2.396 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.423     ; 2.482      ;
; -2.396 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.423     ; 2.482      ;
; -2.396 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.446     ; 2.459      ;
; -2.396 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.446     ; 2.459      ;
; -2.395 ; Receiver:re|flagStart              ; Receiver:re|BaudGen:localclockOS|accumulator[4]                                                      ; clk          ; clk         ; 1.000        ; -0.991     ; 2.391      ;
; -2.395 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.456     ; 2.448      ;
; -2.394 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.420     ; 2.483      ;
; -2.394 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.443     ; 2.460      ;
; -2.393 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.476     ; 2.426      ;
; -2.393 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.476     ; 2.426      ;
; -2.391 ; Receiver:re|flagStart              ; Receiver:re|BaudGen:localclockOS|accumulator[3]                                                      ; clk          ; clk         ; 1.000        ; -0.991     ; 2.387      ;
; -2.391 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.473     ; 2.427      ;
; -2.387 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.437     ; 2.459      ;
; -2.387 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.437     ; 2.459      ;
; -2.385 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.434     ; 2.460      ;
; -2.385 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a54~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.490     ; 2.404      ;
; -2.385 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a54~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.490     ; 2.404      ;
; -2.384 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.511     ; 2.382      ;
; -2.384 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.511     ; 2.382      ;
; -2.383 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a54~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.487     ; 2.405      ;
; -2.382 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.508     ; 2.383      ;
; -2.381 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.465     ; 2.425      ;
; -2.381 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.465     ; 2.425      ;
; -2.379 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.462     ; 2.426      ;
; -2.374 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.471     ; 2.412      ;
; -2.374 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.471     ; 2.412      ;
; -2.372 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.468     ; 2.413      ;
; -2.369 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.498     ; 2.380      ;
; -2.369 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.498     ; 2.380      ;
; -2.368 ; Receiver:re|character[4]           ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.846     ; 2.531      ;
; -2.368 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.459     ; 2.418      ;
; -2.368 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.459     ; 2.418      ;
; -2.367 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.484     ; 2.392      ;
; -2.367 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.484     ; 2.392      ;
; -2.367 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.453     ; 2.423      ;
; -2.367 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.453     ; 2.423      ;
; -2.367 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.495     ; 2.381      ;
; -2.366 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.456     ; 2.419      ;
; -2.365 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.481     ; 2.393      ;
; -2.365 ; processor:pro|ControlUnit:cu|read  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.450     ; 2.424      ;
; -2.362 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.454     ; 2.417      ;
; -2.362 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.454     ; 2.417      ;
; -2.361 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.418     ; 2.452      ;
; -2.361 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.418     ; 2.452      ;
; -2.361 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.441     ; 2.429      ;
; -2.361 ; processor:pro|ControlUnit:cu|write ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.441     ; 2.429      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'processor:pro|Register:IR|d[0]'                                                                                                                              ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.296 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.966      ; 1.035      ;
; -0.224 ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.966      ; 0.963      ;
; -0.168 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.966      ; 0.907      ;
; -0.031 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.971      ; 1.087      ;
; -0.030 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.970      ; 1.085      ;
; -0.019 ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.971      ; 1.077      ;
; -0.008 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.970      ; 1.063      ;
; -0.006 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.971      ; 1.064      ;
; -0.003 ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.971      ; 1.059      ;
; 0.011  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.971      ; 1.045      ;
; 0.070  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.896      ; 2.714      ;
; 0.071  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.970      ; 0.984      ;
; 0.120  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.968      ; 0.933      ;
; 0.139  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.968      ; 0.914      ;
; 0.193  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.971      ; 0.865      ;
; 0.193  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 0.968      ; 0.860      ;
; 0.229  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 2.896      ; 3.055      ;
; 0.283  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.901      ; 2.818      ;
; 0.287  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.900      ; 2.813      ;
; 0.294  ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.356      ; 1.147      ;
; 0.307  ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; 0.500        ; 1.357      ; 1.135      ;
; 0.425  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.901      ; 2.678      ;
; 0.458  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.500        ; 2.898      ; 2.640      ;
; 0.476  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 2.900      ; 3.124      ;
; 0.499  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 2.901      ; 3.102      ;
; 0.642  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 2.898      ; 2.956      ;
; 0.672  ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 1.000        ; 2.901      ; 2.931      ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.950 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.383      ; 0.537      ;
; -1.734 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.383      ; 0.753      ;
; -1.677 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.383      ; 0.810      ;
; -0.452 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a37~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.231      ; 1.883      ;
; -0.350 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a50~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.237      ; 1.991      ;
; -0.349 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a61~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.226      ; 1.981      ;
; -0.326 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a53~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.244      ; 2.022      ;
; -0.304 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.179      ;
; -0.300 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a48~portb_address_reg0 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.235      ; 2.039      ;
; -0.281 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.202      ;
; -0.280 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.383      ; 2.207      ;
; -0.262 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.377      ; 2.219      ;
; -0.262 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.383      ; 2.225      ;
; -0.253 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.230      ;
; -0.251 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.232      ;
; -0.250 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.377      ; 2.231      ;
; -0.236 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a21~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.248      ; 2.116      ;
; -0.233 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a36~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.230      ; 2.101      ;
; -0.231 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.252      ;
; -0.214 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.269      ;
; -0.207 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a56~portb_address_reg0 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.273      ; 2.170      ;
; -0.207 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a29~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.260      ; 2.157      ;
; -0.203 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a40~portb_address_reg0 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.229      ; 2.130      ;
; -0.199 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.284      ;
; -0.198 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.383      ; 2.289      ;
; -0.179 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a18~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.242      ; 2.167      ;
; -0.178 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a35~portb_address_reg0 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.263      ; 2.189      ;
; -0.175 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.377      ; 2.306      ;
; -0.168 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1]                 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.315      ;
; -0.168 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a13~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.280      ; 2.216      ;
; -0.167 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5~portb_address_reg0  ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.254      ; 2.191      ;
; -0.160 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a32~portb_address_reg0 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.267      ; 2.211      ;
; -0.146 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.337      ;
; -0.140 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a45~portb_address_reg0 ; Transmitter:tr|data[5]            ; clk          ; clk         ; 0.000        ; 2.241      ; 2.205      ;
; -0.140 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a43~portb_address_reg0 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.287      ; 2.251      ;
; -0.132 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a49~portb_address_reg0 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.280      ; 2.252      ;
; -0.124 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a8~portb_address_reg0  ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.249      ; 2.229      ;
; -0.122 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.361      ;
; -0.107 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a58~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.280      ; 2.277      ;
; -0.106 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a39~portb_address_reg0 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.269      ; 2.267      ;
; -0.102 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.381      ;
; -0.082 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a16~portb_address_reg0 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.260      ; 2.282      ;
; -0.075 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a60~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.219      ; 2.248      ;
; -0.075 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.408      ;
; -0.072 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2]                 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.411      ;
; -0.061 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a52~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.275      ; 2.318      ;
; -0.055 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a41~portb_address_reg0 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.273      ; 2.322      ;
; -0.051 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a1~portb_address_reg0  ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.223      ; 2.276      ;
; -0.036 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a42~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.274      ; 2.342      ;
; -0.030 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a54~portb_address_reg0 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.274      ; 2.348      ;
; -0.020 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.463      ;
; -0.017 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a12~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.254      ; 2.341      ;
; -0.005 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a57~portb_address_reg0 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.285      ; 2.384      ;
; -0.003 ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a33~portb_address_reg0 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.273      ; 2.374      ;
; 0.007  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a0~portb_address_reg0  ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.226      ; 2.337      ;
; 0.010  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a24~portb_address_reg0 ; Transmitter:tr|data[0]            ; clk          ; clk         ; 0.000        ; 2.255      ; 2.369      ;
; 0.020  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a30~portb_address_reg0 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.287      ; 2.411      ;
; 0.030  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a6~portb_address_reg0  ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.256      ; 2.390      ;
; 0.040  ; startt                                                                                               ; Transmitter:tr|state[3]           ; clk          ; clk         ; 0.000        ; 2.391      ; 2.535      ;
; 0.041  ; startt                                                                                               ; Transmitter:tr|state[1]           ; clk          ; clk         ; 0.000        ; 2.391      ; 2.536      ;
; 0.044  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a27~portb_address_reg0 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.269      ; 2.417      ;
; 0.051  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a62~portb_address_reg0 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.293      ; 2.448      ;
; 0.055  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a47~portb_address_reg0 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.246      ; 2.405      ;
; 0.056  ; startt                                                                                               ; Transmitter:tr|flag               ; clk          ; clk         ; 0.000        ; 2.382      ; 2.542      ;
; 0.057  ; startt                                                                                               ; Transmitter:tr|state[0]           ; clk          ; clk         ; 0.000        ; 2.391      ; 2.552      ;
; 0.059  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a51~portb_address_reg0 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.268      ; 2.431      ;
; 0.062  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0]                 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.379      ; 2.545      ;
; 0.062  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a11~portb_address_reg0 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.262      ; 2.428      ;
; 0.065  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a20~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.242      ; 2.411      ;
; 0.071  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a31~portb_address_reg0 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.248      ; 2.423      ;
; 0.087  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a55~portb_address_reg0 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.275      ; 2.466      ;
; 0.090  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a26~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.260      ; 2.454      ;
; 0.093  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a17~portb_address_reg0 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.260      ; 2.457      ;
; 0.097  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a44~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.240      ; 2.441      ;
; 0.104  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a19~portb_address_reg0 ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.246      ; 2.454      ;
; 0.105  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a2~portb_address_reg0  ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.228      ; 2.437      ;
; 0.109  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a34~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.258      ; 2.471      ;
; 0.126  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a46~portb_address_reg0 ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.251      ; 2.481      ;
; 0.133  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a10~portb_address_reg0 ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.240      ; 2.477      ;
; 0.135  ; startt                                                                                               ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.392      ; 2.631      ;
; 0.135  ; startt                                                                                               ; Transmitter:tr|data[2]            ; clk          ; clk         ; 0.000        ; 2.392      ; 2.631      ;
; 0.135  ; startt                                                                                               ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.392      ; 2.631      ;
; 0.136  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a3~portb_address_reg0  ; Transmitter:tr|data[3]            ; clk          ; clk         ; 0.000        ; 2.250      ; 2.490      ;
; 0.142  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a28~portb_address_reg0 ; Transmitter:tr|data[4]            ; clk          ; clk         ; 0.000        ; 2.246      ; 2.492      ;
; 0.148  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a25~portb_address_reg0 ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.267      ; 2.519      ;
; 0.150  ; startt                                                                                               ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.392      ; 2.646      ;
; 0.150  ; startt                                                                                               ; Transmitter:tr|data[6]            ; clk          ; clk         ; 0.000        ; 2.392      ; 2.646      ;
; 0.152  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a9~portb_address_reg0  ; Transmitter:tr|data[1]            ; clk          ; clk         ; 0.000        ; 2.254      ; 2.510      ;
; 0.159  ; processor:pro|ControlUnit:cu|endp                                                                    ; processor:pro|ControlUnit:cu|endp ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.161  ; Receiver:re|dataReady                                                                                ; Receiver:re|dataReady             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[2]                                                                             ; Receiver:re|character[2]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[1]                                                                             ; Receiver:re|character[1]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[0]                                                                             ; Receiver:re|character[0]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[3]                                                                             ; Receiver:re|character[3]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[4]                                                                             ; Receiver:re|character[4]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[6]                                                                             ; Receiver:re|character[6]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[7]                                                                             ; Receiver:re|character[7]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Receiver:re|character[5]                                                                             ; Receiver:re|character[5]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; Transmitter:tr|state[1]                                                                              ; Transmitter:tr|state[1]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.162  ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a15~portb_address_reg0 ; Transmitter:tr|data[7]            ; clk          ; clk         ; 0.000        ; 2.264      ; 2.530      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'processor:pro|ControlUnit:cu|operation[0]'                                                                                                                                               ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                        ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.811 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[11] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 1.954      ;
; -0.761 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[4]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.769      ; 2.133      ;
; -0.691 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[3]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.802      ; 2.236      ;
; -0.654 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[9]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.111      ;
; -0.583 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[10] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.701      ; 2.243      ;
; -0.548 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[12] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.702      ; 2.279      ;
; -0.538 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[0]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.618      ; 2.205      ;
; -0.534 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[2]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.621      ; 2.212      ;
; -0.533 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[0]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.618      ; 2.210      ;
; -0.522 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[6]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.243      ;
; -0.515 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[5]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.250      ;
; -0.504 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[7]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.641      ; 2.262      ;
; -0.498 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[8]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.698      ; 2.325      ;
; -0.482 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[9]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.283      ;
; -0.471 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[14] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.646      ; 2.300      ;
; -0.468 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[3]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.802      ; 2.459      ;
; -0.466 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[4]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.769      ; 2.428      ;
; -0.465 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[13] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.672      ; 2.332      ;
; -0.445 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[11] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.320      ;
; -0.409 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[1]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.649      ; 2.365      ;
; -0.377 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[15] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.620      ; 2.368      ;
; -0.377 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[11] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 1.888      ;
; -0.361 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[5]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.404      ;
; -0.334 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[8]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.698      ; 2.489      ;
; -0.332 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[12] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.702      ; 2.495      ;
; -0.304 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[7]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.641      ; 2.462      ;
; -0.303 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[4]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.769      ; 2.091      ;
; -0.301 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[10] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.701      ; 2.525      ;
; -0.298 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[1]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.649      ; 2.476      ;
; -0.293 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[3]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.802      ; 2.134      ;
; -0.270 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[6]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.640      ; 2.495      ;
; -0.260 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[15] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.620      ; 2.485      ;
; -0.254 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[3]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.802      ; 2.173      ;
; -0.250 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[4]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.769      ; 2.144      ;
; -0.247 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[14] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.646      ; 2.524      ;
; -0.220 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[9]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.045      ;
; -0.200 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[0]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.618      ; 2.043      ;
; -0.164 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[2]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.621      ; 2.582      ;
; -0.162 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[12] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.702      ; 2.165      ;
; -0.139 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[5]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.126      ;
; -0.132 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[8]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.698      ; 2.191      ;
; -0.130 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[10] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.701      ; 2.196      ;
; -0.129 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[13] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 2.672      ; 2.668      ;
; -0.126 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[8]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.698      ; 2.197      ;
; -0.124 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[0]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.618      ; 2.119      ;
; -0.117 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[5]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.148      ;
; -0.112 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[12] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.702      ; 2.215      ;
; -0.108 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[6]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.157      ;
; -0.107 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[7]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.641      ; 2.159      ;
; -0.106 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[7]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.641      ; 2.160      ;
; -0.085 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[1]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.649      ; 2.189      ;
; -0.084 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[9]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.181      ;
; -0.080 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[10] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.701      ; 2.246      ;
; -0.076 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[2]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.621      ; 2.170      ;
; -0.067 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[13] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.672      ; 2.230      ;
; -0.064 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[6]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.201      ;
; -0.061 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[15] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.620      ; 2.184      ;
; -0.047 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[11] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.640      ; 2.218      ;
; -0.047 ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[14] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.646      ; 2.224      ;
; -0.013 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[14] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.646      ; 2.258      ;
; -0.009 ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[1]  ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.649      ; 2.265      ;
; 0.006  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[2]  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.621      ; 2.252      ;
; 0.021  ; processor:pro|Register:IR|d[0]            ; processor:pro|ALU:alu|data[15] ; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.620      ; 2.266      ;
; 0.046  ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ALU:alu|data[13] ; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 2.672      ; 2.343      ;
; 0.363  ; processor:pro|SRegister:AC|d[11]          ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.227      ; 1.120      ;
; 0.431  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.460      ; 0.921      ;
; 0.530  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.461      ; 1.021      ;
; 0.614  ; processor:pro|SRegister:AC|d[14]          ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.145      ; 1.289      ;
; 0.623  ; processor:pro|SRegister:AC|d[1]           ; processor:pro|ALU:alu|data[2]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.146      ; 1.299      ;
; 0.691  ; processor:pro|Register:R2|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.216      ; 1.437      ;
; 0.697  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[7]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.400      ; 1.127      ;
; 0.722  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[4]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.528      ; 1.280      ;
; 0.725  ; processor:pro|ControlUnit:cu|operation[2] ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.379      ; 1.134      ;
; 0.753  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[8]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.457      ; 1.240      ;
; 0.758  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[0]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.377      ; 1.165      ;
; 0.760  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[9]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.399      ; 1.189      ;
; 0.796  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[14] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.405      ; 1.231      ;
; 0.800  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[3]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.561      ; 1.391      ;
; 0.842  ; processor:pro|Register:R4|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.216      ; 1.588      ;
; 0.862  ; processor:pro|Register:AR|d[12]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.216      ; 1.608      ;
; 0.871  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.379      ; 1.280      ;
; 0.893  ; processor:pro|SRegister:AC|d[15]          ; processor:pro|ALU:alu|data[15] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.145      ; 1.568      ;
; 0.925  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[11] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.399      ; 1.354      ;
; 0.925  ; processor:pro|ControlUnit:cu|operation[2] ; processor:pro|ALU:alu|data[0]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.377      ; 1.332      ;
; 0.932  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[5]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.399      ; 1.361      ;
; 0.935  ; processor:pro|SRegister:AC|d[13]          ; processor:pro|ALU:alu|data[14] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.171      ; 1.636      ;
; 0.941  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[12] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.227      ; 1.698      ;
; 0.944  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.399      ; 1.373      ;
; 0.963  ; processor:pro|SRegister:AC|d[13]          ; processor:pro|ALU:alu|data[13] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.197      ; 1.690      ;
; 0.971  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[1]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.408      ; 1.409      ;
; 0.973  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.226      ; 1.729      ;
; 0.977  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[8]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.223      ; 1.730      ;
; 0.985  ; processor:pro|SRegister:AC|d[3]           ; processor:pro|ALU:alu|data[4]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.294      ; 1.809      ;
; 0.988  ; processor:pro|SRegister:AC|d[5]           ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.165      ; 1.683      ;
; 1.001  ; processor:pro|Register:R2|d[10]           ; processor:pro|ALU:alu|data[10] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.215      ; 1.746      ;
; 1.002  ; processor:pro|SRegister:AC|d[11]          ; processor:pro|ALU:alu|data[11] ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.165      ; 1.697      ;
; 1.005  ; processor:pro|ControlUnit:cu|operation[1] ; processor:pro|ALU:alu|data[2]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0.000        ; 0.380      ; 1.415      ;
; 1.014  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[7]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.166      ; 1.710      ;
; 1.019  ; processor:pro|SRegister:AC|d[6]           ; processor:pro|ALU:alu|data[6]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.165      ; 1.714      ;
; 1.044  ; processor:pro|SRegister:AC|d[2]           ; processor:pro|ALU:alu|data[3]  ; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; -0.500       ; 1.327      ; 1.901      ;
+--------+-------------------------------------------+--------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'processor:pro|Register:IR|d[0]'                                                                                                                               ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.350 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 3.021      ; 2.796      ;
; -0.301 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 3.019      ; 2.843      ;
; -0.295 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 3.017      ; 2.847      ;
; -0.200 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 3.021      ; 2.946      ;
; -0.197 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; 0.000        ; 3.021      ; 2.949      ;
; -0.136 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[4] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 3.021      ; 2.510      ;
; -0.106 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[3] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 3.019      ; 2.538      ;
; -0.090 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.538      ; 0.978      ;
; -0.071 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[2] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 3.017      ; 2.571      ;
; -0.059 ; processor:pro|ALU:alu|z        ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.538      ; 1.009      ;
; -0.038 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[1] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 3.021      ; 2.608      ;
; -0.035 ; processor:pro|Register:IR|d[0] ; processor:pro|ControlUnit:cu|mins[0] ; processor:pro|Register:IR|d[0] ; processor:pro|Register:IR|d[0] ; -0.500       ; 3.021      ; 2.611      ;
; 0.050  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.166      ; 0.746      ;
; 0.077  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.164      ; 0.771      ;
; 0.090  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.166      ; 0.786      ;
; 0.094  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[3] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.166      ; 0.790      ;
; 0.101  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.799      ;
; 0.105  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.803      ;
; 0.108  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.806      ;
; 0.114  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.812      ;
; 0.123  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.164      ; 0.817      ;
; 0.124  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.822      ;
; 0.148  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[0] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.846      ;
; 0.190  ; processor:pro|Register:IR|d[3] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.888      ;
; 0.197  ; processor:pro|Register:IR|d[1] ; processor:pro|ControlUnit:cu|mins[1] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.895      ;
; 0.232  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[2] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.164      ; 0.926      ;
; 0.237  ; processor:pro|Register:IR|d[2] ; processor:pro|ControlUnit:cu|mins[4] ; clk                            ; processor:pro|Register:IR|d[0] ; -0.500       ; 1.168      ; 0.935      ;
+--------+--------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; DMemory:Dram|altsyncram:memory_rtl_0|altsyncram_m3e1:auto_generated|address_reg_b[2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[0]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[1]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[2]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[3]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[4]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[5]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[6]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[7]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|accumulator[8]                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|BaudGen:localclockOS|flag                                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[0]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[1]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[2]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[3]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[4]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[5]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[6]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|character[7]                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|dataReady                                                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|filter[0]                                                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|filter[1]                                                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|flagStart                                                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|state[0]                                                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|state[1]                                                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|state[2]                                                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Receiver:re|state[3]                                                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[0]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[1]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[2]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[3]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[4]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[5]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[6]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[7]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|accumulator[8]                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|BaudGen:localclockOS|flag                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|dataBit                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[0]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[1]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[2]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[3]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[4]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[5]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[6]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|data[7]                                                               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|flag                                                                  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|state[0]                                                              ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|state[1]                                                              ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|state[2]                                                              ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; Transmitter:tr|state[3]                                                              ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[0]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[10]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[11]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[12]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[13]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[14]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[15]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[1]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[2]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[3]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[4]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[5]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[6]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[7]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[8]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; count[9]                                                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[0]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[10]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[11]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[12]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[13]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[14]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[15]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[16]                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[1]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[2]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[3]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[4]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[5]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[6]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[7]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[8]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; countn[9]                                                                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Rise       ; processor:pro|ALU:alu|z                                                              ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|D_select[0]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|D_select[1]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|D_select[2]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|D_select[3]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|M_select[0]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|M_select[1]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|M_select[2]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|M_select[3]                                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|endp                                                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|incac                                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|incpc                                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; clk   ; Fall       ; processor:pro|ControlUnit:cu|next_state[0]                                           ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'processor:pro|ControlUnit:cu|operation[0]'                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[4]   ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[3]   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[3]|dataa           ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[4]|dataa           ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[14]  ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[1]   ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[6]   ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[9]   ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[5]   ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[7]   ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[8]|datac           ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[0]   ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[11]  ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[15]  ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[10]|datac          ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[12]|datac          ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[2]   ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[14]|datad          ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[1]|datad           ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[6]|datad           ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[9]|datad           ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[13]|datac          ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[5]|datad           ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[7]|datad           ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[10]  ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[8]   ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[12]  ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[0]|datad           ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[11]|datad          ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[15]|datad          ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[2]|datad           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[13]  ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0|combout         ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|alu|Mux16~0|datad           ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|inclk[0] ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|cu|operation[0]|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|cu|operation[0]|q           ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|inclk[0] ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0clkctrl|outclk   ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Rise       ; pro|alu|Mux16~0|datad           ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|Mux16~0|combout         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[13]  ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[12]  ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[8]   ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[0]|datad           ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[11]|datad          ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[15]|datad          ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[2]|datad           ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[10]  ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[13]|datac          ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[1]|datad           ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[5]|datad           ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[6]|datad           ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[7]|datad           ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[9]|datad           ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[0]   ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[11]  ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[15]  ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[2]   ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[10]|datac          ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[12]|datac          ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[14]|datad          ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[8]|datac           ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[1]   ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[5]   ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[6]   ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[7]   ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[9]   ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[14]  ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[3]|dataa           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; pro|alu|data[4]|dataa           ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[3]   ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; processor:pro|ControlUnit:cu|operation[0] ; Fall       ; processor:pro|ALU:alu|data[4]   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'processor:pro|Register:IR|d[0]'                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0|combout                ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[0] ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[1] ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[4] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[3] ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[2] ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Rise       ; pro|cu|Mux2~0|datad                  ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[0]|datad                 ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[1]|datad                 ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[4]|datad                 ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[3]|datad                 ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[2]|datad                 ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|inclk[0]        ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Rise       ; pro|IR|d[0]|q                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Rise       ; pro|IR|d[0]|q                        ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|inclk[0]        ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0clkctrl|outclk          ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[2]|datad                 ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[3]|datad                 ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[4]|datad                 ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[0]|datad                 ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|mins[1]|datad                 ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Rise       ; pro|cu|Mux2~0|datad                  ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[2] ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[3] ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[4] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[0] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; processor:pro|Register:IR|d[0] ; Fall       ; processor:pro|ControlUnit:cu|mins[1] ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; processor:pro|Register:IR|d[0] ; Fall       ; pro|cu|Mux2~0|combout                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; clk        ; 0.477 ; 1.306 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; rx        ; clk        ; 0.132 ; -0.704 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; clk        ; 9.432 ; 8.897 ; Rise       ; clk             ;
; end1      ; clk        ; 5.093 ; 5.288 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; clk        ; 9.163 ; 8.638 ; Rise       ; clk             ;
; end1      ; clk        ; 4.935 ; 5.122 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                      ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                           ; -11.767   ; -3.595  ; N/A      ; N/A     ; -3.000              ;
;  clk                                       ; -7.204    ; -3.595  ; N/A      ; N/A     ; -3.000              ;
;  processor:pro|ControlUnit:cu|operation[0] ; -11.767   ; -1.280  ; N/A      ; N/A     ; 0.391               ;
;  processor:pro|Register:IR|d[0]            ; -1.235    ; -0.893  ; N/A      ; N/A     ; 0.405               ;
; Design-wide TNS                            ; -2117.909 ; -22.996 ; 0.0      ; 0.0     ; -1009.926           ;
;  clk                                       ; -1944.679 ; -4.900  ; N/A      ; N/A     ; -1009.926           ;
;  processor:pro|ControlUnit:cu|operation[0] ; -169.444  ; -14.503 ; N/A      ; N/A     ; 0.000               ;
;  processor:pro|Register:IR|d[0]            ; -3.786    ; -3.593  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; clk        ; 1.167 ; 1.696 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; rx        ; clk        ; 0.132 ; -0.193 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; tx        ; clk        ; 16.575 ; 16.224 ; Rise       ; clk             ;
; end1      ; clk        ; 8.938  ; 8.925  ; Fall       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; clk        ; 9.163 ; 8.638 ; Rise       ; clk             ;
; end1      ; clk        ; 4.935 ; 5.122 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; end1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; s[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; tx            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; end1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; end1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; end1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 10702    ; 1180     ; 31       ; 238      ;
; processor:pro|ControlUnit:cu|operation[0] ; clk                                       ; 0        ; 120      ; 0        ; 0        ;
; processor:pro|Register:IR|d[0]            ; clk                                       ; 0        ; 0        ; 0        ; 5        ;
; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0        ; 0        ; 6564     ; 5619     ;
; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0        ; 0        ; 58       ; 58       ;
; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0        ; 0        ; 33       ; 33       ;
; clk                                       ; processor:pro|Register:IR|d[0]            ; 0        ; 0        ; 24       ; 0        ;
; processor:pro|Register:IR|d[0]            ; processor:pro|Register:IR|d[0]            ; 0        ; 0        ; 7        ; 7        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 10702    ; 1180     ; 31       ; 238      ;
; processor:pro|ControlUnit:cu|operation[0] ; clk                                       ; 0        ; 120      ; 0        ; 0        ;
; processor:pro|Register:IR|d[0]            ; clk                                       ; 0        ; 0        ; 0        ; 5        ;
; clk                                       ; processor:pro|ControlUnit:cu|operation[0] ; 0        ; 0        ; 6564     ; 5619     ;
; processor:pro|ControlUnit:cu|operation[0] ; processor:pro|ControlUnit:cu|operation[0] ; 0        ; 0        ; 58       ; 58       ;
; processor:pro|Register:IR|d[0]            ; processor:pro|ControlUnit:cu|operation[0] ; 0        ; 0        ; 33       ; 33       ;
; clk                                       ; processor:pro|Register:IR|d[0]            ; 0        ; 0        ; 24       ; 0        ;
; processor:pro|Register:IR|d[0]            ; processor:pro|Register:IR|d[0]            ; 0        ; 0        ; 7        ; 7        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Thu Jul 19 18:10:45 2018
Info: Command: quartus_sta Processor -c Processor
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "uart" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "pro|cu|mins[1]|combout" is a latch
    Warning: Node "pro|cu|mins[4]|combout" is a latch
    Warning: Node "pro|cu|mins[2]|combout" is a latch
    Warning: Node "pro|cu|mins[3]|combout" is a latch
    Warning: Node "pro|cu|mins[0]|combout" is a latch
    Warning: Node "pro|alu|data[2]|combout" is a latch
    Warning: Node "pro|alu|data[1]|combout" is a latch
    Warning: Node "pro|alu|data[0]|combout" is a latch
    Warning: Node "pro|alu|data[3]|combout" is a latch
    Warning: Node "pro|alu|data[10]|combout" is a latch
    Warning: Node "pro|alu|data[11]|combout" is a latch
    Warning: Node "pro|alu|data[9]|combout" is a latch
    Warning: Node "pro|alu|data[8]|combout" is a latch
    Warning: Node "pro|alu|data[4]|combout" is a latch
    Warning: Node "pro|alu|data[6]|combout" is a latch
    Warning: Node "pro|alu|data[7]|combout" is a latch
    Warning: Node "pro|alu|data[5]|combout" is a latch
    Warning: Node "pro|alu|data[14]|combout" is a latch
    Warning: Node "pro|alu|data[15]|combout" is a latch
    Warning: Node "pro|alu|data[13]|combout" is a latch
    Warning: Node "pro|alu|data[12]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name processor:pro|Register:IR|d[0] processor:pro|Register:IR|d[0]
    Info: create_clock -period 1.000 -name processor:pro|ControlUnit:cu|operation[0] processor:pro|ControlUnit:cu|operation[0]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -11.767
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -11.767      -169.444 processor:pro|ControlUnit:cu|operation[0] 
    Info:    -7.204     -1944.679 clk 
    Info:    -1.235        -3.786 processor:pro|Register:IR|d[0] 
Info: Worst-case hold slack is -3.595
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.595        -4.900 clk 
    Info:    -1.280       -14.503 processor:pro|ControlUnit:cu|operation[0] 
    Info:    -0.893        -3.593 processor:pro|Register:IR|d[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -1009.926 clk 
    Info:     0.439         0.000 processor:pro|ControlUnit:cu|operation[0] 
    Info:     0.456         0.000 processor:pro|Register:IR|d[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -10.800
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -10.800      -155.431 processor:pro|ControlUnit:cu|operation[0] 
    Info:    -6.502     -1759.456 clk 
    Info:    -1.176        -3.607 processor:pro|Register:IR|d[0] 
Info: Worst-case hold slack is -3.316
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.316        -4.743 clk 
    Info:    -1.230       -14.208 processor:pro|ControlUnit:cu|operation[0] 
    Info:    -0.852        -3.471 processor:pro|Register:IR|d[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -998.618 clk 
    Info:     0.394         0.000 processor:pro|ControlUnit:cu|operation[0] 
    Info:     0.459         0.000 processor:pro|Register:IR|d[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|Register:IR|d[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|Register:IR|d[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {processor:pro|ControlUnit:cu|operation[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.553
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.553       -79.524 processor:pro|ControlUnit:cu|operation[0] 
    Info:    -3.146      -959.481 clk 
    Info:    -0.296        -0.376 processor:pro|Register:IR|d[0] 
Info: Worst-case hold slack is -1.950
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.950        -4.030 clk 
    Info:    -0.811        -8.881 processor:pro|ControlUnit:cu|operation[0] 
    Info:    -0.350        -1.343 processor:pro|Register:IR|d[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -879.104 clk 
    Info:     0.391         0.000 processor:pro|ControlUnit:cu|operation[0] 
    Info:     0.405         0.000 processor:pro|Register:IR|d[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Thu Jul 19 18:10:52 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


