

================================================================
== Vitis HLS Report for 'backgroundclock'
================================================================
* Date:           Sun Dec 11 15:17:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |        ?|        ?|        72|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      455|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      480|     -|
|Register             |        -|      -|      844|       96|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      844|     1031|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_269_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln54_fu_243_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln61_fu_304_p2                    |         +|   0|  0|  71|          64|           6|
    |grp_fu_181_p2                         |         +|   0|  0|  71|          64|           1|
    |ret_fu_225_p2                         |         +|   0|  0|  40|          33|           2|
    |time_V_1_fu_196_p2                    |         +|   0|  0|  71|          64|           1|
    |ap_predicate_op168_read_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op171_read_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_writereq_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op191_write_state5       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op327_writeresp_state73  |       and|   0|  0|   2|           1|           1|
    |tmp_i_106_nbreadreq_fu_100_p3         |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_92_p3              |       and|   0|  0|   2|           1|           0|
    |icmp_ln878_fu_216_p2                  |      icmp|   0|  0|  28|          62|           1|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0      |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state73_pp0_stage0_iter71    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |       xor|   0|  0|   2|           2|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 455|         432|         154|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  338|         74|    1|         74|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter71         |    9|          2|    1|          2|
    |ap_phi_mux_time_V_phi_fu_173_p4  |    9|          2|   64|        128|
    |gmem_blk_n_AW                    |    9|          2|    1|          2|
    |gmem_blk_n_B                     |    9|          2|    1|          2|
    |gmem_blk_n_W                     |    9|          2|    1|          2|
    |m_axi_gmem_AWADDR                |   20|          4|   64|        256|
    |m_axi_gmem_WDATA                 |   14|          3|   64|        192|
    |out_time_blk_n                   |    9|          2|    1|          2|
    |time_V_reg_168                   |    9|          2|   64|        128|
    |timeaes_blk_n                    |    9|          2|    1|          2|
    |timecnt_V_fu_82                  |    9|          2|   64|        128|
    |timesha_blk_n                    |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  480|        105|  330|        924|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  73|   0|   73|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |icmp_ln878_reg_350        |   1|   0|    1|          0|
    |out_time_read_reg_336     |  64|   0|   64|          0|
    |reg_V_1_reg_362           |  32|   0|   32|          0|
    |reg_V_reg_367             |  32|   0|   32|          0|
    |time_V_1_reg_343          |  64|   0|   64|          0|
    |time_V_reg_168            |  64|   0|   64|          0|
    |timecnt_V_fu_82           |  64|   0|   64|          0|
    |tmp_i_106_reg_358         |   1|   0|    1|          0|
    |tmp_i_reg_354             |   1|   0|    1|          0|
    |trunc_ln4_reg_377         |  61|   0|   61|          0|
    |trunc_ln5_reg_372         |  61|   0|   61|          0|
    |trunc_ln_reg_394          |  61|   0|   61|          0|
    |time_V_1_reg_343          |  64|  32|   64|          0|
    |tmp_i_106_reg_358         |  64|  32|    1|          0|
    |tmp_i_reg_354             |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 844|  96|  718|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  backgroundclock|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|             gmem|       pointer|
|timesha_dout         |   in|   32|     ap_fifo|          timesha|       pointer|
|timesha_empty_n      |   in|    1|     ap_fifo|          timesha|       pointer|
|timesha_read         |  out|    1|     ap_fifo|          timesha|       pointer|
|timeaes_dout         |   in|   32|     ap_fifo|          timeaes|       pointer|
|timeaes_empty_n      |   in|    1|     ap_fifo|          timeaes|       pointer|
|timeaes_read         |  out|    1|     ap_fifo|          timeaes|       pointer|
|out_time_dout        |   in|   64|     ap_fifo|         out_time|       pointer|
|out_time_empty_n     |   in|    1|     ap_fifo|         out_time|       pointer|
|out_time_read        |  out|    1|     ap_fifo|         out_time|       pointer|
+---------------------+-----+-----+------------+-----------------+--------------+

