[{"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_0"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3708: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3794: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3818: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3883: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15400: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15431: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15462: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15493: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15524: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15555: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15586: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15617: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15803: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15872: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16296: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16390: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558794577130)\\n[serial2console] loaded (0x558794577130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558794577130)\\n[serial2tcp] loaded (0x558794577130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:19:15\\n\\r BIOS CRC passed (e335305e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13846: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_1"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3708: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3794: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3818: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3883: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15400: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15431: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15462: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15493: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15524: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15555: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15586: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15617: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15803: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15872: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16296: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16390: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5596aa1a6130)\\n[serial2console] loaded (0x5596aa1a6130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5596aa1a6130)\\n[serial2tcp] loaded (0x5596aa1a6130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:19:15\\n\\r BIOS CRC passed (e335305e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13846: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_2"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3708: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3794: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3818: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3883: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15400: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15431: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15462: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15493: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15524: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15555: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15586: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15617: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15803: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15872: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16296: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16390: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5579cab30130)\\n[serial2console] loaded (0x5579cab30130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5579cab30130)\\n[serial2tcp] loaded (0x5579cab30130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:20:01\\n\\r BIOS CRC passed (3eb941f5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000126\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000793\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13846: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_3"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3708: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3794: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3818: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3883: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4034: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15400: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15431: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15462: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15493: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15524: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15555: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15586: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15617: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15803: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15872: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16296: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16390: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5565a47c8130)\\n[serial2console] loaded (0x5565a47c8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5565a47c8130)\\n[serial2tcp] loaded (0x5565a47c8130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:20:01\\n\\r BIOS CRC passed (3eb941f5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000231\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000668\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13846: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_4"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16650: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16739: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16828: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16917: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17006: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17095: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17184: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17273: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17645: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17714: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18138: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18232: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d43d26e130)\\n[serial2console] loaded (0x55d43d26e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d43d26e130)\\n[serial2tcp] loaded (0x55d43d26e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:20:43\\n\\r BIOS CRC passed (4a351555)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15070: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_5"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16650: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16739: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16828: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16917: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17006: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17095: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17184: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17273: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17645: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17714: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18138: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18232: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5645d1794130)\\n[serial2console] loaded (0x5645d1794130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5645d1794130)\\n[serial2tcp] loaded (0x5645d1794130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:20:44\\n\\r BIOS CRC passed (5d1902e8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000163\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15070: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_6"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16650: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16739: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16828: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16917: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17006: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17095: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17184: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17273: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17645: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17714: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18138: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18232: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f19edb7130)\\n[serial2console] loaded (0x55f19edb7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f19edb7130)\\n[serial2tcp] loaded (0x55f19edb7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:21:29\\n\\r BIOS CRC passed (18cf09d9)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000074\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001138\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15070: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_7"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16650: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16739: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16828: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16917: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17006: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17095: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17184: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17273: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17645: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17714: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18138: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18232: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5633640fa130)\\n[serial2console] loaded (0x5633640fa130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5633640fa130)\\n[serial2tcp] loaded (0x5633640fa130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:21:29\\n\\r BIOS CRC passed (18cf09d9)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000126\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001018\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15070: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_8"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3665: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3751: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3816: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16418: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16507: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16596: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17041: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17375: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17444: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17868: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17962: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557b6f6f3130)\\n[serial2console] loaded (0x557b6f6f3130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557b6f6f3130)\\n[serial2tcp] loaded (0x557b6f6f3130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:22:15\\n\\r BIOS CRC passed (98107ee8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14838: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_9"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3665: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3751: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3816: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16418: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16507: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16596: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17041: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17375: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17444: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17868: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17962: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559b15360130)\\n[serial2console] loaded (0x559b15360130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559b15360130)\\n[serial2tcp] loaded (0x559b15360130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:22:15\\n\\r BIOS CRC passed (98107ee8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14838: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_10"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3665: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3751: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3816: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16418: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16507: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16596: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17041: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17375: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17444: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17868: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17962: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d5f0435130)\\n[serial2console] loaded (0x55d5f0435130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d5f0435130)\\n[serial2tcp] loaded (0x55d5f0435130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:23:01\\n\\r BIOS CRC passed (5175ae38)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000949\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001092\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14838: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_11"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3665: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3751: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3816: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16418: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16507: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16596: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16685: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17041: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17375: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17444: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17868: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17962: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e288abe130)\\n[serial2console] loaded (0x55e288abe130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e288abe130)\\n[serial2tcp] loaded (0x55e288abe130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:23:01\\n\\r BIOS CRC passed (5175ae38)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000841\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000984\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14838: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_12"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17664: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17843: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18022: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18201: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18380: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18559: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18738: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18917: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19469: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19538: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19962: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20056: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f68c087130)\\n[serial2console] loaded (0x55f68c087130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f68c087130)\\n[serial2tcp] loaded (0x55f68c087130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:23:47\\n\\r BIOS CRC passed (f5995049)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000052\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16058: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_13"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17664: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17843: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18022: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18201: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18380: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18559: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18738: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18917: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19469: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19538: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19962: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20056: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e74c40d130)\\n[serial2console] loaded (0x55e74c40d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e74c40d130)\\n[serial2tcp] loaded (0x55e74c40d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:23:48\\n\\r BIOS CRC passed (99051417)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000165\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16058: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_14"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17664: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17843: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18022: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18201: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18380: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18559: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18738: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18917: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19469: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19538: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19962: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20056: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55bfa63ad130)\\n[serial2console] loaded (0x55bfa63ad130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55bfa63ad130)\\n[serial2tcp] loaded (0x55bfa63ad130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:24:38\\n\\r BIOS CRC passed (d61f7210)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000820\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001281\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16058: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_15"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17664: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17843: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18022: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18201: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18380: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18559: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18738: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18917: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19469: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19538: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19962: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20056: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ddd1d4f130)\\n[serial2console] loaded (0x55ddd1d4f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ddd1d4f130)\\n[serial2tcp] loaded (0x55ddd1d4f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:24:38\\n\\r BIOS CRC passed (d61f7210)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000769\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001264\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16058: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_16"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3519: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3560: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3584: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3711: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3735: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3797: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3821: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3838: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3886: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3972: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3989: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15418: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15449: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15480: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15511: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15542: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15573: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15604: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15635: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15821: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15890: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16314: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16408: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5636d709a130)\\n[serial2console] loaded (0x5636d709a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5636d709a130)\\n[serial2tcp] loaded (0x5636d709a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:25:28\\n\\r BIOS CRC passed (cf1a0811)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13864: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_17"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3519: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3560: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3584: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3711: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3735: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3797: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3821: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3838: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3886: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3972: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3989: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15418: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15449: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15480: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15511: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15542: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15573: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15604: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15635: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15821: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15890: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16314: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16408: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563692437130)\\n[serial2console] loaded (0x563692437130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563692437130)\\n[serial2tcp] loaded (0x563692437130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:25:29\\n\\r BIOS CRC passed (8dde6335)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000110\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13864: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_18"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16654: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16743: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16832: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16921: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17010: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17099: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17188: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17277: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17649: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17718: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18142: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18236: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d11695b130)\\n[serial2console] loaded (0x55d11695b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d11695b130)\\n[serial2tcp] loaded (0x55d11695b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:26:11\\n\\r BIOS CRC passed (dd61bed5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000159\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15074: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_19"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16654: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16743: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16832: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16921: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17010: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17099: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17188: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17277: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17649: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17718: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18142: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18236: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557d493c4130)\\n[serial2console] loaded (0x557d493c4130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557d493c4130)\\n[serial2tcp] loaded (0x557d493c4130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:26:11\\n\\r BIOS CRC passed (dd61bed5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000214\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15074: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_20"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3696: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3754: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3905: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16422: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16511: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16600: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16689: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16778: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16867: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16956: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17045: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17379: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17448: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17872: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17966: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5558901f4130)\\n[serial2console] loaded (0x5558901f4130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5558901f4130)\\n[serial2tcp] loaded (0x5558901f4130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:26:57\\n\\r BIOS CRC passed (798d40a4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000018\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14842: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_21"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3696: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3754: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3905: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16422: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16511: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16600: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16689: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16778: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16867: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16956: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17045: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17379: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17448: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17872: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17966: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56411b2bf130)\\n[serial2console] loaded (0x56411b2bf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56411b2bf130)\\n[serial2tcp] loaded (0x56411b2bf130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:26:58\\n\\r BIOS CRC passed (151104fa)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000174\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000049\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14842: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_22"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4544: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17658: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17837: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18016: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18195: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18374: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18553: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18732: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18911: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19463: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19532: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19956: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20050: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564375b43130)\\n[serial2console] loaded (0x564375b43130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564375b43130)\\n[serial2tcp] loaded (0x564375b43130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:27:43\\n\\r BIOS CRC passed (b0e89074)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000139\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16052: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_23"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4544: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17658: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17837: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18016: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18195: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18374: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18553: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18732: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18911: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19463: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19532: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19956: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20050: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b51d3a6130)\\n[serial2console] loaded (0x55b51d3a6130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b51d3a6130)\\n[serial2tcp] loaded (0x55b51d3a6130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:27:44\\n\\r BIOS CRC passed (a7c487c9)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000174\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000153\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16052: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_24"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8435: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8466: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8497: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8528: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8714: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8783: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558181b93130)\\n[serial2console] loaded (0x558181b93130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558181b93130)\\n[serial2tcp] loaded (0x558181b93130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:28:33\\n\\r BIOS CRC passed (f76c42c1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7839: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_25"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8435: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8466: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8497: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8528: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8714: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8783: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5557d1df2130)\\n[serial2console] loaded (0x5557d1df2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5557d1df2130)\\n[serial2tcp] loaded (0x5557d1df2130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:28:33\\n\\r BIOS CRC passed (f76c42c1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7839: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_26"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8435: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8466: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8497: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8528: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8714: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8783: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5642e3f44130)\\n[serial2console] loaded (0x5642e3f44130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5642e3f44130)\\n[serial2tcp] loaded (0x5642e3f44130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:28:58\\n\\r BIOS CRC passed (ecf52a8e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000219\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001202\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7839: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_27"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8435: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8466: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8497: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8528: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8714: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8783: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ba4881e130)\\n[serial2console] loaded (0x55ba4881e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ba4881e130)\\n[serial2tcp] loaded (0x55ba4881e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:28:58\\n\\r BIOS CRC passed (ecf52a8e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000413\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001005\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7839: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_28"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2576: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9581: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9670: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9759: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9848: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10220: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10289: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10507: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5634aaaaf130)\\n[serial2console] loaded (0x5634aaaaf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5634aaaaf130)\\n[serial2tcp] loaded (0x5634aaaaf130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:29:23\\n\\r BIOS CRC passed (e139c50c)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8971: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_29"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2576: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9581: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9670: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9759: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9848: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10220: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10289: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10507: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5594612f4130)\\n[serial2console] loaded (0x5594612f4130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5594612f4130)\\n[serial2tcp] loaded (0x5594612f4130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:29:23\\n\\r BIOS CRC passed (e139c50c)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000129\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8971: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_30"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2576: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9581: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9670: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9759: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9848: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10220: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10289: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10507: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f9066ce130)\\n[serial2console] loaded (0x55f9066ce130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f9066ce130)\\n[serial2tcp] loaded (0x55f9066ce130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:29:49\\n\\r BIOS CRC passed (9b6db0c3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000166\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001818\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8971: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_31"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2576: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9581: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9670: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9759: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9848: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10220: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10289: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10507: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10601: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5600b1652130)\\n[serial2console] loaded (0x5600b1652130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5600b1652130)\\n[serial2tcp] loaded (0x5600b1652130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:29:50\\n\\r BIOS CRC passed (aff303fc)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000254\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001560\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8971: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_32"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9349: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9438: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9527: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9616: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9950: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10019: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10237: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10331: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557831270130)\\n[serial2console] loaded (0x557831270130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557831270130)\\n[serial2tcp] loaded (0x557831270130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:30:16\\n\\r BIOS CRC passed (c6c39d6a)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8739: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_33"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9349: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9438: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9527: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9616: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9950: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10019: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10237: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10331: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f129285130)\\n[serial2console] loaded (0x55f129285130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f129285130)\\n[serial2tcp] loaded (0x55f129285130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:30:16\\n\\r BIOS CRC passed (c6c39d6a)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8739: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_34"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9349: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9438: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9527: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9616: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9950: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10019: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10237: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10331: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e040ee7130)\\n[serial2console] loaded (0x55e040ee7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e040ee7130)\\n[serial2tcp] loaded (0x55e040ee7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:30:42\\n\\r BIOS CRC passed (76d89760)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001454\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001743\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8739: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_35"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9349: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9438: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9527: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9616: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9950: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10019: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10237: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10331: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558a035fd130)\\n[serial2console] loaded (0x558a035fd130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558a035fd130)\\n[serial2tcp] loaded (0x558a035fd130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:30:43\\n\\r BIOS CRC passed (17158ae0)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001259\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001526\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8739: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_36"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2743: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10491: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10670: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10849: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11028: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11580: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11649: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11867: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11961: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f658d9d130)\\n[serial2console] loaded (0x55f658d9d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f658d9d130)\\n[serial2tcp] loaded (0x55f658d9d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:31:09\\n\\r BIOS CRC passed (960eace4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000062\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9867: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_37"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2743: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10491: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10670: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10849: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11028: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11580: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11649: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11867: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11961: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564bfca41130)\\n[serial2console] loaded (0x564bfca41130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564bfca41130)\\n[serial2tcp] loaded (0x564bfca41130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:31:09\\n\\r BIOS CRC passed (960eace4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000137\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9867: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_38"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2743: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10491: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10670: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10849: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11028: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11580: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11649: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11867: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11961: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558e73a7f130)\\n[serial2console] loaded (0x558e73a7f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558e73a7f130)\\n[serial2tcp] loaded (0x558e73a7f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:31:38\\n\\r BIOS CRC passed (1ad96562)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r-BIST-GENERATOR ticks:  00001367\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002305\\n-============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9867: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_39"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2743: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10491: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10670: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10849: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11028: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11580: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11649: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11867: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11961: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56092c145130)\\n[serial2console] loaded (0x56092c145130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56092c145130)\\n[serial2tcp] loaded (0x56092c145130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:31:38\\n\\r BIOS CRC passed (1ad96562)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001128\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002082\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9867: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_40"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8453: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8484: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8515: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8546: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8732: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8801: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9019: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9113: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55af615d7130)\\n[serial2console] loaded (0x55af615d7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55af615d7130)\\n[serial2tcp] loaded (0x55af615d7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:32:06\\n\\r BIOS CRC passed (077246f6)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000023\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7857: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_41"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8453: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8484: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8515: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8546: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8732: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8801: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9019: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9113: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55698bbfc130)\\n[serial2console] loaded (0x55698bbfc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55698bbfc130)\\n[serial2tcp] loaded (0x55698bbfc130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:32:06\\n\\r BIOS CRC passed (077246f6)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000082\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7857: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_42"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2377: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2404: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2579: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9585: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9674: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9763: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9852: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10224: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10293: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10511: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10605: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558c4f169130)\\n[serial2console] loaded (0x558c4f169130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558c4f169130)\\n[serial2tcp] loaded (0x558c4f169130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:32:30\\n\\r BIOS CRC passed (75b7d9b1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000125\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8975: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_43"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2377: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2404: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2579: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9585: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9674: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9763: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9852: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10224: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10293: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10511: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10605: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5568c6c33130)\\n[serial2console] loaded (0x5568c6c33130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5568c6c33130)\\n[serial2tcp] loaded (0x5568c6c33130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:32:30\\n\\r BIOS CRC passed (75b7d9b1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000094\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000250\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8975: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_44"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2312: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2451: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2483: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2525: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9353: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9442: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9531: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9620: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9954: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10023: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10241: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10335: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5565b1b51130)\\n[serial2console] loaded (0x5565b1b51130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5565b1b51130)\\n[serial2tcp] loaded (0x5565b1b51130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:32:55\\n\\r BIOS CRC passed (497b1a3d)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000014\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8743: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_45"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2312: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2451: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2483: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2525: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9353: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9442: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9531: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9620: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9954: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10023: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10241: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10335: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d04b1d3130)\\n[serial2console] loaded (0x55d04b1d3130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d04b1d3130)\\n[serial2tcp] loaded (0x55d04b1d3130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:32:56\\n\\r BIOS CRC passed (eb2c3cbd)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000234\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000077\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8743: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_46"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2490: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2544: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2602: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2634: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2665: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2676: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2692: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2703: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2735: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2746: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10485: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10664: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10843: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11022: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11574: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11643: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11861: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11955: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ee9b1ae130)\\n[serial2console] loaded (0x55ee9b1ae130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ee9b1ae130)\\n[serial2tcp] loaded (0x55ee9b1ae130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:33:21\\n\\r BIOS CRC passed (022f43fc)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000116\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9861: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_47"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2490: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2544: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2602: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2634: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2665: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2676: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2692: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2703: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2735: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2746: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10485: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10664: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10843: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11022: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11574: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11643: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11861: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11955: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56395013f130)\\n[serial2console] loaded (0x56395013f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56395013f130)\\n[serial2tcp] loaded (0x56395013f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:33:22\\n\\r BIOS CRC passed (a078657c)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000234\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000245\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9861: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_48"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1919: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7908: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7939: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7970: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8001: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8246: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8315: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8394: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8488: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557019e00130)\\n[serial2console] loaded (0x557019e00130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557019e00130)\\n[serial2tcp] loaded (0x557019e00130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:33:49\\n\\r BIOS CRC passed (6a72a324)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_49"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1919: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7908: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7939: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7970: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8001: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8246: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8315: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8394: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8488: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e13e8c6130)\\n[serial2console] loaded (0x55e13e8c6130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e13e8c6130)\\n[serial2tcp] loaded (0x55e13e8c6130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:33:49\\n\\r BIOS CRC passed (6a72a324)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_50"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1919: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7908: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7939: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7970: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8001: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8246: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8315: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8394: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8488: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a245d99130)\\n[serial2console] loaded (0x55a245d99130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a245d99130)\\n[serial2tcp] loaded (0x55a245d99130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:34:11\\n\\r BIOS CRC passed (6d2f09ba)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoBIST-GENERATOR ticks:  00000866\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004358\\not\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_51"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1919: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7908: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7939: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7970: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8001: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8246: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8315: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8394: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8488: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5605a73f7130)\\n[serial2console] loaded (0x5605a73f7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5605a73f7130)\\n[serial2tcp] loaded (0x5605a73f7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:34:11\\n\\r BIOS CRC passed (6d2f09ba)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--==============BIST-GENERATOR ticks:  00001576\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003678\\n \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_52"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9050: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9139: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9228: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9317: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9748: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9817: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9896: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9990: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55628f03d130)\\n[serial2console] loaded (0x55628f03d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55628f03d130)\\n[serial2tcp] loaded (0x55628f03d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:34:32\\n\\r BIOS CRC passed (b49752c1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000033\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8323: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_53"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9050: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9139: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9228: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9317: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9748: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9817: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9896: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9990: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564485caa130)\\n[serial2console] loaded (0x564485caa130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564485caa130)\\n[serial2tcp] loaded (0x564485caa130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:34:32\\n\\r BIOS CRC passed (b49752c1)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000126\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8323: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_54"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9050: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9139: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9228: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9317: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9748: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9817: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9896: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9990: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d30879c130)\\n[serial2console] loaded (0x55d30879c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d30879c130)\\n[serial2tcp] loaded (0x55d30879c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:34:56\\n\\r BIOS CRC passed (46a97a85)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00000713\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006808\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8323: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_55"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9050: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9139: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9228: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9317: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9748: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9817: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9896: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9990: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556ca7851130)\\n[serial2console] loaded (0x556ca7851130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556ca7851130)\\n[serial2tcp] loaded (0x556ca7851130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:34:56\\n\\r BIOS CRC passed (46a97a85)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00001053\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005808\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8323: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_56"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8818: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8907: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8996: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9085: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9478: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9547: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9626: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56191d24c130)\\n[serial2console] loaded (0x56191d24c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56191d24c130)\\n[serial2tcp] loaded (0x56191d24c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:35:19\\n\\r BIOS CRC passed (60afc74c)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8091: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_57"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8818: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8907: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8996: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9085: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9478: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9547: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9626: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c247909130)\\n[serial2console] loaded (0x55c247909130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c247909130)\\n[serial2tcp] loaded (0x55c247909130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:35:20\\n\\r BIOS CRC passed (ac958175)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8091: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_58"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8818: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8907: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8996: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9085: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9478: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9547: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9626: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564960c34130)\\n[serial2console] loaded (0x564960c34130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564960c34130)\\n[serial2tcp] loaded (0x564960c34130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:35:43\\n\\r BIOS CRC passed (4f4de5c8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ===============BIST-GENERATOR ticks:  00005417\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006451\\n===--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8091: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_59"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2115: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8818: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8907: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8996: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9085: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9478: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9547: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9626: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9720: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56020b72d130)\\n[serial2console] loaded (0x56020b72d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56020b72d130)\\n[serial2tcp] loaded (0x56020b72d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:35:43\\n\\r BIOS CRC passed (4f4de5c8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00004706\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005780\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8091: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_60"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9956: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10135: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10314: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10493: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11104: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11173: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11252: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11346: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559573dcb130)\\n[serial2console] loaded (0x559573dcb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559573dcb130)\\n[serial2tcp] loaded (0x559573dcb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:36:06\\n\\r BIOS CRC passed (67b27978)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000041\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9217: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_61"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9956: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10135: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10314: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10493: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11104: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11173: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11252: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11346: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ba23c3f130)\\n[serial2console] loaded (0x55ba23c3f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ba23c3f130)\\n[serial2tcp] loaded (0x55ba23c3f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:36:06\\n\\r BIOS CRC passed (67b27978)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9217: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_62"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9956: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10135: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10314: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10493: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11104: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11173: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11252: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11346: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x561f52340130)\\n[serial2console] loaded (0x561f52340130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x561f52340130)\\n[serial2tcp] loaded (0x561f52340130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:36:31\\n\\r BIOS CRC passed (8844a6b3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting frBIST-GENERATOR ticks:  00005048\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00008995\\nom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9217: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_63"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9956: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10135: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10314: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10493: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11104: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11173: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11252: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11346: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d8ddb8f130)\\n[serial2console] loaded (0x55d8ddb8f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d8ddb8f130)\\n[serial2tcp] loaded (0x55d8ddb8f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:36:31\\n\\r BIOS CRC passed (8844a6b3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00004198\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00007894\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9217: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_64"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1811: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1867: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7926: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7957: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7988: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8019: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8264: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8333: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8412: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8506: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x561382047130)\\n[serial2console] loaded (0x561382047130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x561382047130)\\n[serial2tcp] loaded (0x561382047130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:36:56\\n\\r BIOS CRC passed (bef2ca6f)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000020\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_65"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1811: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1867: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7926: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7957: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7988: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8019: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8264: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8333: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8412: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8506: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e984abb130)\\n[serial2console] loaded (0x55e984abb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e984abb130)\\n[serial2tcp] loaded (0x55e984abb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:36:56\\n\\r BIOS CRC passed (bef2ca6f)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\nBIST-GENERATOR ticks:  00000282\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000273\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_66"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9143: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9232: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9321: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9752: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9821: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9900: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9994: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55646c0d5130)\\n[serial2console] loaded (0x55646c0d5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55646c0d5130)\\n[serial2tcp] loaded (0x55646c0d5130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:37:18\\n\\r BIOS CRC passed (db73b42e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000122\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8327: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_67"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9143: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9232: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9321: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9752: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9821: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9900: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9994: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ea1a6b7130)\\n[serial2console] loaded (0x55ea1a6b7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ea1a6b7130)\\n[serial2tcp] loaded (0x55ea1a6b7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:37:18\\n\\r BIOS CRC passed (db73b42e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000282\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000841\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8327: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_68"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8822: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8911: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9000: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9089: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9482: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9551: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9630: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9724: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555d07f22130)\\n[serial2console] loaded (0x555d07f22130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555d07f22130)\\n[serial2tcp] loaded (0x555d07f22130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:37:42\\n\\r BIOS CRC passed (f49196aa)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000013\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8095: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_69"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8822: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8911: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9000: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9089: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9482: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9551: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9630: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9724: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563bfa47f130)\\n[serial2console] loaded (0x563bfa47f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563bfa47f130)\\n[serial2tcp] loaded (0x563bfa47f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:37:42\\n\\r BIOS CRC passed (f49196aa)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000806\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000284\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8095: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_70"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2377: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9950: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10129: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10308: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10487: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11098: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11167: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11246: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11340: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f284400130)\\n[serial2console] loaded (0x55f284400130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f284400130)\\n[serial2tcp] loaded (0x55f284400130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:38:05\\n\\r BIOS CRC passed (272b25b5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000115\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_71"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2266: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2377: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9950: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10129: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10308: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10487: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11098: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11167: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11246: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11340: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555fc902e130)\\n[serial2console] loaded (0x555fc902e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555fc902e130)\\n[serial2tcp] loaded (0x555fc902e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:38:05\\n\\r BIOS CRC passed (272b25b5)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000806\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000836\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_72"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3793: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3810: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15198: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15229: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15260: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15291: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15322: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15353: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15384: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15415: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15572: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15641: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16065: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16159: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5570c0844130)\\n[serial2console] loaded (0x5570c0844130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5570c0844130)\\n[serial2tcp] loaded (0x5570c0844130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:38:30\\n\\r BIOS CRC passed (957bb6d8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002737\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00019586\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13644: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_73"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3398: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3415: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3439: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3549: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3566: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3741: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16282: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16371: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16460: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16549: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16638: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16727: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16816: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16905: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17222: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17291: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17715: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17809: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5615f7f92130)\\n[serial2console] loaded (0x5615f7f92130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5615f7f92130)\\n[serial2tcp] loaded (0x5615f7f92130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:38:30\\n\\r BIOS CRC passed (957bb6d8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002306\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00029721\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14702: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_74"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3595: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3698: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3746: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3849: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3897: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15978: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16067: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16156: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16245: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16334: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16423: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16512: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16601: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16874: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16943: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17367: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17461: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564a6c1e0130)\\n[serial2console] loaded (0x564a6c1e0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564a6c1e0130)\\n[serial2tcp] loaded (0x564a6c1e0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:39:10\\n\\r BIOS CRC passed (c8bdad17)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00024487\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00028760\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14398: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_75"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3519: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3560: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3711: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3797: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3821: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3972: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18311: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18776: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18845: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19269: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19363: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b46c385130)\\n[serial2console] loaded (0x55b46c385130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b46c385130)\\n[serial2tcp] loaded (0x55b46c385130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:39:14\\n\\r BIOS CRC passed (18dd07c6)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00008720\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00031311\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15452: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_76"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2972: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3425: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3576: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3727: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3755: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3813: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3878: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15200: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15231: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15262: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15293: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15324: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15355: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15386: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15417: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15574: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15643: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16067: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16161: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563c7d375130)\\n[serial2console] loaded (0x563c7d375130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563c7d375130)\\n[serial2tcp] loaded (0x563c7d375130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:39:52\\n\\r BIOS CRC passed (bc31f9b7)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBootBIST-GENERATOR ticks:  00004278\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004118\\ning from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13646: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_77"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3401: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3483: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3552: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3593: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3634: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3703: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3785: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3809: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3854: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3895: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4005: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4307: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16254: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16343: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16432: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16521: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16610: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16699: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16788: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16877: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17194: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17263: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17687: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17781: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558fe3856130)\\n[serial2console] loaded (0x558fe3856130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558fe3856130)\\n[serial2tcp] loaded (0x558fe3856130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:40:00\\n\\r BIOS CRC passed (6c78c954)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...BIST-GENERATOR ticks:  00004278\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005919\\n\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14674: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_78"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3509: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3533: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3660: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3701: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3725: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3794: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3811: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3835: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3852: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4027: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15950: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16039: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16128: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16217: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16306: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16395: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16484: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16573: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16846: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16915: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17339: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17433: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556259308130)\\n[serial2console] loaded (0x556259308130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556259308130)\\n[serial2tcp] loaded (0x556259308130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:40:28\\n\\r BIOS CRC passed (6f4adbc3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...BIST-GENERATOR ticks:  00006017\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004117\\n\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14370: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_79"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.32KiB \\t(72.89%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3412: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3563: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3649: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3697: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3714: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3783: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3824: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3848: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3865: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3934: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4277: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4404: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17004: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17183: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17362: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17541: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17720: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17899: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18078: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18257: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18722: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18791: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19215: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19309: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55dad7058130)\\n[serial2console] loaded (0x55dad7058130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55dad7058130)\\n[serial2tcp] loaded (0x55dad7058130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:40:42\\n\\r BIOS CRC passed (18f49df4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPresBIST-GENERATOR ticks:  00006017\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005929\\ns Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15398: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_80"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8233: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8264: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8295: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8326: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8483: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8552: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8770: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8864: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e7c8af5130)\\n[serial2console] loaded (0x55e7c8af5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e7c8af5130)\\n[serial2tcp] loaded (0x55e7c8af5130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:41:07\\n\\r BIOS CRC passed (356a738e)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort booBIST-GENERATOR ticks:  00003139\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00014370\\nt completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7637: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_81"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9213: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9302: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9391: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9480: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9797: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9866: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10084: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10178: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560d9c13f130)\\n[serial2console] loaded (0x560d9c13f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560d9c13f130)\\n[serial2tcp] loaded (0x560d9c13f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:41:24\\n\\r BIOS CRC passed (97fecf35)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002596\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00023681\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8603: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_82"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8909: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8998: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9087: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9176: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9449: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9518: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9736: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9830: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560ff5b85130)\\n[serial2console] loaded (0x560ff5b85130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560ff5b85130)\\n[serial2tcp] loaded (0x560ff5b85130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:41:26\\n\\r BIOS CRC passed (5464f435)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00018670\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022937\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8299: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_83"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2412: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2439: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2587: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2614: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2641: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9885: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10422: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10887: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10956: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11174: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11268: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5645df7e3130)\\n[serial2console] loaded (0x5645df7e3130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5645df7e3130)\\n[serial2tcp] loaded (0x5645df7e3130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:41:48\\n\\r BIOS CRC passed (7275f1bb)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00009433\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00027755\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9261: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_84"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1925: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1941: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8235: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8266: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8297: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8328: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8485: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8554: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8772: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8866: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5598c4803130)\\n[serial2console] loaded (0x5598c4803130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5598c4803130)\\n[serial2tcp] loaded (0x5598c4803130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:41:50\\n\\r BIOS CRC passed (27265f04)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00003492\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003428\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7639: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_85"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2490: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9185: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9274: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9363: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9452: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9769: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9838: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10056: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10150: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5651f96b8130)\\n[serial2console] loaded (0x5651f96b8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5651f96b8130)\\n[serial2tcp] loaded (0x5651f96b8130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:42:13\\n\\r BIOS CRC passed (531211a3)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting frBIST-GENERATOR ticks:  00003492\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005682\\nom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8575: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_86"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2398: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8881: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8970: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9059: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9148: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9421: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9490: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9708: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9802: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5592056d8130)\\n[serial2console] loaded (0x5592056d8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5592056d8130)\\n[serial2tcp] loaded (0x5592056d8130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:42:14\\n\\r BIOS CRC passed (ad004762)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting froBIST-GENERATOR ticks:  00005796\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003432\\nm serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8271: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_87"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.39KiB \\t(73.11%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2415: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2660: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9831: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10010: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10189: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10368: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10833: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10902: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11120: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11214: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555fc3078130)\\n[serial2console] loaded (0x555fc3078130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555fc3078130)\\n[serial2tcp] loaded (0x555fc3078130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:42:39\\n\\r BIOS CRC passed (28c1501a)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005796\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005745\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9207: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_88"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1783: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1792: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1809: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1839: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1865: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1886: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1894: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7706: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7737: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7768: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7799: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8015: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8084: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8163: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8257: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5602e6fcb130)\\n[serial2console] loaded (0x5602e6fcb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5602e6fcb130)\\n[serial2tcp] loaded (0x5602e6fcb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:42:39\\n\\r BIOS CRC passed (32558eb4)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abortBIST-GENERATOR ticks:  00004235\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00013667\\n boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:6991: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_89"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2101: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8682: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8771: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8860: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8949: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9325: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9394: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9473: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9567: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5615bfcd1130)\\n[serial2console] loaded (0x5615bfcd1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5615bfcd1130)\\n[serial2tcp] loaded (0x5615bfcd1130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:43:00\\n\\r BIOS CRC passed (824210f8)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00003134\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022577\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7955: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_90"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1943: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8378: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8467: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8556: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8645: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8977: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9046: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9125: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9219: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558977cab130)\\n[serial2console] loaded (0x558977cab130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558977cab130)\\n[serial2tcp] loaded (0x558977cab130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:43:04\\n\\r BIOS CRC passed (572c1899)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00017887\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022113\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7651: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_91"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2307: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9350: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9529: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9708: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9887: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10411: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10480: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10559: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10653: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5607bbccc130)\\n[serial2console] loaded (0x5607bbccc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5607bbccc130)\\n[serial2tcp] loaded (0x5607bbccc130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:43:22\\n\\r BIOS CRC passed (187d880b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012542\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00031667\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8611: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_92"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1897: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7770: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7801: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8017: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8086: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8165: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8259: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560e8daa2130)\\n[serial2console] loaded (0x560e8daa2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560e8daa2130)\\n[serial2tcp] loaded (0x560e8daa2130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:43:25\\n\\r BIOS CRC passed (099bc4f2)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==BIST-GENERATOR ticks:  00002591\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002575\\n================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:6993: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_93"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8654: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8743: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8832: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8921: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9297: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9366: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9445: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9539: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56441c207130)\\n[serial2console] loaded (0x56441c207130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56441c207130)\\n[serial2tcp] loaded (0x56441c207130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:43:45\\n\\r BIOS CRC passed (2ecbe4d7)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00002589\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005265\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7927: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_94"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1946: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1972: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1980: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2027: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8350: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8439: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8528: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8617: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8949: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9018: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9097: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9191: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e64b752130)\\n[serial2console] loaded (0x55e64b752130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e64b752130)\\n[serial2tcp] loaded (0x55e64b752130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:43:47\\n\\r BIOS CRC passed (a9c463c7)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00005290\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002576\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7623: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_95"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.01KiB \\t(71.91%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2293: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9296: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9475: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9654: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9833: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10357: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10426: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10505: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10599: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5623eb504130)\\n[serial2console] loaded (0x5623eb504130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5623eb504130)\\n[serial2tcp] loaded (0x5623eb504130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 28 2020 17:44:07\\n\\r BIOS CRC passed (3c14530b)\\n\\r\\n\\r Migen git sha1: 7bc4eb1\\n\\r LiteX git sha1: 0696b409\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005290\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005263\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8557: Verilog $finish\\n\\n'"}]