# do RegFile.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegFile_vlg_sample_tst
# -- Compiling module RegFile_vlg_check_tst
# -- Compiling module RegFile_vlg_vec_tst
# 
# Top level modules:
# 	RegFile_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.RegFile_vlg_vec_tst 
# Loading work.RegFile_vlg_vec_tst
# Loading work.RegFile
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading work.RegFile_vlg_sample_tst
# Loading work.RegFile_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from RegFile_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from RegFile_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /RegFile_vlg_vec_tst File: RegFile.vt
# Simulation passed !
# ** Note: $finish    : RegFile.vt(1299)
#    Time: 1 us  Iteration: 0  Instance: /RegFile_vlg_vec_tst/tb_out
