MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  71.50ps 71.50ps 71.50ps 71.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  80.30ps 80.30ps 80.30ps 80.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  75.60ps 75.60ps 75.60ps 75.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  76.20ps 76.20ps 76.20ps 76.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  73.50ps 73.50ps 73.50ps 73.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  71.80ps 71.80ps 71.80ps 71.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  73.50ps 73.50ps 73.50ps 73.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  73.00ps 73.00ps 73.00ps 73.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  77.10ps 77.10ps 77.10ps 77.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  80.10ps 80.10ps 80.10ps 80.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  70.80ps 70.80ps 70.80ps 70.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  77.60ps 77.60ps 77.60ps 77.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  70.10ps 70.10ps 70.10ps 70.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  71.50ps 71.50ps 71.50ps 71.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  26.70ps 26.70ps 26.70ps 26.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  76.90ps 76.90ps 76.90ps 76.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  92.30ps 92.30ps 92.30ps 92.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  77.30ps 77.30ps 77.30ps 77.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  73.60ps 73.60ps 73.60ps 73.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  77.60ps 77.60ps 77.60ps 77.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  65.10ps 65.10ps 65.10ps 65.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  68.40ps 68.40ps 68.40ps 68.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  78.10ps 78.10ps 78.10ps 78.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  87.80ps 87.80ps 87.80ps 87.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  85.00ps 85.00ps 85.00ps 85.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  71.00ps 71.00ps 71.00ps 71.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  74.80ps 74.80ps 74.80ps 74.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  56.20ps 56.20ps 56.20ps 56.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  73.40ps 73.40ps 73.40ps 73.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  71.50ps 71.50ps 71.50ps 71.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  75.80ps 75.80ps 75.80ps 75.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  71.90ps 71.90ps 71.90ps 71.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  75.80ps 75.80ps 75.80ps 75.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  69.70ps 69.70ps 69.70ps 69.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  72.80ps 72.80ps 72.80ps 72.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  66.00ps 66.00ps 66.00ps 66.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  69.00ps 69.00ps 69.00ps 69.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  56.40ps 56.40ps 56.40ps 56.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  71.70ps 71.70ps 71.70ps 71.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  64.50ps 64.50ps 64.50ps 64.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  57.60ps 57.60ps 57.60ps 57.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  47.10ps 47.10ps 47.10ps 47.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  58.90ps 58.90ps 58.90ps 58.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  66.40ps 66.40ps 66.40ps 66.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  59.20ps 59.20ps 59.20ps 59.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  74.30ps 74.30ps 74.30ps 74.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  64.80ps 64.80ps 64.80ps 64.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  31.50ps 31.50ps 31.50ps 31.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  67.40ps 67.40ps 67.40ps 67.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  66.80ps 66.80ps 66.80ps 66.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  69.20ps 69.20ps 69.20ps 69.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  47.10ps 47.10ps 47.10ps 47.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  68.30ps 68.30ps 68.30ps 68.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  71.60ps 71.60ps 71.60ps 71.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  71.10ps 71.10ps 71.10ps 71.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  31.20ps 31.20ps 31.20ps 31.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  64.00ps 64.00ps 64.00ps 64.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  30.80ps 30.80ps 30.80ps 30.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  77.50ps 77.50ps 77.50ps 77.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  25.90ps 25.90ps 25.90ps 25.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  69.60ps 69.60ps 69.60ps 69.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  66.90ps 66.90ps 66.90ps 66.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  80.50ps 80.50ps 80.50ps 80.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  69.10ps 69.10ps 69.10ps 69.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  60.80ps 60.80ps 60.80ps 60.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  62.60ps 62.60ps 62.60ps 62.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  65.50ps 65.50ps 65.50ps 65.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  65.70ps 65.70ps 65.70ps 65.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  59.10ps 59.10ps 59.10ps 59.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  59.10ps 59.10ps 59.10ps 59.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  60.00ps 60.00ps 60.00ps 60.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  68.80ps 68.80ps 68.80ps 68.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  59.10ps 59.10ps 59.10ps 59.10ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  55.30ps 55.30ps 55.30ps 55.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  57.40ps 57.40ps 57.40ps 57.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  55.20ps 55.20ps 55.20ps 55.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  61.10ps 61.10ps 61.10ps 61.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  58.90ps 58.90ps 58.90ps 58.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  69.20ps 69.20ps 69.20ps 69.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  69.00ps 69.00ps 69.00ps 69.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  55.80ps 55.80ps 55.80ps 55.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  56.00ps 56.00ps 56.00ps 56.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  56.10ps 56.10ps 56.10ps 56.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  55.80ps 55.80ps 55.80ps 55.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  68.80ps 68.80ps 68.80ps 68.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  55.80ps 55.80ps 55.80ps 55.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  54.80ps 54.80ps 54.80ps 54.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  73.90ps 73.90ps 73.90ps 73.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  54.50ps 54.50ps 54.50ps 54.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  53.30ps 53.30ps 53.30ps 53.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  52.00ps 52.00ps 52.00ps 52.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  62.40ps 62.40ps 62.40ps 62.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  51.70ps 51.70ps 51.70ps 51.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  50.80ps 50.80ps 50.80ps 50.80ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  49.60ps 49.60ps 49.60ps 49.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  48.60ps 48.60ps 48.60ps 48.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  45.80ps 45.80ps 45.80ps 45.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  47.50ps 47.50ps 47.50ps 47.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  42.60ps 42.60ps 42.60ps 42.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  41.70ps 41.70ps 41.70ps 41.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  41.50ps 41.50ps 41.50ps 41.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  40.60ps 40.60ps 40.60ps 40.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  40.00ps 40.00ps 40.00ps 40.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  39.90ps 39.90ps 39.90ps 39.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  39.30ps 39.30ps 39.30ps 39.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  34.50ps 34.50ps 34.50ps 34.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  32.80ps 32.80ps 32.80ps 32.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  10.00ps 10.00ps 10.00ps 10.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  29.20ps 29.20ps 29.20ps 29.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  18.80ps 18.80ps 18.80ps 18.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][27]/CLK  22.80ps 22.80ps 22.80ps 22.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  16.20ps 16.20ps 16.20ps 16.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  22.50ps 22.50ps 22.50ps 22.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  18.10ps 18.10ps 18.10ps 18.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  19.70ps 19.70ps 19.70ps 19.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  19.40ps 19.40ps 19.40ps 19.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  19.20ps 19.20ps 19.20ps 19.20ps 0pf view_tc
