#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 10 09:44:18 2017
# Process ID: 27009
# Current directory: /home/asautaux/yarr
# Command line: vivado
# Log file: /home/asautaux/yarr/vivado.log
# Journal file: /home/asautaux/yarr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/asautaux/yarr/project_pcie_6/project_pcie_6.xpr
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name wb_ddr_write
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.synchronization_stages {2} CONFIG.Input_Data_Width {256} CONFIG.Input_Depth {16} CONFIG.Use_Embedded_Registers {false} CONFIG.Almost_Full_Flag {true} CONFIG.Almost_Empty_Flag {true} CONFIG.Valid_Flag {false} CONFIG.Write_Acknowledge_Flag {false} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {13} CONFIG.Full_Threshold_Negate_Value {12}] [get_ips wb_ddr_write]
generate_target {instantiation_template} [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write/wb_ddr_write.xci]
generate_target all [get_files  /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write/wb_ddr_write.xci]
export_ip_user_files -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write/wb_ddr_write.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write/wb_ddr_write.xci]
launch_run -jobs 2 wb_ddr_write_synth_1
export_simulation -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write/wb_ddr_write.xci] -directory /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts -ip_user_files_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files -ipstatic_source_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ipstatic -force -quiet
remove_files -fileset wb_ddr_write /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write/wb_ddr_write.xci
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ddr_write
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ip/wb_ddr_write /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts/wb_ddr_write
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name wb_ram_fifo_64bit
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {64} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {64} CONFIG.Output_Depth {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {13} CONFIG.Full_Threshold_Negate_Value {12}] [get_ips wb_ram_fifo_64bit]
generate_target {instantiation_template} [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit/wb_ram_fifo_64bit.xci]
generate_target all [get_files  /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit/wb_ram_fifo_64bit.xci]
export_ip_user_files -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit/wb_ram_fifo_64bit.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit/wb_ram_fifo_64bit.xci]
launch_run -jobs 2 wb_ram_fifo_64bit_synth_1
export_simulation -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit/wb_ram_fifo_64bit.xci] -directory /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts -ip_user_files_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files -ipstatic_source_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ipstatic -force -quiet
copy_ip -name wb_ram_fifo_32bit -dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip [get_ips  wb_ram_fifo_64bit]
set_property -dict [list CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {1024} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {1024} CONFIG.Data_Count_Width {10} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_ips wb_ram_fifo_32bit]
generate_target all [get_files  /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_32bit/wb_ram_fifo_32bit.xci]
export_ip_user_files -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_32bit/wb_ram_fifo_32bit.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_32bit/wb_ram_fifo_32bit.xci]
launch_run -jobs 2 wb_ram_fifo_32bit_synth_1
export_simulation -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_32bit/wb_ram_fifo_32bit.xci] -directory /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts -ip_user_files_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files -ipstatic_source_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ipstatic -force -quiet
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
restart
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
restart
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
copy_ip -name fifo_256x16 -dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip [get_ips  wb_ram_fifo_64bit]
remove_files -fileset wb_ram_fifo_32bit /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_32bit/wb_ram_fifo_32bit.xci
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_32bit
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ip/wb_ram_fifo_32bit /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts/wb_ram_fifo_32bit
remove_files -fileset wb_ram_fifo_64bit /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit/wb_ram_fifo_64bit.xci
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/wb_ram_fifo_64bit
file delete -force /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ip/wb_ram_fifo_64bit /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts/wb_ram_fifo_64bit
set_property -dict [list CONFIG.Input_Data_Width {256} CONFIG.Input_Depth {1024} CONFIG.Output_Data_Width {256} CONFIG.Output_Depth {1024} CONFIG.Data_Count_Width {10} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_ips fifo_256x16]
generate_target all [get_files  /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci]
export_ip_user_files -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci]
launch_run -jobs 2 fifo_256x16_synth_1
export_simulation -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci] -directory /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts -ip_user_files_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files -ipstatic_source_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ipstatic -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
restart
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
restart
run 10 us
restart
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
run 10 us
run 10 us
set_property -dict [list CONFIG.Input_Depth {16} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {13} CONFIG.Full_Threshold_Negate_Value {12}] [get_ips fifo_256x16]
generate_target all [get_files  /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci]
export_ip_user_files -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci] -no_script -force -quiet
reset_run fifo_256x16_synth_1
launch_run -jobs 2 fifo_256x16_synth_1
export_simulation -of_objects [get_files /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/fifo_256x16/fifo_256x16.xci] -directory /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/sim_scripts -ip_user_files_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files -ipstatic_source_dir /home/asautaux/yarr/project_pcie_6/project_pcie_6.ip_user_files/ipstatic -force -quiet
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
restart
run 10 us
run 10 us
save_wave_config {/home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sim_1/imports/project_pcie_5/top_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_dma_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/wbmaster32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/p2l_decoder_wb32_bench_behav.wcfg
open_wave_config /home/asautaux/yarr/project_pcie_6/ddr3_ctrl_wb_bench_behav.wcfg
source ddr3_ctrl_wb_bench.tcl
close_sim
