\doxysection{stm32f4xx\+\_\+ll\+\_\+lptim.\+c}
\hypertarget{stm32f4xx__ll__lptim_8c_source}{}\label{stm32f4xx__ll__lptim_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_lptim.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_lptim.c}}
\mbox{\hyperlink{stm32f4xx__ll__lptim_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00018}00018\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00019}00019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00020}00020\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__lptim_8h}{stm32f4xx\_ll\_lptim.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__bus_8h}{stm32f4xx\_ll\_bus.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00023}00023\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{stm32f4xx\_ll\_rcc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00024}00024\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00026}00026\ \textcolor{preprocessor}{\#ifdef\ \ USE\_FULL\_ASSERT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}stm32\_assert.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00028}00028\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00029}00029\ \textcolor{preprocessor}{\#define\ assert\_param(expr)\ ((void)0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00030}00030\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_ASSERT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00036}00036\ \textcolor{preprocessor}{\#if\ defined\ (LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00042}00042\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00043}00043\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00044}00044\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00045}00045\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00049}00049\ \textcolor{preprocessor}{\#define\ IS\_LL\_LPTIM\_CLOCK\_SOURCE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_CLK\_SOURCE\_INTERNAL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_CLK\_SOURCE\_EXTERNAL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00052}00052\ \textcolor{preprocessor}{\#define\ IS\_LL\_LPTIM\_CLOCK\_PRESCALER(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV1)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00053}00053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV2)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00054}00054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV4)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00055}00055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV8)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00056}00056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV16)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00057}00057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV32)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00058}00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV64)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00059}00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_PRESCALER\_DIV128))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00061}00061\ \textcolor{preprocessor}{\#define\ IS\_LL\_LPTIM\_WAVEFORM(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_OUTPUT\_WAVEFORM\_PWM)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_OUTPUT\_WAVEFORM\_SETONCE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00064}00064\ \textcolor{preprocessor}{\#define\ IS\_LL\_LPTIM\_OUTPUT\_POLARITY(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_OUTPUT\_POLARITY\_REGULAR)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00065}00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_LPTIM\_OUTPUT\_POLARITY\_INVERSE))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00069}00069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00071}00071\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00072}00072\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00079}00079\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00095}00095\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_LPTIM\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}}\ *LPTIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00096}00096\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00097}00097\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00099}00099\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00100}00100\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\_LPTIM\_INSTANCE}}(LPTIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00102}00102\ \ \ \textcolor{keywordflow}{if}\ (LPTIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00103}00103\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00104}00104\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_LPTIM1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00105}00105\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_LPTIM1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00106}00106\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00107}00107\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00108}00108\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00109}00109\ \ \ \ \ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00110}00110\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00112}00112\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00113}00113\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00121}00121\ \textcolor{keywordtype}{void}\ LL\_LPTIM\_StructInit(LL\_LPTIM\_InitTypeDef\ *LPTIM\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00122}00122\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00123}00123\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00124}00124\ \ \ LPTIM\_InitStruct-\/>ClockSource\ =\ LL\_LPTIM\_CLK\_SOURCE\_INTERNAL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00125}00125\ \ \ LPTIM\_InitStruct-\/>Prescaler\ \ \ =\ LL\_LPTIM\_PRESCALER\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00126}00126\ \ \ LPTIM\_InitStruct-\/>Waveform\ \ \ \ =\ LL\_LPTIM\_OUTPUT\_WAVEFORM\_PWM;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00127}00127\ \ \ LPTIM\_InitStruct-\/>Polarity\ \ \ \ =\ LL\_LPTIM\_OUTPUT\_POLARITY\_REGULAR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00128}00128\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00140}00140\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_LPTIM\_Init(\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}}\ *LPTIMx,\ \textcolor{keyword}{const}\ LL\_LPTIM\_InitTypeDef\ *LPTIM\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00141}00141\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00142}00142\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00143}00143\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00144}00144\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\_LPTIM\_INSTANCE}}(LPTIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00145}00145\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_LPTIM\_CLOCK\_SOURCE(LPTIM\_InitStruct-\/>ClockSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00146}00146\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_LPTIM\_CLOCK\_PRESCALER(LPTIM\_InitStruct-\/>Prescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00147}00147\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_LPTIM\_WAVEFORM(LPTIM\_InitStruct-\/>Waveform));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00148}00148\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_LPTIM\_OUTPUT\_POLARITY(LPTIM\_InitStruct-\/>Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00150}00150\ \ \ \textcolor{comment}{/*\ The\ LPTIMx\_CFGR\ register\ must\ only\ be\ modified\ when\ the\ LPTIM\ is\ disabled}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00151}00151\ \textcolor{comment}{\ \ \ \ \ (ENABLE\ bit\ is\ reset\ to\ 0).}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00152}00152\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00153}00153\ \ \ \textcolor{keywordflow}{if}\ (LL\_LPTIM\_IsEnabled(LPTIMx)\ ==\ 1UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00154}00154\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00155}00155\ \ \ \ \ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00156}00156\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00157}00157\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00158}00158\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00159}00159\ \ \ \ \ \textcolor{comment}{/*\ Set\ CKSEL\ bitfield\ according\ to\ ClockSource\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00160}00160\ \ \ \ \ \textcolor{comment}{/*\ Set\ PRESC\ bitfield\ according\ to\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00161}00161\ \ \ \ \ \textcolor{comment}{/*\ Set\ WAVE\ bitfield\ according\ to\ Waveform\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00162}00162\ \ \ \ \ \textcolor{comment}{/*\ Set\ WAVEPOL\ bitfield\ according\ to\ Polarity\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00163}00163\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(LPTIMx-\/>\mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00164}00164\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{LPTIM\_CFGR\_CKSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{LPTIM\_CFGR\_PRESC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{LPTIM\_CFGR\_WAVE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{LPTIM\_CFGR\_WAVPOL}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_InitStruct-\/>ClockSource\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00166}00166\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_InitStruct-\/>Prescaler\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00167}00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_InitStruct-\/>Waveform\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00168}00168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_InitStruct-\/>Polarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00169}00169\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00171}00171\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00172}00172\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00183}00183\ \textcolor{keywordtype}{void}\ LL\_LPTIM\_Disable(\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}}\ *LPTIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00184}00184\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00185}00185\ \ \ LL\_RCC\_ClocksTypeDef\ rcc\_clock;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00186}00186\ \ \ uint32\_t\ tmpclksource\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00187}00187\ \ \ uint32\_t\ tmpIER;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00188}00188\ \ \ uint32\_t\ tmpCFGR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00189}00189\ \ \ uint32\_t\ tmpCMP;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00190}00190\ \ \ uint32\_t\ tmpARR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00191}00191\ \ \ uint32\_t\ primask\_bit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00192}00192\ \ \ uint32\_t\ tmpOR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00194}00194\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00195}00195\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\_LPTIM\_INSTANCE}}(LPTIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00197}00197\ \ \ \textcolor{comment}{/*\ Enter\ critical\ section\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00198}00198\ \ \ primask\_bit\ =\ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga4ff59fb9e280d19e79e6875863a65f0a}{\_\_get\_PRIMASK}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00199}00199\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gaf4a17d3be7dbb066489836d849930d92}{\_\_set\_PRIMASK}}(1)\ ;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00201}00201\ \textcolor{comment}{\ \ /**********\ Save\ LPTIM\ Config\ *********/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00202}00202\ \ \ \textcolor{comment}{/*\ Save\ LPTIM\ source\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00203}00203\ \ \ \textcolor{keywordflow}{switch}\ ((uint32\_t)LPTIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00204}00204\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00205}00205\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\_BASE}}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00206}00206\ \ \ \ \ \ \ tmpclksource\ =\ LL\_RCC\_GetLPTIMClockSource(LL\_RCC\_LPTIM1\_CLKSOURCE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00207}00207\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00208}00208\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00209}00209\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00210}00210\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00212}00212\ \ \ \textcolor{comment}{/*\ Save\ LPTIM\ configuration\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00213}00213\ \ \ tmpIER\ =\ LPTIMx-\/>IER;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00214}00214\ \ \ tmpCFGR\ =\ LPTIMx-\/>CFGR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00215}00215\ \ \ tmpCMP\ =\ LPTIMx-\/>CMP;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00216}00216\ \ \ tmpARR\ =\ LPTIMx-\/>ARR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00217}00217\ \ \ tmpOR\ =\ LPTIMx-\/>OR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00219}00219\ \textcolor{comment}{\ \ /*************\ Reset\ LPTIM\ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00220}00220\ \ \ (void)LL\_LPTIM\_DeInit(LPTIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00222}00222\ \textcolor{comment}{\ \ /*********\ Restore\ LPTIM\ Config\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00223}00223\ \ \ LL\_RCC\_GetSystemClocksFreq(\&rcc\_clock);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00225}00225\ \ \ \textcolor{keywordflow}{if}\ ((tmpCMP\ !=\ 0UL)\ ||\ (tmpARR\ !=\ 0UL))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00226}00226\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00227}00227\ \ \ \ \ \textcolor{comment}{/*\ Force\ LPTIM\ source\ kernel\ clock\ from\ APB\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00228}00228\ \ \ \ \ \textcolor{keywordflow}{switch}\ ((uint32\_t)LPTIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00229}00229\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00230}00230\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\_BASE}}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00231}00231\ \ \ \ \ \ \ \ \ LL\_RCC\_SetLPTIMClockSource(LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00232}00232\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00233}00233\ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00234}00234\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00235}00235\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00237}00237\ \ \ \ \ \textcolor{keywordflow}{if}\ (tmpCMP\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00238}00238\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00239}00239\ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ CMP\ and\ ARR\ registers\ (LPTIM\ should\ be\ enabled\ first)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00240}00240\ \ \ \ \ \ \ LPTIMx-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\_CR\_ENABLE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00241}00241\ \ \ \ \ \ \ LPTIMx-\/>CMP\ =\ tmpCMP;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00243}00243\ \ \ \ \ \ \ \textcolor{comment}{/*\ Polling\ on\ CMP\ write\ ok\ status\ after\ above\ restore\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00244}00244\ \ \ \ \ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00245}00245\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00246}00246\ \ \ \ \ \ \ \ \ rcc\_clock.SYSCLK\_Frequency-\/-\/;\ \textcolor{comment}{/*\ Used\ for\ timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00247}00247\ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}\ (((LL\_LPTIM\_IsActiveFlag\_CMPOK(LPTIMx)\ !=\ 1UL))\ \&\&\ ((rcc\_clock.SYSCLK\_Frequency)\ >\ 0UL));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00249}00249\ \ \ \ \ \ \ LL\_LPTIM\_ClearFlag\_CMPOK(LPTIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00250}00250\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00252}00252\ \ \ \ \ \textcolor{keywordflow}{if}\ (tmpARR\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00253}00253\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00254}00254\ \ \ \ \ \ \ LPTIMx-\/>CR\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\_CR\_ENABLE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00255}00255\ \ \ \ \ \ \ LPTIMx-\/>ARR\ =\ tmpARR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00256}00256\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00257}00257\ \ \ \ \ \ \ LL\_RCC\_GetSystemClocksFreq(\&rcc\_clock);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00258}00258\ \ \ \ \ \ \ \textcolor{comment}{/*\ Polling\ on\ ARR\ write\ ok\ status\ after\ above\ restore\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00259}00259\ \ \ \ \ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00260}00260\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00261}00261\ \ \ \ \ \ \ \ \ rcc\_clock.SYSCLK\_Frequency-\/-\/;\ \textcolor{comment}{/*\ Used\ for\ timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00262}00262\ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}\ (((LL\_LPTIM\_IsActiveFlag\_ARROK(LPTIMx)\ !=\ 1UL))\ \&\&\ ((rcc\_clock.SYSCLK\_Frequency)\ >\ 0UL));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00264}00264\ \ \ \ \ \ \ LL\_LPTIM\_ClearFlag\_ARROK(LPTIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00265}00265\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00268}00268\ \ \ \ \ \textcolor{comment}{/*\ Restore\ LPTIM\ source\ kernel\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00269}00269\ \ \ \ \ LL\_RCC\_SetLPTIMClockSource(tmpclksource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00270}00270\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00272}00272\ \ \ \textcolor{comment}{/*\ Restore\ configuration\ registers\ (LPTIM\ should\ be\ disabled\ first)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00273}00273\ \ \ LPTIMx-\/>CR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\_CR\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00274}00274\ \ \ LPTIMx-\/>IER\ =\ tmpIER;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00275}00275\ \ \ LPTIMx-\/>CFGR\ =\ tmpCFGR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00276}00276\ \ \ LPTIMx-\/>OR\ =\ tmpOR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00277}00277\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00278}00278\ \ \ \textcolor{comment}{/*\ Exit\ critical\ section:\ restore\ previous\ priority\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00279}00279\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gaf4a17d3be7dbb066489836d849930d92}{\_\_set\_PRIMASK}}(primask\_bit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00280}00280\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00281}00281\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00285}00285\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00289}00289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00294}00294\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__lptim_8c_source_l00300}00300\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
