m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vAdd4
Z0 !s110 1715537628
!i10b 1
!s100 li33XQNSoIUjCTdJhR?0P3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IPkcff=a5:IhHNdeBRnE580
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog
w1715527544
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Add4.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Add4.v
!i122 44
L0 1 9
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1715537627.000000
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Add4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Add4.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@add4
vALU
R0
!i10b 1
!s100 K8C0d4H^J>7GBiL=0X;jO2
R1
IQa[Y[F`k4hB^Z0fC5[9V?3
R2
R3
w1714345687
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALU.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALU.v
!i122 45
L0 1 58
R4
r1
!s85 0
31
Z7 !s108 1715537628.000000
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALU.v|
!i113 1
R5
R6
n@a@l@u
vAluControl
R0
!i10b 1
!s100 VW[d=;jzOzTK??OO=BLej1
R1
I9hKbWk=Ki3PR7HP2;6LAk2
R2
R3
w1714337872
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALUcontrol.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALUcontrol.v
!i122 46
L0 1 18
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALUcontrol.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/ALUcontrol.v|
!i113 1
R5
R6
n@alu@control
vDPTR
R0
!i10b 1
!s100 QGzgBj:WfZ2dI`_zSz<3f3
R1
IdYX=in0Wb8GC^ZSV2mh5f2
R2
R3
Z8 w1714348363
Z9 8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/DPTR.v
Z10 FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/DPTR.v
!i122 48
L0 2 55
R4
r1
!s85 0
31
R7
Z11 !s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/DPTR.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/DPTR.v|
!i113 1
R5
R6
n@d@p@t@r
vDPTR_TB
R0
!i10b 1
!s100 EHUgD_gS7[d<8hWg[c:`f1
R1
Iaf<cnebm8CmndIZLTJoiI3
R2
R3
R8
R9
R10
!i122 48
L0 58 35
R4
r1
!s85 0
31
R7
R11
R12
!i113 1
R5
R6
n@d@p@t@r_@t@b
vMemIns
R0
!i10b 1
!s100 >f?_L5D[fhQZFzI5Kc8Me1
R1
IOZEPn>NZ4<V491C:>iz]52
R2
R3
w1715530037
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/MemIns.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/MemIns.v
!i122 53
Z13 L0 1 16
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/MemIns.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/MemIns.v|
!i113 1
R5
R6
n@mem@ins
vMux2a1
R0
!i10b 1
!s100 DToHUYZ;iR]DmzA]hcYno1
R1
ISe;9H>olEcCP8NW2?b<B43
R2
R3
w1714345286
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a1.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a1.v
!i122 49
Z14 L0 1 14
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a1.v|
!i113 1
R5
R6
n@mux2a1
vMux2a15B
R0
!i10b 1
!s100 VN2lEG?<O8<^ihQ4]3?bz2
R1
IXDbS?:6CL_O7^H^gD=f9o2
R2
R3
w1715528579
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a15B.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a15B.v
!i122 54
R14
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a15B.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/Mux2a15B.v|
!i113 1
R5
R6
n@mux2a15@b
vPC
R0
!i10b 1
!s100 HfLMPO>n9cD0VfCR4Z;9e2
R1
IAaD`HNmI1m<GPm8@:6AY=2
R2
R3
w1715536138
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/PC.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/PC.v
!i122 52
R13
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/PC.v|
!i113 1
R5
R6
n@p@c
vRam
R0
!i10b 1
!s100 agJFlgm2<ie]GU2NdDHab0
R1
ITDJlLX9=o=3ECFS:iUW^61
R2
R3
w1714010045
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/RAM.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/RAM.v
!i122 50
L0 1 15
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/RAM.v|
!i113 1
R5
R6
n@ram
vRegistros
R0
!i10b 1
!s100 2LVnTdlf5X_FN3L;kPO?H3
R1
IR[JDBOBml_LgaH<L5aNd93
R2
R3
w1714010021
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/BancoReg.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/BancoReg.v
!i122 47
L0 1 22
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/BancoReg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/BancoReg.v|
!i113 1
R5
R6
n@registros
vSDP
R0
!i10b 1
!s100 a8E=@3oE55PBfIYO[CY_U0
R1
IkUOO=Af9;>QGcK1kU@9Pk2
R2
R3
w1715537622
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/SingleDataPath.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/SingleDataPath.v
!i122 55
L0 1 96
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/SingleDataPath.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/SingleDataPath.v|
!i113 1
R5
R6
n@s@d@p
vUnidadControl
R0
!i10b 1
!s100 LU^;fo;F:k>8nSeb4>J4_0
R1
INX]G3_>e>8MgR>09ZP`hm3
R2
R3
w1715535452
8C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/UnidadControl.v
FC:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/UnidadControl.v
!i122 51
L0 1 20
R4
r1
!s85 0
31
R7
!s107 C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/UnidadControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rente/OneDrive/Documentos/ModelSim/ProyectoFinal/Fase 2 Verilog/UnidadControl.v|
!i113 1
R5
R6
n@unidad@control
